Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Oct  5 12:33:12 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.622        0.000                      0                 2789        0.120        0.000                      0                 2789        1.845        0.000                       0                  1508  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
GCLK                        {0.000 5.000}        10.000          100.000         
  clk_125MHz_LCLK_MMCM      {0.000 4.000}        8.000           125.000         
  clk_250MHz_180_LCLK_MMCM  {2.000 4.000}        4.000           250.000         
  clk_250MHz_LCLK_MMCM      {0.000 2.000}        4.000           250.000         
  clkfbout_LCLK_MMCM        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_125MHz_LCLK_MMCM            1.622        0.000                      0                 2787        0.120        0.000                      0                 2787        3.500        0.000                       0                  1498  
  clk_250MHz_180_LCLK_MMCM                                                                                                                                                    1.845        0.000                       0                     3  
  clk_250MHz_LCLK_MMCM                                                                                                                                                        1.845        0.000                       0                     3  
  clkfbout_LCLK_MMCM                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_125MHz_LCLK_MMCM  clk_125MHz_LCLK_MMCM        3.327        0.000                      0                    2        0.813        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125MHz_LCLK_MMCM
  To Clock:  clk_125MHz_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 DIG_SPI/IILC_MOSI_0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/max_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.795ns (31.816%)  route 3.847ns (68.185%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 6.521 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.849    -0.763    DIG_SPI/IILC_MOSI_0/clk_125MHz
    SLICE_X108Y77        FDRE                                         r  DIG_SPI/IILC_MOSI_0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.478    -0.285 r  DIG_SPI/IILC_MOSI_0/y_reg[2]/Q
                         net (fo=9, routed)           1.490     1.206    DIG_SPI/IILC_MOSI_0/Q[0]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.301     1.507 r  DIG_SPI/IILC_MOSI_0/max_cnt[31]_i_187/O
                         net (fo=1, routed)           0.000     1.507    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_0[1]
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.057 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.009     2.066    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.180    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.294    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 f  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_5__0/CO[3]
                         net (fo=31, routed)          1.380     3.787    DIG_SPI/IILC_MISO_0/max_cnt_reg[0][0]
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     3.911 r  DIG_SPI/IILC_MISO_0/max_cnt[31]_i_1__0/O
                         net (fo=32, routed)          0.968     4.879    DIG_SPI/IILC_MISO_0_n_48
    SLICE_X104Y75        FDSE                                         r  DIG_SPI/max_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.595     6.521    DIG_SPI/clk_125MHz
    SLICE_X104Y75        FDSE                                         r  DIG_SPI/max_cnt_reg[10]/C
                         clock pessimism              0.576     7.097    
                         clock uncertainty           -0.072     7.025    
    SLICE_X104Y75        FDSE (Setup_fdse_C_S)       -0.524     6.501    DIG_SPI/max_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.501    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 DIG_SPI/IILC_MOSI_0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/max_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.795ns (31.816%)  route 3.847ns (68.185%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 6.521 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.849    -0.763    DIG_SPI/IILC_MOSI_0/clk_125MHz
    SLICE_X108Y77        FDRE                                         r  DIG_SPI/IILC_MOSI_0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.478    -0.285 r  DIG_SPI/IILC_MOSI_0/y_reg[2]/Q
                         net (fo=9, routed)           1.490     1.206    DIG_SPI/IILC_MOSI_0/Q[0]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.301     1.507 r  DIG_SPI/IILC_MOSI_0/max_cnt[31]_i_187/O
                         net (fo=1, routed)           0.000     1.507    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_0[1]
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.057 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.009     2.066    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.180    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.294    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 f  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_5__0/CO[3]
                         net (fo=31, routed)          1.380     3.787    DIG_SPI/IILC_MISO_0/max_cnt_reg[0][0]
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     3.911 r  DIG_SPI/IILC_MISO_0/max_cnt[31]_i_1__0/O
                         net (fo=32, routed)          0.968     4.879    DIG_SPI/IILC_MISO_0_n_48
    SLICE_X104Y75        FDSE                                         r  DIG_SPI/max_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.595     6.521    DIG_SPI/clk_125MHz
    SLICE_X104Y75        FDSE                                         r  DIG_SPI/max_cnt_reg[12]/C
                         clock pessimism              0.576     7.097    
                         clock uncertainty           -0.072     7.025    
    SLICE_X104Y75        FDSE (Setup_fdse_C_S)       -0.524     6.501    DIG_SPI/max_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.501    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 DIG_SPI/IILC_MOSI_0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/max_cnt_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.795ns (31.816%)  route 3.847ns (68.185%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 6.521 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.849    -0.763    DIG_SPI/IILC_MOSI_0/clk_125MHz
    SLICE_X108Y77        FDRE                                         r  DIG_SPI/IILC_MOSI_0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.478    -0.285 r  DIG_SPI/IILC_MOSI_0/y_reg[2]/Q
                         net (fo=9, routed)           1.490     1.206    DIG_SPI/IILC_MOSI_0/Q[0]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.301     1.507 r  DIG_SPI/IILC_MOSI_0/max_cnt[31]_i_187/O
                         net (fo=1, routed)           0.000     1.507    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_0[1]
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.057 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.009     2.066    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.180    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.294    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 f  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_5__0/CO[3]
                         net (fo=31, routed)          1.380     3.787    DIG_SPI/IILC_MISO_0/max_cnt_reg[0][0]
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     3.911 r  DIG_SPI/IILC_MISO_0/max_cnt[31]_i_1__0/O
                         net (fo=32, routed)          0.968     4.879    DIG_SPI/IILC_MISO_0_n_48
    SLICE_X104Y75        FDSE                                         r  DIG_SPI/max_cnt_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.595     6.521    DIG_SPI/clk_125MHz
    SLICE_X104Y75        FDSE                                         r  DIG_SPI/max_cnt_reg[14]/C
                         clock pessimism              0.576     7.097    
                         clock uncertainty           -0.072     7.025    
    SLICE_X104Y75        FDSE (Setup_fdse_C_S)       -0.524     6.501    DIG_SPI/max_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          6.501    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 DIG_SPI/IILC_MOSI_0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/max_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.795ns (31.816%)  route 3.847ns (68.185%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 6.521 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.849    -0.763    DIG_SPI/IILC_MOSI_0/clk_125MHz
    SLICE_X108Y77        FDRE                                         r  DIG_SPI/IILC_MOSI_0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.478    -0.285 r  DIG_SPI/IILC_MOSI_0/y_reg[2]/Q
                         net (fo=9, routed)           1.490     1.206    DIG_SPI/IILC_MOSI_0/Q[0]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.301     1.507 r  DIG_SPI/IILC_MOSI_0/max_cnt[31]_i_187/O
                         net (fo=1, routed)           0.000     1.507    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_0[1]
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.057 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.009     2.066    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.180    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.294    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 f  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_5__0/CO[3]
                         net (fo=31, routed)          1.380     3.787    DIG_SPI/IILC_MISO_0/max_cnt_reg[0][0]
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     3.911 r  DIG_SPI/IILC_MISO_0/max_cnt[31]_i_1__0/O
                         net (fo=32, routed)          0.968     4.879    DIG_SPI/IILC_MISO_0_n_48
    SLICE_X104Y75        FDSE                                         r  DIG_SPI/max_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.595     6.521    DIG_SPI/clk_125MHz
    SLICE_X104Y75        FDSE                                         r  DIG_SPI/max_cnt_reg[8]/C
                         clock pessimism              0.576     7.097    
                         clock uncertainty           -0.072     7.025    
    SLICE_X104Y75        FDSE (Setup_fdse_C_S)       -0.524     6.501    DIG_SPI/max_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.501    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 DIG_SPI/IILC_MOSI_0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/max_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 1.795ns (31.271%)  route 3.945ns (68.729%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 6.597 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.849    -0.763    DIG_SPI/IILC_MOSI_0/clk_125MHz
    SLICE_X108Y77        FDRE                                         r  DIG_SPI/IILC_MOSI_0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.478    -0.285 r  DIG_SPI/IILC_MOSI_0/y_reg[2]/Q
                         net (fo=9, routed)           1.490     1.206    DIG_SPI/IILC_MOSI_0/Q[0]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.301     1.507 r  DIG_SPI/IILC_MOSI_0/max_cnt[31]_i_187/O
                         net (fo=1, routed)           0.000     1.507    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_0[1]
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.057 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.009     2.066    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.180    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.294    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 f  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_5__0/CO[3]
                         net (fo=31, routed)          1.380     3.787    DIG_SPI/IILC_MISO_0/max_cnt_reg[0][0]
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     3.911 r  DIG_SPI/IILC_MISO_0/max_cnt[31]_i_1__0/O
                         net (fo=32, routed)          1.066     4.978    DIG_SPI/IILC_MISO_0_n_48
    SLICE_X108Y76        FDSE                                         r  DIG_SPI/max_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.671     6.597    DIG_SPI/clk_125MHz
    SLICE_X108Y76        FDSE                                         r  DIG_SPI/max_cnt_reg[11]/C
                         clock pessimism              0.617     7.214    
                         clock uncertainty           -0.072     7.142    
    SLICE_X108Y76        FDSE (Setup_fdse_C_S)       -0.524     6.618    DIG_SPI/max_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.618    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 DIG_SPI/IILC_MOSI_0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/max_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 1.795ns (31.271%)  route 3.945ns (68.729%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 6.597 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.849    -0.763    DIG_SPI/IILC_MOSI_0/clk_125MHz
    SLICE_X108Y77        FDRE                                         r  DIG_SPI/IILC_MOSI_0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.478    -0.285 r  DIG_SPI/IILC_MOSI_0/y_reg[2]/Q
                         net (fo=9, routed)           1.490     1.206    DIG_SPI/IILC_MOSI_0/Q[0]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.301     1.507 r  DIG_SPI/IILC_MOSI_0/max_cnt[31]_i_187/O
                         net (fo=1, routed)           0.000     1.507    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_0[1]
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.057 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.009     2.066    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.180    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.294    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 f  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_5__0/CO[3]
                         net (fo=31, routed)          1.380     3.787    DIG_SPI/IILC_MISO_0/max_cnt_reg[0][0]
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     3.911 r  DIG_SPI/IILC_MISO_0/max_cnt[31]_i_1__0/O
                         net (fo=32, routed)          1.066     4.978    DIG_SPI/IILC_MISO_0_n_48
    SLICE_X108Y76        FDSE                                         r  DIG_SPI/max_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.671     6.597    DIG_SPI/clk_125MHz
    SLICE_X108Y76        FDSE                                         r  DIG_SPI/max_cnt_reg[4]/C
                         clock pessimism              0.617     7.214    
                         clock uncertainty           -0.072     7.142    
    SLICE_X108Y76        FDSE (Setup_fdse_C_S)       -0.524     6.618    DIG_SPI/max_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.618    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 DIG_SPI/IILC_MOSI_0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/max_cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 1.795ns (31.271%)  route 3.945ns (68.729%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 6.597 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.849    -0.763    DIG_SPI/IILC_MOSI_0/clk_125MHz
    SLICE_X108Y77        FDRE                                         r  DIG_SPI/IILC_MOSI_0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.478    -0.285 r  DIG_SPI/IILC_MOSI_0/y_reg[2]/Q
                         net (fo=9, routed)           1.490     1.206    DIG_SPI/IILC_MOSI_0/Q[0]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.301     1.507 r  DIG_SPI/IILC_MOSI_0/max_cnt[31]_i_187/O
                         net (fo=1, routed)           0.000     1.507    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_0[1]
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.057 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.009     2.066    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.180    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.294    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 f  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_5__0/CO[3]
                         net (fo=31, routed)          1.380     3.787    DIG_SPI/IILC_MISO_0/max_cnt_reg[0][0]
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     3.911 r  DIG_SPI/IILC_MISO_0/max_cnt[31]_i_1__0/O
                         net (fo=32, routed)          1.066     4.978    DIG_SPI/IILC_MISO_0_n_48
    SLICE_X108Y76        FDSE                                         r  DIG_SPI/max_cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.671     6.597    DIG_SPI/clk_125MHz
    SLICE_X108Y76        FDSE                                         r  DIG_SPI/max_cnt_reg[7]/C
                         clock pessimism              0.617     7.214    
                         clock uncertainty           -0.072     7.142    
    SLICE_X108Y76        FDSE (Setup_fdse_C_S)       -0.524     6.618    DIG_SPI/max_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.618    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 DIG_SPI/IILC_MOSI_0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/max_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 1.795ns (31.271%)  route 3.945ns (68.729%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 6.597 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.849    -0.763    DIG_SPI/IILC_MOSI_0/clk_125MHz
    SLICE_X108Y77        FDRE                                         r  DIG_SPI/IILC_MOSI_0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.478    -0.285 r  DIG_SPI/IILC_MOSI_0/y_reg[2]/Q
                         net (fo=9, routed)           1.490     1.206    DIG_SPI/IILC_MOSI_0/Q[0]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.301     1.507 r  DIG_SPI/IILC_MOSI_0/max_cnt[31]_i_187/O
                         net (fo=1, routed)           0.000     1.507    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_0[1]
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.057 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.009     2.066    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.180    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.294    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 f  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_5__0/CO[3]
                         net (fo=31, routed)          1.380     3.787    DIG_SPI/IILC_MISO_0/max_cnt_reg[0][0]
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     3.911 r  DIG_SPI/IILC_MISO_0/max_cnt[31]_i_1__0/O
                         net (fo=32, routed)          1.066     4.978    DIG_SPI/IILC_MISO_0_n_48
    SLICE_X108Y76        FDSE                                         r  DIG_SPI/max_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.671     6.597    DIG_SPI/clk_125MHz
    SLICE_X108Y76        FDSE                                         r  DIG_SPI/max_cnt_reg[9]/C
                         clock pessimism              0.617     7.214    
                         clock uncertainty           -0.072     7.142    
    SLICE_X108Y76        FDSE (Setup_fdse_C_S)       -0.524     6.618    DIG_SPI/max_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.618    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 DIG_SPI/IILC_MOSI_0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/max_cnt_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 1.795ns (32.070%)  route 3.802ns (67.930%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 6.527 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.849    -0.763    DIG_SPI/IILC_MOSI_0/clk_125MHz
    SLICE_X108Y77        FDRE                                         r  DIG_SPI/IILC_MOSI_0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.478    -0.285 r  DIG_SPI/IILC_MOSI_0/y_reg[2]/Q
                         net (fo=9, routed)           1.490     1.206    DIG_SPI/IILC_MOSI_0/Q[0]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.301     1.507 r  DIG_SPI/IILC_MOSI_0/max_cnt[31]_i_187/O
                         net (fo=1, routed)           0.000     1.507    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_0[1]
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.057 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.009     2.066    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.180    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.294    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 f  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_5__0/CO[3]
                         net (fo=31, routed)          1.380     3.787    DIG_SPI/IILC_MISO_0/max_cnt_reg[0][0]
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     3.911 r  DIG_SPI/IILC_MISO_0/max_cnt[31]_i_1__0/O
                         net (fo=32, routed)          0.923     4.834    DIG_SPI/IILC_MISO_0_n_48
    SLICE_X102Y79        FDSE                                         r  DIG_SPI/max_cnt_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.601     6.527    DIG_SPI/clk_125MHz
    SLICE_X102Y79        FDSE                                         r  DIG_SPI/max_cnt_reg[16]/C
                         clock pessimism              0.576     7.103    
                         clock uncertainty           -0.072     7.031    
    SLICE_X102Y79        FDSE (Setup_fdse_C_S)       -0.524     6.507    DIG_SPI/max_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 DIG_SPI/IILC_MOSI_0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/max_cnt_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 1.795ns (32.070%)  route 3.802ns (67.930%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 6.527 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.849    -0.763    DIG_SPI/IILC_MOSI_0/clk_125MHz
    SLICE_X108Y77        FDRE                                         r  DIG_SPI/IILC_MOSI_0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.478    -0.285 r  DIG_SPI/IILC_MOSI_0/y_reg[2]/Q
                         net (fo=9, routed)           1.490     1.206    DIG_SPI/IILC_MOSI_0/Q[0]
    SLICE_X105Y74        LUT4 (Prop_lut4_I0_O)        0.301     1.507 r  DIG_SPI/IILC_MOSI_0/max_cnt[31]_i_187/O
                         net (fo=1, routed)           0.000     1.507    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_0[1]
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.057 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132/CO[3]
                         net (fo=1, routed)           0.009     2.066    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_132_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78/CO[3]
                         net (fo=1, routed)           0.000     2.180    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_78_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.294    DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_28_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 f  DIG_SPI/IILC_SCLK_0/max_cnt_reg[31]_i_5__0/CO[3]
                         net (fo=31, routed)          1.380     3.787    DIG_SPI/IILC_MISO_0/max_cnt_reg[0][0]
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     3.911 r  DIG_SPI/IILC_MISO_0/max_cnt[31]_i_1__0/O
                         net (fo=32, routed)          0.923     4.834    DIG_SPI/IILC_MISO_0_n_48
    SLICE_X102Y79        FDSE                                         r  DIG_SPI/max_cnt_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.601     6.527    DIG_SPI/clk_125MHz
    SLICE_X102Y79        FDSE                                         r  DIG_SPI/max_cnt_reg[19]/C
                         clock pessimism              0.576     7.103    
                         clock uncertainty           -0.072     7.031    
    SLICE_X102Y79        FDSE (Setup_fdse_C_S)       -0.524     6.507    DIG_SPI/max_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          6.507    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                  1.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.128ns (27.756%)  route 0.333ns (72.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.579    -0.600    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X85Y67         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[9]/Q
                         net (fo=5, routed)           0.333    -0.138    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[7]
    RAMB36_X4Y13         RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.911    -0.773    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y13         RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.501    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243    -0.258    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.572    -0.607    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/clk_125MHz
    SLICE_X80Y75         FDCE                                         r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.400    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_0[0]
    SLICE_X80Y75         FDCE                                         r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.838    -0.847    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/clk_125MHz
    SLICE_X80Y75         FDCE                                         r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[1]/C
                         clock pessimism              0.240    -0.607    
    SLICE_X80Y75         FDCE (Hold_fdce_C_D)         0.075    -0.532    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/SYNC0/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.128ns (26.982%)  route 0.346ns (73.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.579    -0.600    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X85Y67         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[8]/Q
                         net (fo=5, routed)           0.346    -0.125    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[6]
    RAMB36_X4Y13         RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.911    -0.773    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y13         RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.501    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.242    -0.259    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.572    -0.607    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHz
    SLICE_X85Y74         FDSE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/Q
                         net (fo=3, routed)           0.068    -0.397    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg_n_0_[4]
    SLICE_X85Y74         FDSE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.838    -0.847    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHz
    SLICE_X85Y74         FDSE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/C
                         clock pessimism              0.240    -0.607    
    SLICE_X85Y74         FDSE (Hold_fdse_C_D)         0.071    -0.536    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DIG_SPI/SERIAL_TX_0/sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/SERIAL_TX_0/sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.596    -0.583    DIG_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X91Y73         FDRE                                         r  DIG_SPI/SERIAL_TX_0/sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  DIG_SPI/SERIAL_TX_0/sr_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.354    DIG_SPI/SERIAL_TX_0/p_1_in[12]
    SLICE_X90Y73         LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  DIG_SPI/SERIAL_TX_0/sr[12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.309    DIG_SPI/SERIAL_TX_0/sr[12]_i_1__0_n_0
    SLICE_X90Y73         FDRE                                         r  DIG_SPI/SERIAL_TX_0/sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.863    -0.822    DIG_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X90Y73         FDRE                                         r  DIG_SPI/SERIAL_TX_0/sr_reg[12]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X90Y73         FDRE (Hold_fdre_C_D)         0.120    -0.450    DIG_SPI/SERIAL_TX_0/sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 CUPPA_0/dac_spi_wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.016%)  route 0.065ns (25.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.579    -0.600    CUPPA_0/clk_125MHz
    SLICE_X88Y67         FDRE                                         r  CUPPA_0/dac_spi_wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  CUPPA_0/dac_spi_wr_data_reg[15]/Q
                         net (fo=2, routed)           0.065    -0.393    DAC_SPI/SERIAL_TX_0/dac_spi_wr_data[15]
    SLICE_X89Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.348 r  DAC_SPI/SERIAL_TX_0/sr[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    DAC_SPI/SERIAL_TX_0/sr[15]_i_1_n_0
    SLICE_X89Y67         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.847    -0.838    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X89Y67         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[15]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X89Y67         FDRE (Hold_fdre_C_D)         0.092    -0.495    DAC_SPI/SERIAL_TX_0/sr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/FT232R_HS_0/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.573    -0.606    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/clk_125MHz
    SLICE_X83Y76         FDCE                                         r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.465 f  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/ff_reg/Q
                         net (fo=2, routed)           0.098    -0.366    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/ff
    SLICE_X82Y76         LUT5 (Prop_lut5_I1_O)        0.045    -0.321 r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/FSM_sequential_fsm[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.321    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0_n_1
    SLICE_X82Y76         FDRE                                         r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.839    -0.846    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/clk_125MHz
    SLICE_X82Y76         FDRE                                         r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.120    -0.473    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DIG_SPI/SERIAL_TX_0/sr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIG_SPI/SERIAL_TX_0/sr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.596    -0.583    DIG_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X90Y73         FDRE                                         r  DIG_SPI/SERIAL_TX_0/sr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  DIG_SPI/SERIAL_TX_0/sr_reg[14]/Q
                         net (fo=1, routed)           0.050    -0.368    DIG_SPI/SERIAL_TX_0/p_1_in[15]
    SLICE_X91Y73         LUT5 (Prop_lut5_I1_O)        0.045    -0.323 r  DIG_SPI/SERIAL_TX_0/sr[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.323    DIG_SPI/SERIAL_TX_0/sr[15]_i_2_n_0
    SLICE_X91Y73         FDRE                                         r  DIG_SPI/SERIAL_TX_0/sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.863    -0.822    DIG_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X91Y73         FDRE                                         r  DIG_SPI/SERIAL_TX_0/sr_reg[15]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X91Y73         FDRE (Hold_fdre_C_D)         0.092    -0.478    DIG_SPI/SERIAL_TX_0/sr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/FT232R_HS_0/cmd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.573    -0.606    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/clk_125MHz
    SLICE_X83Y76         FDCE                                         r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.465 f  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/ff_reg/Q
                         net (fo=2, routed)           0.102    -0.362    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/ff
    SLICE_X82Y76         LUT5 (Prop_lut5_I2_O)        0.045    -0.317 r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/cmd_req_i_1/O
                         net (fo=1, routed)           0.000    -0.317    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0_n_0
    SLICE_X82Y76         FDRE                                         r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/cmd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.839    -0.846    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/clk_125MHz
    SLICE_X82Y76         FDRE                                         r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/cmd_req_reg/C
                         clock pessimism              0.253    -0.593    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.121    -0.472    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/cmd_req_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CUPPA_0/dac_spi_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DAC_SPI/SERIAL_TX_0/sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.036%)  route 0.062ns (22.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.601    -0.578    CUPPA_0/clk_125MHz
    SLICE_X90Y68         FDRE                                         r  CUPPA_0/dac_spi_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  CUPPA_0/dac_spi_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.062    -0.351    DAC_SPI/SERIAL_TX_0/dac_spi_wr_data[6]
    SLICE_X91Y68         LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  DAC_SPI/SERIAL_TX_0/sr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    DAC_SPI/SERIAL_TX_0/sr[6]_i_1_n_0
    SLICE_X91Y68         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.869    -0.816    DAC_SPI/SERIAL_TX_0/clk_125MHz
    SLICE_X91Y68         FDRE                                         r  DAC_SPI/SERIAL_TX_0/sr_reg[6]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X91Y68         FDRE (Hold_fdre_C_D)         0.092    -0.473    DAC_SPI/SERIAL_TX_0/sr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125MHz_LCLK_MMCM
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X4Y14     CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y13     CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y13     CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y12     CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y12     CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y14     CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    lclk_mmcm_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X83Y64     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X83Y64     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X82Y77     CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61    DAC_SPI/IILC_MOSI_0/i_dy_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61    DAC_SPI/IILC_MOSI_0/i_dy_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61    DAC_SPI/IILC_MOSI_0/i_dy_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61    DAC_SPI/IILC_MOSI_0/i_dy_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y65    DAC_SPI/IILC_SCLK_0/i_dy_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y65    DAC_SPI/IILC_SCLK_0/i_dy_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y65    DAC_SPI/IILC_SCLK_0/i_dy_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X105Y65    DAC_SPI/cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X105Y65    DAC_SPI/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X83Y64     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X83Y64     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X82Y64     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y82     CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/latch_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y82     CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/latch_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X82Y81     CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X82Y81     CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X82Y81     CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X82Y77     CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X82Y82     CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_180_LCLK_MMCM
  To Clock:  clk_250MHz_180_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_180_LCLK_MMCM
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    lclk_mmcm_0/inst/clkout4_buf/I
Min Period  n/a     ODDR/C               n/a            1.474         4.000       2.526      OLOGIC_X1Y72     clk_forward_1/C
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_LCLK_MMCM
  To Clock:  clk_250MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    lclk_mmcm_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X1Y122    clk_forward_0/C
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    lclk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125MHz_LCLK_MMCM
  To Clock:  clk_125MHz_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (recovery check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.890ns (21.082%)  route 3.332ns (78.918%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 6.468 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.716    -0.896    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X82Y83         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.929     0.551    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.124     0.675 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.595     1.270    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X81Y84         LUT5 (Prop_lut5_I4_O)        0.124     1.394 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.621     2.015    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X83Y80         LUT5 (Prop_lut5_I2_O)        0.124     2.139 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.187     3.326    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X82Y66         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.542     6.468    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHz
    SLICE_X82Y66         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.576     7.044    
                         clock uncertainty           -0.072     6.972    
    SLICE_X82Y66         FDCE (Recov_fdce_C_CLR)     -0.319     6.653    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (recovery check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.890ns (24.062%)  route 2.809ns (75.938%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 6.464 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.716    -0.896    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X82Y83         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.929     0.551    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.124     0.675 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.595     1.270    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X81Y84         LUT5 (Prop_lut5_I4_O)        0.124     1.394 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.621     2.015    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X83Y80         LUT5 (Prop_lut5_I2_O)        0.124     2.139 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.664     2.803    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X89Y79         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        1.538     6.464    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_125MHz
    SLICE_X89Y79         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.576     7.040    
                         clock uncertainty           -0.072     6.968    
    SLICE_X89Y79         FDCE (Recov_fdce_C_CLR)     -0.405     6.563    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          6.563    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                  3.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.254ns (33.596%)  route 0.502ns (66.404%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.575    -0.604    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X82Y78         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]/Q
                         net (fo=2, routed)           0.114    -0.326    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[4]
    SLICE_X83Y78         LUT5 (Prop_lut5_I1_O)        0.045    -0.281 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.142    -0.139    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X83Y80         LUT5 (Prop_lut5_I3_O)        0.045    -0.094 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.246     0.152    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X89Y79         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.844    -0.841    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_125MHz
    SLICE_X89Y79         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.272    -0.569    
    SLICE_X89Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.254ns (24.333%)  route 0.790ns (75.667%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.575    -0.604    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X82Y78         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[4]/Q
                         net (fo=2, routed)           0.114    -0.326    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[4]
    SLICE_X83Y78         LUT5 (Prop_lut5_I1_O)        0.045    -0.281 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.142    -0.139    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X83Y80         LUT5 (Prop_lut5_I3_O)        0.045    -0.094 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.534     0.440    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X82Y66         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1496, routed)        0.847    -0.838    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHz
    SLICE_X82Y66         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.272    -0.566    
    SLICE_X82Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -0.633    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  1.073    





