// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_HH_
#define _conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_16s_16s_26_1_1.h"
#include "myproject_mul_mul_16s_12s_26_1_1.h"
#include "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.h"
#include "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.h"

namespace ap_rtl {

struct conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_V_data_V_TDATA;
    sc_in< sc_logic > data_V_data_V_TVALID;
    sc_out< sc_logic > data_V_data_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_signal< sc_lv<5> > ap_var_for_const0;


    // Module declarations
    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s(sc_module_name name);
    SC_HAS_PROCESS(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s);

    ~conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s();

    sc_trace_file* mVcdFile;

    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V* w2_V_U;
    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb* line_buffer_Array_V_0_0_U;
    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb* line_buffer_Array_V_1271_0_U;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U1;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U2;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U3;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U4;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U5;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U6;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U7;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U8;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U9;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U10;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U11;
    myproject_mul_mul_16s_12s_26_1_1<1,1,16,12,26>* myproject_mul_mul_16s_12s_26_1_1_U12;
    regslice_both<16>* regslice_both_data_V_data_V_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<16> > kernel_data_V_1272;
    sc_signal< sc_lv<16> > kernel_data_V_4;
    sc_signal< sc_lv<16> > kernel_data_V_7;
    sc_signal< sc_lv<16> > kernel_data_V_2273;
    sc_signal< sc_lv<16> > kernel_data_V_5;
    sc_signal< sc_lv<16> > kernel_data_V_8;
    sc_signal< sc_lv<32> > sX_3;
    sc_signal< sc_lv<32> > sY_3;
    sc_signal< sc_lv<32> > pY_3;
    sc_signal< sc_lv<32> > pX_3;
    sc_signal< sc_lv<2> > w2_V_address0;
    sc_signal< sc_logic > w2_V_ce0;
    sc_signal< sc_lv<188> > w2_V_q0;
    sc_signal< sc_lv<16> > kernel_data_V_6;
    sc_signal< sc_lv<16> > kernel_data_V_3274;
    sc_signal< sc_lv<16> > kernel_data_V_0;
    sc_signal< sc_logic > line_buffer_Array_V_0_0_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_0_0_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_0_0_q0;
    sc_signal< sc_logic > line_buffer_Array_V_1271_0_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_1271_0_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_1271_0_q0;
    sc_signal< sc_logic > data_V_data_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1458;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_lv<2> > w_index40_reg_286;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state5_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter3;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<16> > tmp_data_0_V_838_reg_430;
    sc_signal< sc_lv<16> > tmp_data_1_V_836_reg_441;
    sc_signal< sc_lv<16> > tmp_data_2_V_834_reg_452;
    sc_signal< sc_lv<16> > tmp_data_3_V_832_reg_463;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_1380;
    sc_signal< sc_lv<16> > DataOut_V_8_reg_1385;
    sc_signal< sc_lv<16> > DataOut_V_reg_1390;
    sc_signal< sc_lv<16> > kernel_data_V_2273_load_reg_1395;
    sc_signal< sc_lv<16> > kernel_data_V_5_load_reg_1400;
    sc_signal< sc_lv<16> > kernel_data_V_8_load_reg_1405;
    sc_signal< sc_lv<10> > add_ln79_fu_528_p2;
    sc_signal< sc_lv<10> > add_ln79_reg_1410;
    sc_signal< sc_lv<2> > i_iw_fu_540_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > sX_3_load_reg_1426;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln289_fu_626_p2;
    sc_signal< sc_lv<1> > icmp_ln289_reg_1431;
    sc_signal< sc_lv<32> > sY_3_load_reg_1436;
    sc_signal< sc_lv<1> > icmp_ln289_4_fu_636_p2;
    sc_signal< sc_lv<1> > icmp_ln289_4_reg_1441;
    sc_signal< sc_lv<32> > pY_3_load_reg_1446;
    sc_signal< sc_lv<32> > pX_3_load_reg_1452;
    sc_signal< sc_lv<1> > and_ln289_4_fu_694_p2;
    sc_signal< sc_lv<2> > w_index_fu_700_p2;
    sc_signal< sc_lv<2> > w_index_reg_1462;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > icmp_ln43_fu_711_p2;
    sc_signal< sc_lv<1> > icmp_ln43_reg_1472;
    sc_signal< sc_lv<1> > icmp_ln43_reg_1472_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln43_reg_1472_pp1_iter2_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<16> > trunc_ln56_fu_721_p1;
    sc_signal< sc_lv<16> > trunc_ln56_reg_1491;
    sc_signal< sc_lv<16> > tmp_172_reg_1511;
    sc_signal< sc_lv<16> > tmp_173_reg_1531;
    sc_signal< sc_lv<16> > tmp_174_reg_1551;
    sc_signal< sc_lv<16> > tmp_175_reg_1571;
    sc_signal< sc_lv<16> > tmp_176_reg_1591;
    sc_signal< sc_lv<16> > tmp_177_reg_1611;
    sc_signal< sc_lv<16> > tmp_178_reg_1631;
    sc_signal< sc_lv<16> > tmp_179_reg_1651;
    sc_signal< sc_lv<16> > tmp_180_reg_1671;
    sc_signal< sc_lv<16> > tmp_181_reg_1691;
    sc_signal< sc_lv<12> > tmp_182_reg_1711;
    sc_signal< sc_lv<16> > trunc_ln3_reg_1716;
    sc_signal< sc_lv<16> > trunc_ln708_s_reg_1721;
    sc_signal< sc_lv<16> > trunc_ln708_149_reg_1726;
    sc_signal< sc_lv<16> > trunc_ln708_150_reg_1731;
    sc_signal< sc_lv<16> > trunc_ln708_151_reg_1736;
    sc_signal< sc_lv<16> > trunc_ln708_152_reg_1741;
    sc_signal< sc_lv<16> > trunc_ln708_153_reg_1746;
    sc_signal< sc_lv<16> > trunc_ln708_154_reg_1751;
    sc_signal< sc_lv<16> > trunc_ln708_155_reg_1756;
    sc_signal< sc_lv<16> > trunc_ln708_156_reg_1761;
    sc_signal< sc_lv<16> > trunc_ln708_157_reg_1766;
    sc_signal< sc_lv<16> > trunc_ln708_158_reg_1771;
    sc_signal< sc_lv<16> > acc_0_V_fu_1152_p2;
    sc_signal< sc_lv<16> > acc_0_V_reg_1776;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<16> > acc_1_V_fu_1167_p2;
    sc_signal< sc_lv<16> > acc_1_V_reg_1782;
    sc_signal< sc_lv<16> > acc_2_V_fu_1182_p2;
    sc_signal< sc_lv<16> > acc_2_V_reg_1788;
    sc_signal< sc_lv<16> > acc_3_V_fu_1197_p2;
    sc_signal< sc_lv<16> > acc_3_V_reg_1794;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_lv<10> > indvar_flatten41_reg_263;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > io_acc_block_signal_op266;
    sc_signal< bool > ap_block_state9;
    sc_signal< sc_lv<1> > icmp_ln79_fu_1290_p2;
    sc_signal< sc_lv<2> > i_iw_0_i_i_i_i_reg_275;
    sc_signal< sc_lv<1> > icmp_ln194_fu_534_p2;
    sc_signal< sc_lv<2> > ap_phi_mux_w_index40_phi_fu_290_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter0_phi_ln56_reg_298;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter1_phi_ln56_reg_298;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter2_phi_ln56_reg_298;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter0_phi_ln56_72_reg_309;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter1_phi_ln56_72_reg_309;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter2_phi_ln56_72_reg_309;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter0_phi_ln56_73_reg_320;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter1_phi_ln56_73_reg_320;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter2_phi_ln56_73_reg_320;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter0_phi_ln56_74_reg_331;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter1_phi_ln56_74_reg_331;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter2_phi_ln56_74_reg_331;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter0_phi_ln56_75_reg_342;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter1_phi_ln56_75_reg_342;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter2_phi_ln56_75_reg_342;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter0_phi_ln56_76_reg_353;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter1_phi_ln56_76_reg_353;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter2_phi_ln56_76_reg_353;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter0_phi_ln56_77_reg_364;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter1_phi_ln56_77_reg_364;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter2_phi_ln56_77_reg_364;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter0_phi_ln56_78_reg_375;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter1_phi_ln56_78_reg_375;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter2_phi_ln56_78_reg_375;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter0_phi_ln56_79_reg_386;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter1_phi_ln56_79_reg_386;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter2_phi_ln56_79_reg_386;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter0_phi_ln56_80_reg_397;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter1_phi_ln56_80_reg_397;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter2_phi_ln56_80_reg_397;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter0_phi_ln56_81_reg_408;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter1_phi_ln56_81_reg_408;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter2_phi_ln56_81_reg_408;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter0_phi_ln56_82_reg_419;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter1_phi_ln56_82_reg_419;
    sc_signal< sc_lv<16> > ap_phi_reg_pp1_iter2_phi_ln56_82_reg_419;
    sc_signal< sc_lv<32> > select_ln323_fu_1270_p3;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge_i_i_phi_fu_477_p4;
    sc_signal< sc_lv<1> > icmp_ln313_fu_1203_p2;
    sc_signal< sc_lv<1> > icmp_ln317_fu_1249_p2;
    sc_signal< sc_lv<64> > zext_ln56_fu_706_p1;
    sc_signal< sc_lv<16> > select_ln203_fu_550_p3;
    sc_signal< sc_lv<1> > trunc_ln201_fu_546_p1;
    sc_signal< sc_lv<16> > select_ln203_12_fu_569_p3;
    sc_signal< sc_lv<16> > select_ln203_13_fu_588_p3;
    sc_signal< sc_lv<32> > select_ln328_fu_1224_p3;
    sc_signal< sc_lv<32> > add_ln321_fu_1254_p2;
    sc_signal< sc_lv<32> > add_ln326_fu_1208_p2;
    sc_signal< sc_lv<31> > tmp_fu_646_p4;
    sc_signal< sc_lv<31> > tmp_73_fu_666_p4;
    sc_signal< sc_lv<1> > icmp_ln289_5_fu_656_p2;
    sc_signal< sc_lv<1> > icmp_ln289_6_fu_676_p2;
    sc_signal< sc_lv<1> > and_ln289_3_fu_688_p2;
    sc_signal< sc_lv<1> > and_ln289_fu_682_p2;
    sc_signal< sc_lv<26> > mul_ln1118_fu_1296_p2;
    sc_signal< sc_lv<26> > mul_ln1118_170_fu_1303_p2;
    sc_signal< sc_lv<26> > mul_ln1118_171_fu_1310_p2;
    sc_signal< sc_lv<26> > mul_ln1118_172_fu_1317_p2;
    sc_signal< sc_lv<26> > mul_ln1118_173_fu_1324_p2;
    sc_signal< sc_lv<26> > mul_ln1118_174_fu_1331_p2;
    sc_signal< sc_lv<26> > mul_ln1118_175_fu_1338_p2;
    sc_signal< sc_lv<26> > mul_ln1118_176_fu_1345_p2;
    sc_signal< sc_lv<26> > mul_ln1118_177_fu_1352_p2;
    sc_signal< sc_lv<26> > mul_ln1118_178_fu_1359_p2;
    sc_signal< sc_lv<26> > mul_ln1118_179_fu_1366_p2;
    sc_signal< sc_lv<26> > mul_ln1118_180_fu_1373_p2;
    sc_signal< sc_lv<16> > add_ln703_fu_1143_p2;
    sc_signal< sc_lv<16> > add_ln703_151_fu_1147_p2;
    sc_signal< sc_lv<16> > add_ln703_153_fu_1158_p2;
    sc_signal< sc_lv<16> > add_ln703_154_fu_1162_p2;
    sc_signal< sc_lv<16> > add_ln703_156_fu_1173_p2;
    sc_signal< sc_lv<16> > add_ln703_157_fu_1177_p2;
    sc_signal< sc_lv<16> > add_ln703_159_fu_1188_p2;
    sc_signal< sc_lv<16> > add_ln703_160_fu_1192_p2;
    sc_signal< sc_lv<32> > add_ln328_fu_1219_p2;
    sc_signal< sc_lv<32> > add_ln323_fu_1265_p2;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > regslice_both_data_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<16> > data_V_data_V_TDATA_int;
    sc_signal< sc_logic > data_V_data_V_TVALID_int;
    sc_signal< sc_logic > data_V_data_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_data_V_data_V_U_ack_in;
    sc_signal< bool > ap_condition_228;
    sc_signal< bool > ap_condition_390;
    sc_signal< bool > ap_condition_529;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_state3;
    static const sc_lv<6> ap_ST_fsm_state4;
    static const sc_lv<6> ap_ST_fsm_pp1_stage0;
    static const sc_lv<6> ap_ST_fsm_state9;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<16> ap_const_lv16_7F9;
    static const sc_lv<16> ap_const_lv16_FBD3;
    static const sc_lv<16> ap_const_lv16_FC83;
    static const sc_lv<16> ap_const_lv16_12A;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_8F;
    static const sc_lv<32> ap_const_lv32_90;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_AF;
    static const sc_lv<32> ap_const_lv32_B0;
    static const sc_lv<32> ap_const_lv32_BB;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<10> ap_const_lv10_30F;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_1152_p2();
    void thread_acc_1_V_fu_1167_p2();
    void thread_acc_2_V_fu_1182_p2();
    void thread_acc_3_V_fu_1197_p2();
    void thread_add_ln321_fu_1254_p2();
    void thread_add_ln323_fu_1265_p2();
    void thread_add_ln326_fu_1208_p2();
    void thread_add_ln328_fu_1219_p2();
    void thread_add_ln703_151_fu_1147_p2();
    void thread_add_ln703_153_fu_1158_p2();
    void thread_add_ln703_154_fu_1162_p2();
    void thread_add_ln703_156_fu_1173_p2();
    void thread_add_ln703_157_fu_1177_p2();
    void thread_add_ln703_159_fu_1188_p2();
    void thread_add_ln703_160_fu_1192_p2();
    void thread_add_ln703_fu_1143_p2();
    void thread_add_ln79_fu_528_p2();
    void thread_and_ln289_3_fu_688_p2();
    void thread_and_ln289_4_fu_694_p2();
    void thread_and_ln289_fu_682_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state5_pp1_stage0_iter0();
    void thread_ap_block_state6_pp1_stage0_iter1();
    void thread_ap_block_state7_pp1_stage0_iter2();
    void thread_ap_block_state8_pp1_stage0_iter3();
    void thread_ap_block_state9();
    void thread_ap_condition_228();
    void thread_ap_condition_390();
    void thread_ap_condition_529();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_storemerge_i_i_phi_fu_477_p4();
    void thread_ap_phi_mux_w_index40_phi_fu_290_p4();
    void thread_ap_phi_reg_pp1_iter0_phi_ln56_72_reg_309();
    void thread_ap_phi_reg_pp1_iter0_phi_ln56_73_reg_320();
    void thread_ap_phi_reg_pp1_iter0_phi_ln56_74_reg_331();
    void thread_ap_phi_reg_pp1_iter0_phi_ln56_75_reg_342();
    void thread_ap_phi_reg_pp1_iter0_phi_ln56_76_reg_353();
    void thread_ap_phi_reg_pp1_iter0_phi_ln56_77_reg_364();
    void thread_ap_phi_reg_pp1_iter0_phi_ln56_78_reg_375();
    void thread_ap_phi_reg_pp1_iter0_phi_ln56_79_reg_386();
    void thread_ap_phi_reg_pp1_iter0_phi_ln56_80_reg_397();
    void thread_ap_phi_reg_pp1_iter0_phi_ln56_81_reg_408();
    void thread_ap_phi_reg_pp1_iter0_phi_ln56_82_reg_419();
    void thread_ap_phi_reg_pp1_iter0_phi_ln56_reg_298();
    void thread_ap_ready();
    void thread_data_V_data_V_TDATA_blk_n();
    void thread_data_V_data_V_TREADY();
    void thread_data_V_data_V_TREADY_int();
    void thread_i_iw_fu_540_p2();
    void thread_icmp_ln194_fu_534_p2();
    void thread_icmp_ln289_4_fu_636_p2();
    void thread_icmp_ln289_5_fu_656_p2();
    void thread_icmp_ln289_6_fu_676_p2();
    void thread_icmp_ln289_fu_626_p2();
    void thread_icmp_ln313_fu_1203_p2();
    void thread_icmp_ln317_fu_1249_p2();
    void thread_icmp_ln43_fu_711_p2();
    void thread_icmp_ln79_fu_1290_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op266();
    void thread_line_buffer_Array_V_0_0_ce0();
    void thread_line_buffer_Array_V_0_0_we0();
    void thread_line_buffer_Array_V_1271_0_ce0();
    void thread_line_buffer_Array_V_1271_0_we0();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_select_ln203_12_fu_569_p3();
    void thread_select_ln203_13_fu_588_p3();
    void thread_select_ln203_fu_550_p3();
    void thread_select_ln323_fu_1270_p3();
    void thread_select_ln328_fu_1224_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_73_fu_666_p4();
    void thread_tmp_fu_646_p4();
    void thread_trunc_ln201_fu_546_p1();
    void thread_trunc_ln56_fu_721_p1();
    void thread_w2_V_address0();
    void thread_w2_V_ce0();
    void thread_w_index_fu_700_p2();
    void thread_zext_ln56_fu_706_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
