#include "DecodeUnit.hh"

#include <cassert>

namespace simeng {
namespace inorder {

DecodeUnit::DecodeUnit(PipelineBuffer<MacroOp>& fromFetch,
                       PipelineBuffer<std::shared_ptr<Instruction>>& toExecute,
                       const RegisterFileSet& registerFileSet,
                       BranchPredictor& predictor)
    : fromFetchBuffer(fromFetch),
      toExecuteBuffer(toExecute),
      registerFileSet(registerFileSet),
      predictor(predictor){};

void DecodeUnit::tick() {
  if (toExecuteBuffer.isStalled()) {
    fromFetchBuffer.stall(true);
    return;
  }

  shouldFlush_ = false;
  fromFetchBuffer.stall(false);

  auto macroOp = fromFetchBuffer.getHeadSlots()[0];

  // Assume single uop per macro op for this version
  // TODO: Stall on multiple uops and siphon one per cycle, recording progress
  assert(macroOp.size() <= 1 && "Multiple uops per macro-op not yet supported");

  if (macroOp.size() == 0) {
    // Nothing to process
    return;
  }

  auto uop = macroOp[0];

  // Check preliminary branch prediction results now that the instruction is
  // decoded. Identifies:
  // - Non-branch instructions mistakenly predicted as branches
  // - Incorrect targets for immediate branches
  auto [misprediction, correctAddress] = uop->checkEarlyBranchMisprediction();
  if (misprediction) {
    shouldFlush_ = true;
    pc = correctAddress;

    if (!uop->isBranch()) {
      // Non-branch incorrectly predicted as a branch; let the predictor know
      predictor.update(uop->getInstructionAddress(), false, pc);
    }
  }

  auto out = toExecuteBuffer.getTailSlots();
  out[0] = uop;

  fromFetchBuffer.getHeadSlots()[0].clear();
}

void DecodeUnit::forwardOperands(const span<Register>& registers,
                                 const span<RegisterValue>& values) {
  assert(registers.size() == values.size() &&
         "Mismatched register and value vector sizes");

  auto uop = toExecuteBuffer.getTailSlots()[0];
  if (uop == nullptr) {
    return;
  }
  if (uop->canExecute()) {
    return;
  }

  for (size_t i = 0; i < registers.size(); i++) {
    uop->supplyOperand(registers[i], values[i]);
  }

  // Register read
  // Identify remaining missing registers and supply values
  auto sourceRegisters = uop->getOperandRegisters();
  for (size_t i = 0; i < sourceRegisters.size(); i++) {
    auto reg = sourceRegisters[i];
    if (!uop->isOperandReady(i)) {
      uop->supplyOperand(reg, registerFileSet.get(reg));
    }
  }
}

bool DecodeUnit::shouldFlush() const { return shouldFlush_; }
uint64_t DecodeUnit::getFlushAddress() const { return pc; }

}  // namespace inorder
}  // namespace simeng
