$date
	Sat Oct 22 23:29:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#123132
b11000 !
1"
#123134
b11000 &
b11000 %
1$
#123135
0"
#123138
b1100 &
b1100 %
#123142
b110 &
b110 %
#123146
b11 &
b11 %
#123150
b1010 &
b1010 %
#123154
b101 &
b101 %
#123158
b10000 &
b10000 %
#123162
b1000 &
b1000 %
#123166
b100 &
b100 %
#123170
b10 &
b10 %
#123174
b1 &
1#
b1 %
#123178
b0 &
b0 %
0#
0$
#1143465
b10001 !
1"
#1143466
b10001 &
b10001 %
1$
#1143467
0"
#1143470
b110100 &
b110100 %
#1143474
b11010 &
b11010 %
#1143478
b1101 &
b1101 %
#1143482
b101000 &
b101000 %
#1143486
b10100 &
b10100 %
#1143490
b1010 &
b1010 %
#1143494
b101 &
b101 %
#1143498
b10000 &
b10000 %
#1143502
b1000 &
b1000 %
#1143506
b100 &
b100 %
#1143510
b10 &
b10 %
#1143514
b1 &
b1 %
1#
#1143518
b0 &
0#
b0 %
0$
#2160802
b10000 &
b10000 %
1$
b10000 !
1"
#2160803
0"
#2160806
b1000 &
b1000 %
#2160810
b100 &
b100 %
#2160814
b10 &
b10 %
#2160818
b1 &
b1 %
1#
#2160822
b0 &
0#
b0 %
0$
#4500012
