Analysis & Synthesis report for CUDoom
Fri May 10 16:28:20 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|ray_FSM:V8|state
 12. State Machine - |top|framerate_calc:V6|state
 13. State Machine - |top|memcustom:V5|read_code
 14. Registers Protected by Synthesis
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 22. Source assignments for new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 23. Source assignments for new_doom:V1|sdram_0:the_sdram_0
 24. Source assignments for new_doom:V1|new_doom_reset_clk_0_domain_synch_module:new_doom_reset_clk_0_domain_synch
 25. Source assignments for FIFO:V9|dcfifo:dcfifo_component
 26. Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated
 27. Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|a_graycounter_a86:rdptr_g1p
 28. Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|a_graycounter_v0c:wrptr_g1p
 29. Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|a_graycounter_u0c:wrptr_gp
 30. Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram
 31. Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|dffpipe_c2e:rdaclr
 32. Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_2u7:rs_dgwp
 33. Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_2u7:rs_dgwp|dffpipe_su8:dffpipe13
 34. Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 35. Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe16
 36. Source assignments for memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated
 37. Source assignments for memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated
 38. Source assignments for memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated
 39. Source assignments for memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated
 40. Source assignments for memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated
 41. Source assignments for memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated
 42. Parameter Settings for User Entity Instance: sdram_pll:V0|altpll:altpll_component
 43. Parameter Settings for User Entity Instance: new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
 44. Parameter Settings for User Entity Instance: new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
 45. Parameter Settings for User Entity Instance: tex_gen:V3|mult:S0|lpm_mult:lpm_mult_component
 46. Parameter Settings for User Entity Instance: tex_gen:V3|mult:S1|lpm_mult:lpm_mult_component
 47. Parameter Settings for User Entity Instance: FIFO:V9|dcfifo:dcfifo_component
 48. Parameter Settings for User Entity Instance: memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component
 54. Parameter Settings for Inferred Entity Instance: tex_gen:V3|lpm_mult:Mult0
 55. Parameter Settings for Inferred Entity Instance: tex_gen:V3|lpm_mult:Mult3
 56. Parameter Settings for Inferred Entity Instance: tex_gen:V3|lpm_mult:Mult4
 57. Parameter Settings for Inferred Entity Instance: tex_gen:V3|lpm_mult:Mult1
 58. Parameter Settings for Inferred Entity Instance: tex_gen:V3|lpm_mult:Mult2
 59. altpll Parameter Settings by Entity Instance
 60. scfifo Parameter Settings by Entity Instance
 61. dcfifo Parameter Settings by Entity Instance
 62. lpm_mult Parameter Settings by Entity Instance
 63. altsyncram Parameter Settings by Entity Instance
 64. Port Connectivity Checks: "ray_FSM:V8"
 65. Port Connectivity Checks: "memcustom:V5"
 66. Port Connectivity Checks: "FIFO:V9"
 67. Port Connectivity Checks: "tex_gen:V3|mult:S1"
 68. Port Connectivity Checks: "tex_gen:V3|mult:S0"
 69. Port Connectivity Checks: "tex_gen:V3"
 70. Port Connectivity Checks: "de2_vga_raster:V2"
 71. Port Connectivity Checks: "new_doom:V1|new_doom_reset_clk_0_domain_synch_module:new_doom_reset_clk_0_domain_synch"
 72. Port Connectivity Checks: "new_doom:V1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
 73. Port Connectivity Checks: "new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
 74. Port Connectivity Checks: "new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
 75. Port Connectivity Checks: "new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
 76. Port Connectivity Checks: "new_doom:V1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
 77. Port Connectivity Checks: "new_doom:V1|de2_ps2_1:the_de2_ps2_1|de2_ps2:de2_ps2_1|PS2_Ctrl:U1"
 78. Port Connectivity Checks: "new_doom:V1"
 79. Elapsed Time Per Partition
 80. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 10 16:28:19 2013     ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; CUDoom                                    ;
; Top-level Entity Name              ; top                                       ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 26,368                                    ;
;     Total combinational functions  ; 25,628                                    ;
;     Dedicated logic registers      ; 3,080                                     ;
; Total registers                    ; 3080                                      ;
; Total pins                         ; 424                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 320,776                                   ;
; Embedded Multiplier 9-bit elements ; 18                                        ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; top                ; CUDoom             ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Auto ROM Replacement                                                       ; Off                ; On                 ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+---------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+---------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; /user2/spring13/ag3287/CUDoom/sdram_pll.vhd ; yes             ; User Wizard-Generated File             ; /user2/spring13/ag3287/CUDoom/sdram_pll.vhd                                      ;         ;
; ray_FSM.vhd                                 ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/ray_FSM.vhd                                   ;         ;
; mult.vhd                                    ; yes             ; User Wizard-Generated File             ; /home/user2/spring13/ag3287/CUDoom/mult.vhd                                      ;         ;
; new_doom.vhd                                ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/new_doom.vhd                                  ;         ;
; de2_vga_raster.vhd                          ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/de2_vga_raster.vhd                            ;         ;
; framerate_calc.vhd                          ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/framerate_calc.vhd                            ;         ;
; tex_gen.vhd                                 ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/tex_gen.vhd                                   ;         ;
; texture_rom.vhd                             ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/texture_rom.vhd                               ;         ;
; top.vhd                                     ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/top.vhd                                       ;         ;
; memcustom.vhd                               ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/memcustom.vhd                                 ;         ;
; mem_custom_2_a.vhd                          ; yes             ; User Wizard-Generated File             ; /home/user2/spring13/ag3287/CUDoom/mem_custom_2_a.vhd                            ;         ;
; mem_custom_2_b.vhd                          ; yes             ; User Wizard-Generated File             ; /home/user2/spring13/ag3287/CUDoom/mem_custom_2_b.vhd                            ;         ;
; niosInterface.vhd                           ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/niosInterface.vhd                             ;         ;
; niosInterface_1_0.vhd                       ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/niosInterface_1_0.vhd                         ;         ;
; skygen.vhd                                  ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/skygen.vhd                                    ;         ;
; skygen_0.vhd                                ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/skygen_0.vhd                                  ;         ;
; de2_ps2.vhd                                 ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/de2_ps2.vhd                                   ;         ;
; de2_ps2_1.vhd                               ; yes             ; User VHDL File                         ; /home/user2/spring13/ag3287/CUDoom/de2_ps2_1.vhd                                 ;         ;
; mem_patch_2.vhd                             ; yes             ; User Wizard-Generated File             ; /home/user2/spring13/ag3287/CUDoom/mem_patch_2.vhd                               ;         ;
; FIFO.vhd                                    ; yes             ; User Wizard-Generated File             ; /home/user2/spring13/ag3287/CUDoom/FIFO.vhd                                      ;         ;
; altpll.tdf                                  ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altpll.tdf                ;         ;
; aglobal121.inc                              ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/aglobal121.inc            ;         ;
; stratix_pll.inc                             ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/stratix_pll.inc           ;         ;
; stratixii_pll.inc                           ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/stratixii_pll.inc         ;         ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/cycloneii_pll.inc         ;         ;
; cpu_0.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File         ; /home/user2/spring13/ag3287/CUDoom/cpu_0.vhd                                     ;         ;
; cpu_0_test_bench.vhd                        ; yes             ; Auto-Found VHDL File                   ; /home/user2/spring13/ag3287/CUDoom/cpu_0_test_bench.vhd                          ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                                  ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                                  ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                                ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_e9d1.tdf                      ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/altsyncram_e9d1.tdf                        ;         ;
; db/altsyncram_52g1.tdf                      ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/altsyncram_52g1.tdf                        ;         ;
; cpu_0_ic_tag_ram.mif                        ; yes             ; Auto-Found Memory Initialization File  ; /home/user2/spring13/ag3287/CUDoom/cpu_0_ic_tag_ram.mif                          ;         ;
; db/altsyncram_irf1.tdf                      ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/altsyncram_irf1.tdf                        ;         ;
; cpu_0_rf_ram_a.mif                          ; yes             ; Auto-Found Memory Initialization File  ; /home/user2/spring13/ag3287/CUDoom/cpu_0_rf_ram_a.mif                            ;         ;
; db/altsyncram_jrf1.tdf                      ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/altsyncram_jrf1.tdf                        ;         ;
; cpu_0_rf_ram_b.mif                          ; yes             ; Auto-Found Memory Initialization File  ; /home/user2/spring13/ag3287/CUDoom/cpu_0_rf_ram_b.mif                            ;         ;
; cpu_0_mult_cell.vhd                         ; yes             ; Auto-Found VHDL File                   ; /home/user2/spring13/ag3287/CUDoom/cpu_0_mult_cell.vhd                           ;         ;
; altmult_add.tdf                             ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altmult_add.tdf           ;         ;
; stratix_mac_mult.inc                        ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/stratix_mac_mult.inc      ;         ;
; stratix_mac_out.inc                         ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/stratix_mac_out.inc       ;         ;
; db/mult_add_l0u2.tdf                        ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/mult_add_l0u2.tdf                          ;         ;
; db/ded_mult_2o81.tdf                        ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/ded_mult_2o81.tdf                          ;         ;
; db/dffpipe_93c.tdf                          ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/dffpipe_93c.tdf                            ;         ;
; db/mult_add_n0u2.tdf                        ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/mult_add_n0u2.tdf                          ;         ;
; db/altsyncram_c572.tdf                      ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/altsyncram_c572.tdf                        ;         ;
; cpu_0_ociram_default_contents.mif           ; yes             ; Auto-Found Memory Initialization File  ; /home/user2/spring13/ag3287/CUDoom/cpu_0_ociram_default_contents.mif             ;         ;
; cpu_0_oci_test_bench.vhd                    ; yes             ; Auto-Found VHDL File                   ; /home/user2/spring13/ag3287/CUDoom/cpu_0_oci_test_bench.vhd                      ;         ;
; db/altsyncram_e502.tdf                      ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/altsyncram_e502.tdf                        ;         ;
; cpu_0_jtag_debug_module_wrapper.vhd         ; yes             ; Auto-Found VHDL File                   ; /home/user2/spring13/ag3287/CUDoom/cpu_0_jtag_debug_module_wrapper.vhd           ;         ;
; cpu_0_jtag_debug_module_tck.vhd             ; yes             ; Auto-Found VHDL File                   ; /home/user2/spring13/ag3287/CUDoom/cpu_0_jtag_debug_module_tck.vhd               ;         ;
; altera_std_synchronizer.v                   ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altera_std_synchronizer.v ;         ;
; cpu_0_jtag_debug_module_sysclk.vhd          ; yes             ; Auto-Found VHDL File                   ; /home/user2/spring13/ag3287/CUDoom/cpu_0_jtag_debug_module_sysclk.vhd            ;         ;
; sld_virtual_jtag_basic.v                    ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v  ;         ;
; jtag_uart_0.vhd                             ; yes             ; Auto-Found VHDL File                   ; /home/user2/spring13/ag3287/CUDoom/jtag_uart_0.vhd                               ;         ;
; scfifo.tdf                                  ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/scfifo.tdf                ;         ;
; a_regfifo.inc                               ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/a_regfifo.inc             ;         ;
; a_dpfifo.inc                                ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/a_dpfifo.inc              ;         ;
; a_i2fifo.inc                                ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/a_i2fifo.inc              ;         ;
; a_fffifo.inc                                ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/a_fffifo.inc              ;         ;
; a_f2fifo.inc                                ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/a_f2fifo.inc              ;         ;
; db/scfifo_1n21.tdf                          ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/scfifo_1n21.tdf                            ;         ;
; db/a_dpfifo_8t21.tdf                        ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/a_dpfifo_8t21.tdf                          ;         ;
; db/a_fefifo_7cf.tdf                         ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/a_fefifo_7cf.tdf                           ;         ;
; db/cntr_rj7.tdf                             ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/cntr_rj7.tdf                               ;         ;
; db/dpram_5h21.tdf                           ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/dpram_5h21.tdf                             ;         ;
; db/altsyncram_9tl1.tdf                      ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/altsyncram_9tl1.tdf                        ;         ;
; db/cntr_fjb.tdf                             ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/cntr_fjb.tdf                               ;         ;
; alt_jtag_atlantic.v                         ; yes             ; Encrypted Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v       ;         ;
; sdram_0.vhd                                 ; yes             ; Auto-Found VHDL File                   ; /home/user2/spring13/ag3287/CUDoom/sdram_0.vhd                                   ;         ;
; lpm_mult.tdf                                ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_mult.tdf              ;         ;
; lpm_add_sub.inc                             ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_add_sub.inc           ;         ;
; multcore.inc                                ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/multcore.inc              ;         ;
; bypassff.inc                                ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; altshift.inc                                ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altshift.inc              ;         ;
; db/mult_b4n.tdf                             ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/mult_b4n.tdf                               ;         ;
; dcfifo.tdf                                  ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/dcfifo.tdf                ;         ;
; lpm_counter.inc                             ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_counter.inc           ;         ;
; a_graycounter.inc                           ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/a_graycounter.inc         ;         ;
; a_fefifo.inc                                ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/a_fefifo.inc              ;         ;
; a_gray2bin.inc                              ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/a_gray2bin.inc            ;         ;
; dffpipe.inc                                 ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/dffpipe.inc               ;         ;
; alt_sync_fifo.inc                           ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc         ;         ;
; lpm_compare.inc                             ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_compare.inc           ;         ;
; altsyncram_fifo.inc                         ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc       ;         ;
; db/dcfifo_pij1.tdf                          ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/dcfifo_pij1.tdf                            ;         ;
; db/a_graycounter_a86.tdf                    ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/a_graycounter_a86.tdf                      ;         ;
; db/a_graycounter_v0c.tdf                    ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/a_graycounter_v0c.tdf                      ;         ;
; db/a_graycounter_u0c.tdf                    ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/a_graycounter_u0c.tdf                      ;         ;
; db/altsyncram_9qu.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/altsyncram_9qu.tdf                         ;         ;
; db/dffpipe_c2e.tdf                          ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/dffpipe_c2e.tdf                            ;         ;
; db/alt_synch_pipe_2u7.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/alt_synch_pipe_2u7.tdf                     ;         ;
; db/dffpipe_su8.tdf                          ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/dffpipe_su8.tdf                            ;         ;
; db/alt_synch_pipe_3u7.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/alt_synch_pipe_3u7.tdf                     ;         ;
; db/dffpipe_tu8.tdf                          ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/dffpipe_tu8.tdf                            ;         ;
; db/cmpr_n16.tdf                             ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/cmpr_n16.tdf                               ;         ;
; db/altsyncram_s7a1.tdf                      ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/altsyncram_s7a1.tdf                        ;         ;
; db/altsyncram_t7a1.tdf                      ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/altsyncram_t7a1.tdf                        ;         ;
; db/altsyncram_b6a1.tdf                      ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/altsyncram_b6a1.tdf                        ;         ;
; sld_hub.vhd                                 ; yes             ; Encrypted Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/sld_hub.vhd               ;         ;
; sld_jtag_hub.vhd                            ; yes             ; Encrypted Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd          ;         ;
; sld_rom_sr.vhd                              ; yes             ; Encrypted Megafunction                 ; /opt/altera/altera12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd            ;         ;
; lpm_add_sub.tdf                             ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/lpm_add_sub.tdf           ;         ;
; addcore.inc                                 ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/addcore.inc               ;         ;
; look_add.inc                                ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/look_add.inc              ;         ;
; alt_stratix_add_sub.inc                     ; yes             ; Megafunction                           ; /opt/altera/altera12.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc   ;         ;
; db/add_sub_8ri.tdf                          ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/add_sub_8ri.tdf                            ;         ;
; db/mult_m8t.tdf                             ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/mult_m8t.tdf                               ;         ;
; db/mult_g8t.tdf                             ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/mult_g8t.tdf                               ;         ;
; db/mult_i8t.tdf                             ; yes             ; Auto-Generated Megafunction            ; /home/user2/spring13/ag3287/CUDoom/db/mult_i8t.tdf                               ;         ;
+---------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 26,368 ;
;                                             ;        ;
; Total combinational functions               ; 25628  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 20097  ;
;     -- 3 input functions                    ; 4048   ;
;     -- <=2 input functions                  ; 1483   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 23793  ;
;     -- arithmetic mode                      ; 1835   ;
;                                             ;        ;
; Total registers                             ; 3080   ;
;     -- Dedicated logic registers            ; 3080   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 424    ;
; Total memory bits                           ; 320776 ;
; Embedded Multiplier 9-bit elements          ; 18     ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out                             ; 7063   ;
; Total fan-out                               ; 124759 ;
; Average fan-out                             ; 4.04   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                                      ; 25628 (37)        ; 3080 (0)     ; 320776      ; 18           ; 0       ; 9         ; 424  ; 0            ; |top                                                                                                                                                                                                                                                            ;              ;
;    |FIFO:V9|                                                                                                              ; 17 (0)            ; 34 (0)       ; 904         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO:V9                                                                                                                                                                                                                                                    ;              ;
;       |dcfifo:dcfifo_component|                                                                                           ; 17 (0)            ; 34 (0)       ; 904         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO:V9|dcfifo:dcfifo_component                                                                                                                                                                                                                            ;              ;
;          |dcfifo_pij1:auto_generated|                                                                                     ; 17 (5)            ; 34 (13)      ; 904         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated                                                                                                                                                                                                 ;              ;
;             |a_graycounter_a86:rdptr_g1p|                                                                                 ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|a_graycounter_a86:rdptr_g1p                                                                                                                                                                     ;              ;
;             |a_graycounter_u0c:wrptr_gp|                                                                                  ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|a_graycounter_u0c:wrptr_gp                                                                                                                                                                      ;              ;
;             |alt_synch_pipe_2u7:rs_dgwp|                                                                                  ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_2u7:rs_dgwp                                                                                                                                                                      ;              ;
;                |dffpipe_su8:dffpipe13|                                                                                    ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_2u7:rs_dgwp|dffpipe_su8:dffpipe13                                                                                                                                                ;              ;
;             |alt_synch_pipe_3u7:ws_dgrp|                                                                                  ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_3u7:ws_dgrp                                                                                                                                                                      ;              ;
;                |dffpipe_tu8:dffpipe16|                                                                                    ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe16                                                                                                                                                ;              ;
;             |altsyncram_9qu:fifo_ram|                                                                                     ; 0 (0)             ; 0 (0)        ; 904         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram                                                                                                                                                                         ;              ;
;             |cmpr_n16:rdempty_eq_comp|                                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|cmpr_n16:rdempty_eq_comp                                                                                                                                                                        ;              ;
;             |cmpr_n16:wrfull_eq_comp|                                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|cmpr_n16:wrfull_eq_comp                                                                                                                                                                         ;              ;
;             |dffpipe_c2e:rdaclr|                                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|dffpipe_c2e:rdaclr                                                                                                                                                                              ;              ;
;    |de2_vga_raster:V2|                                                                                                    ; 133 (133)         ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|de2_vga_raster:V2                                                                                                                                                                                                                                          ;              ;
;    |framerate_calc:V6|                                                                                                    ; 59 (59)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|framerate_calc:V6                                                                                                                                                                                                                                          ;              ;
;    |memcustom:V5|                                                                                                         ; 796 (796)         ; 18 (18)      ; 304128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5                                                                                                                                                                                                                                               ;              ;
;       |mem_custom_2_a:M0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 110592      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_custom_2_a:M0                                                                                                                                                                                                                             ;              ;
;          |altsyncram:altsyncram_component|                                                                                ; 0 (0)             ; 0 (0)        ; 110592      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component                                                                                                                                                                                             ;              ;
;             |altsyncram_s7a1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 110592      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated                                                                                                                                                              ;              ;
;       |mem_custom_2_a:M3|                                                                                                 ; 0 (0)             ; 0 (0)        ; 110592      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_custom_2_a:M3                                                                                                                                                                                                                             ;              ;
;          |altsyncram:altsyncram_component|                                                                                ; 0 (0)             ; 0 (0)        ; 110592      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component                                                                                                                                                                                             ;              ;
;             |altsyncram_s7a1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 110592      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated                                                                                                                                                              ;              ;
;       |mem_custom_2_b:M1|                                                                                                 ; 0 (0)             ; 0 (0)        ; 27648       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_custom_2_b:M1                                                                                                                                                                                                                             ;              ;
;          |altsyncram:altsyncram_component|                                                                                ; 0 (0)             ; 0 (0)        ; 27648       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component                                                                                                                                                                                             ;              ;
;             |altsyncram_t7a1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 27648       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated                                                                                                                                                              ;              ;
;       |mem_custom_2_b:M4|                                                                                                 ; 0 (0)             ; 0 (0)        ; 27648       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_custom_2_b:M4                                                                                                                                                                                                                             ;              ;
;          |altsyncram:altsyncram_component|                                                                                ; 0 (0)             ; 0 (0)        ; 27648       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component                                                                                                                                                                                             ;              ;
;             |altsyncram_t7a1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 27648       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated                                                                                                                                                              ;              ;
;       |mem_patch_2:M5|                                                                                                    ; 0 (0)             ; 0 (0)        ; 13824       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_patch_2:M5                                                                                                                                                                                                                                ;              ;
;          |altsyncram:altsyncram_component|                                                                                ; 0 (0)             ; 0 (0)        ; 13824       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component                                                                                                                                                                                                ;              ;
;             |altsyncram_b6a1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 13824       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated                                                                                                                                                                 ;              ;
;       |mem_patch_2:M6|                                                                                                    ; 0 (0)             ; 0 (0)        ; 13824       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_patch_2:M6                                                                                                                                                                                                                                ;              ;
;          |altsyncram:altsyncram_component|                                                                                ; 0 (0)             ; 0 (0)        ; 13824       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component                                                                                                                                                                                                ;              ;
;             |altsyncram_b6a1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 13824       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated                                                                                                                                                                 ;              ;
;    |new_doom:V1|                                                                                                          ; 2691 (1)          ; 1821 (0)     ; 15744       ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|new_doom:V1                                                                                                                                                                                                                                                ;              ;
;       |cpu_0:the_cpu_0|                                                                                                   ; 1537 (1202)       ; 1108 (927)   ; 14720       ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;          |cpu_0_ic_data_module:cpu_0_ic_data|                                                                             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_e9d1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_e9d1:auto_generated                                                                                                                                    ;              ;
;          |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                                               ; 0 (0)             ; 0 (0)        ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_52g1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_52g1:auto_generated                                                                                                                                      ;              ;
;          |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                            ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                         ;              ;
;                |mult_add_l0u2:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_l0u2:auto_generated                                                                                                                            ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_l0u2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                    ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                         ;              ;
;                |mult_add_n0u2:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_n0u2:auto_generated                                                                                                                            ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_n0u2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                    ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                            ; 230 (33)          ; 181 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                         ; 96 (0)            ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                        ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                              ; 86 (86)           ; 46 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                           ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                             ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                             ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                   ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_c572:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated          ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_irf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_irf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_jrf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_jrf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;          |lpm_add_sub:Add8|                                                                                               ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|lpm_add_sub:Add8                                                                                                                                                                                                               ;              ;
;             |add_sub_8ri:auto_generated|                                                                                  ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0:the_cpu_0|lpm_add_sub:Add8|add_sub_8ri:auto_generated                                                                                                                                                                                    ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                ; 223 (223)         ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                  ; 46 (46)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                    ; 51 (51)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;       |de2_ps2_1:the_de2_ps2_1|                                                                                           ; 46 (0)            ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|de2_ps2_1:the_de2_ps2_1                                                                                                                                                                                                                        ;              ;
;          |de2_ps2:de2_ps2_1|                                                                                              ; 46 (8)            ; 35 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|de2_ps2_1:the_de2_ps2_1|de2_ps2:de2_ps2_1                                                                                                                                                                                                      ;              ;
;             |PS2_Ctrl:U1|                                                                                                 ; 38 (38)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|de2_ps2_1:the_de2_ps2_1|de2_ps2:de2_ps2_1|PS2_Ctrl:U1                                                                                                                                                                                          ;              ;
;       |de2_ps2_1_avalon_slave_0_arbitrator:the_de2_ps2_1_avalon_slave_0|                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|de2_ps2_1_avalon_slave_0_arbitrator:the_de2_ps2_1_avalon_slave_0                                                                                                                                                                               ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                       ; 145 (41)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ;              ;
;             |scfifo:rfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ;              ;
;                |scfifo_1n21:auto_generated|                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ;              ;
;                      |dpram_5h21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ;              ;
;             |scfifo:wfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ;              ;
;                |scfifo_1n21:auto_generated|                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ;              ;
;                      |dpram_5h21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ;              ;
;       |new_doom_reset_clk_0_domain_synch_module:new_doom_reset_clk_0_domain_synch|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|new_doom_reset_clk_0_domain_synch_module:new_doom_reset_clk_0_domain_synch                                                                                                                                                                     ;              ;
;       |niosInterface_1_0:the_niosInterface_1_0|                                                                           ; 25 (0)            ; 191 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|niosInterface_1_0:the_niosInterface_1_0                                                                                                                                                                                                        ;              ;
;          |niosInterface:niosinterface_1_0|                                                                                ; 25 (25)           ; 191 (191)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|niosInterface_1_0:the_niosInterface_1_0|niosInterface:niosinterface_1_0                                                                                                                                                                        ;              ;
;       |niosInterface_1_0_avalon_slave_0_arbitrator:the_niosInterface_1_0_avalon_slave_0|                                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|niosInterface_1_0_avalon_slave_0_arbitrator:the_niosInterface_1_0_avalon_slave_0                                                                                                                                                               ;              ;
;       |sdram_0:the_sdram_0|                                                                                               ; 418 (368)         ; 235 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|sdram_0:the_sdram_0                                                                                                                                                                                                                            ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                      ; 50 (50)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                              ; 110 (60)          ; 43 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|               ; 33 (33)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                          ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1| ; 17 (17)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                            ;              ;
;       |skygen_0:the_skygen_0|                                                                                             ; 71 (0)            ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|skygen_0:the_skygen_0                                                                                                                                                                                                                          ;              ;
;          |skygen:skygen_0|                                                                                                ; 71 (71)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|skygen_0:the_skygen_0|skygen:skygen_0                                                                                                                                                                                                          ;              ;
;       |skygen_0_avalon_slave_0_arbitrator:the_skygen_0_avalon_slave_0|                                                    ; 8 (8)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|new_doom:V1|skygen_0_avalon_slave_0_arbitrator:the_skygen_0_avalon_slave_0                                                                                                                                                                                 ;              ;
;    |ray_FSM:V8|                                                                                                           ; 3563 (3563)       ; 972 (972)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ray_FSM:V8                                                                                                                                                                                                                                                 ;              ;
;    |sdram_pll:V0|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_pll:V0                                                                                                                                                                                                                                               ;              ;
;       |altpll:altpll_component|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_pll:V0|altpll:altpll_component                                                                                                                                                                                                                       ;              ;
;    |sld_hub:auto_hub|                                                                                                     ; 162 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                           ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                      ; 161 (120)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                              ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                                        ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                      ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                    ;              ;
;    |tex_gen:V3|                                                                                                           ; 532 (532)         ; 24 (24)      ; 0           ; 14           ; 0       ; 7         ; 0    ; 0            ; |top|tex_gen:V3                                                                                                                                                                                                                                                 ;              ;
;       |lpm_mult:Mult0|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|lpm_mult:Mult0                                                                                                                                                                                                                                  ;              ;
;          |mult_m8t:auto_generated|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|lpm_mult:Mult0|mult_m8t:auto_generated                                                                                                                                                                                                          ;              ;
;       |lpm_mult:Mult1|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|lpm_mult:Mult1                                                                                                                                                                                                                                  ;              ;
;          |mult_g8t:auto_generated|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|lpm_mult:Mult1|mult_g8t:auto_generated                                                                                                                                                                                                          ;              ;
;       |lpm_mult:Mult2|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|lpm_mult:Mult2                                                                                                                                                                                                                                  ;              ;
;          |mult_i8t:auto_generated|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|lpm_mult:Mult2|mult_i8t:auto_generated                                                                                                                                                                                                          ;              ;
;       |lpm_mult:Mult3|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|lpm_mult:Mult3                                                                                                                                                                                                                                  ;              ;
;          |mult_g8t:auto_generated|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|lpm_mult:Mult3|mult_g8t:auto_generated                                                                                                                                                                                                          ;              ;
;       |lpm_mult:Mult4|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|lpm_mult:Mult4                                                                                                                                                                                                                                  ;              ;
;          |mult_i8t:auto_generated|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|lpm_mult:Mult4|mult_i8t:auto_generated                                                                                                                                                                                                          ;              ;
;       |mult:S0|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|mult:S0                                                                                                                                                                                                                                         ;              ;
;          |lpm_mult:lpm_mult_component|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|mult:S0|lpm_mult:lpm_mult_component                                                                                                                                                                                                             ;              ;
;             |mult_b4n:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|mult:S0|lpm_mult:lpm_mult_component|mult_b4n:auto_generated                                                                                                                                                                                     ;              ;
;       |mult:S1|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|mult:S1                                                                                                                                                                                                                                         ;              ;
;          |lpm_mult:lpm_mult_component|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|mult:S1|lpm_mult:lpm_mult_component                                                                                                                                                                                                             ;              ;
;             |mult_b4n:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|tex_gen:V3|mult:S1|lpm_mult:lpm_mult_component|mult_b4n:auto_generated                                                                                                                                                                                     ;              ;
;    |texture_rom:V4|                                                                                                       ; 17638 (17638)     ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|texture_rom:V4                                                                                                                                                                                                                                             ;              ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; Name                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|ALTSYNCRAM                                                                                                                                                                ; AUTO ; Simple Dual Port ; 4            ; 256          ; 4            ; 256          ; 1024   ; None                              ;
; memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Single Port      ; 512          ; 256          ; --           ; --           ; 131072 ; None                              ;
; memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Single Port      ; 512          ; 256          ; --           ; --           ; 131072 ; None                              ;
; memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Single Port      ; 128          ; 256          ; --           ; --           ; 32768  ; None                              ;
; memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Single Port      ; 128          ; 256          ; --           ; --           ; 32768  ; None                              ;
; memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Single Port      ; 64           ; 256          ; --           ; --           ; 16384  ; None                              ;
; memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Single Port      ; 64           ; 256          ; --           ; --           ; 16384  ; None                              ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_e9d1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                              ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_52g1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 16           ; 24           ; 16           ; 24           ; 384    ; cpu_0_ic_tag_ram.mif              ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_0_ociram_default_contents.mif ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_irf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_a.mif                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_jrf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_b.mif                ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 9           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 18          ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 7           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                        ;
+--------+-------------------------------+---------+--------------+--------------+-------------------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File                                       ;
+--------+-------------------------------+---------+--------------+--------------+-------------------------------------+-------------------------------------------------------+
; Altera ; ALTPLL                        ; N/A     ; N/A          ; N/A          ; |top|sdram_pll:V0                   ; /user2/spring13/ag3287/CUDoom/sdram_pll.vhd           ;
; Altera ; sopc                          ; 12.1    ; N/A          ; N/A          ; |top|new_doom:V1                    ; /home/user2/spring13/ag3287/CUDoom/new_doom.vhd       ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |top|new_doom:V1|cpu_0:the_cpu_0    ; /home/user2/spring13/ag3287/CUDoom/cpu_0.vhd          ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |top|tex_gen:V3|mult:S0             ; /home/user2/spring13/ag3287/CUDoom/mult.vhd           ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |top|tex_gen:V3|mult:S1             ; /home/user2/spring13/ag3287/CUDoom/mult.vhd           ;
; Altera ; RAM: 1-PORT                   ; 12.1    ; N/A          ; N/A          ; |top|memcustom:V5|mem_custom_2_a:M0 ; /home/user2/spring13/ag3287/CUDoom/mem_custom_2_a.vhd ;
; Altera ; RAM: 1-PORT                   ; 12.1    ; N/A          ; N/A          ; |top|memcustom:V5|mem_custom_2_b:M1 ; /home/user2/spring13/ag3287/CUDoom/mem_custom_2_b.vhd ;
; Altera ; RAM: 1-PORT                   ; 12.1    ; N/A          ; N/A          ; |top|memcustom:V5|mem_custom_2_a:M3 ; /home/user2/spring13/ag3287/CUDoom/mem_custom_2_a.vhd ;
; Altera ; RAM: 1-PORT                   ; 12.1    ; N/A          ; N/A          ; |top|memcustom:V5|mem_custom_2_b:M4 ; /home/user2/spring13/ag3287/CUDoom/mem_custom_2_b.vhd ;
; Altera ; RAM: 1-PORT                   ; 12.1    ; N/A          ; N/A          ; |top|memcustom:V5|mem_patch_2:M5    ; /home/user2/spring13/ag3287/CUDoom/mem_patch_2.vhd    ;
; Altera ; RAM: 1-PORT                   ; 12.1    ; N/A          ; N/A          ; |top|memcustom:V5|mem_patch_2:M6    ; /home/user2/spring13/ag3287/CUDoom/mem_patch_2.vhd    ;
; Altera ; FIFO                          ; 12.1    ; N/A          ; N/A          ; |top|FIFO:V9                        ; /home/user2/spring13/ag3287/CUDoom/FIFO.vhd           ;
+--------+-------------------------------+---------+--------------+--------------+-------------------------------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ray_FSM:V8|state                                                                                           ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; Name    ; state.L ; state.K ; state.J ; state.I ; state.H ; state.G ; state.F ; state.E ; state.D ; state.C ; state.B ; state.A ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; state.A ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; state.B ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; state.C ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; state.D ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; state.E ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; state.F ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.G ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.H ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.I ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.J ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.K ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.L ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |top|framerate_calc:V6|state      ;
+----------+---------+----------+---------+---------+
; Name     ; state.C ; state.B2 ; state.B ; state.A ;
+----------+---------+----------+---------+---------+
; state.A  ; 0       ; 0        ; 0       ; 0       ;
; state.B  ; 0       ; 0        ; 1       ; 1       ;
; state.B2 ; 0       ; 1        ; 0       ; 1       ;
; state.C  ; 1       ; 0        ; 0       ; 1       ;
+----------+---------+----------+---------+---------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |top|memcustom:V5|read_code                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; read_code.F ; read_code.E ; read_code.D ; read_code.C ; read_code.B ; read_code.A ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; read_code.A ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; read_code.B ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; read_code.C ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; read_code.D ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; read_code.E ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; read_code.F ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; new_doom:V1|new_doom_reset_clk_0_domain_synch_module:new_doom_reset_clk_0_domain_synch|data_out                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; new_doom:V1|new_doom_reset_clk_0_domain_synch_module:new_doom_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|dffpipe_c2e:rdaclr|dffe12a[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; counter[14]                                         ; Equal0              ; yes                    ;
; counter[13]                                         ; Equal0              ; yes                    ;
; counter[12]                                         ; Equal0              ; yes                    ;
; counter[11]                                         ; Equal0              ; yes                    ;
; counter[10]                                         ; Equal0              ; yes                    ;
; counter[9]                                          ; Equal0              ; yes                    ;
; counter[8]                                          ; Equal0              ; yes                    ;
; counter[7]                                          ; Equal0              ; yes                    ;
; counter[6]                                          ; Equal0              ; yes                    ;
; counter[5]                                          ; Equal0              ; yes                    ;
; counter[4]                                          ; Equal0              ; yes                    ;
; counter[3]                                          ; Equal0              ; yes                    ;
; counter[2]                                          ; Equal0              ; yes                    ;
; counter[1]                                          ; Equal0              ; yes                    ;
; counter[0]                                          ; Equal0              ; yes                    ;
; counter[15]                                         ; Equal0              ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                                                              ; Lost fanout                                                                                                                                                                                                           ;
; ray_FSM:V8|tmplineNum[0]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; ray_FSM:V8|tmpinvDistNum[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; ray_FSM:V8|countshift[22..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; de2_vga_raster:V2|VGA_B[0]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; de2_vga_raster:V2|VGA_R[0,1]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; de2_vga_raster:V2|VGA_G[0,1]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; de2_vga_raster:V2|VGA_B[1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|sdram_0:the_sdram_0|i_addr[4,5]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|E_control_reg_rddata[1..31]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_im_addr[0..6]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_wrap                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto0                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto1                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; new_doom:V1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_latency_counter                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                              ; Merged with new_doom:V1|cpu_0:the_cpu_0|clr_break_line                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[2]                                                                ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]                                                                ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                                                ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                                                ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                                                ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                                                ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                                                ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                                                ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]                                                               ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[1]                                                                ;
; de2_vga_raster:V2|Cur_Row[0]                                                                                                                                                                              ; Merged with de2_vga_raster:V2|Cur_Row_local[0]                                                                                                                                                                        ;
; de2_vga_raster:V2|Cur_Row_local[9]                                                                                                                                                                        ; Merged with de2_vga_raster:V2|Cur_Row[9]                                                                                                                                                                              ;
; de2_vga_raster:V2|Cur_Row_local[8]                                                                                                                                                                        ; Merged with de2_vga_raster:V2|Cur_Row[8]                                                                                                                                                                              ;
; de2_vga_raster:V2|Cur_Row_local[7]                                                                                                                                                                        ; Merged with de2_vga_raster:V2|Cur_Row[7]                                                                                                                                                                              ;
; de2_vga_raster:V2|Cur_Row_local[6]                                                                                                                                                                        ; Merged with de2_vga_raster:V2|Cur_Row[6]                                                                                                                                                                              ;
; de2_vga_raster:V2|Cur_Row_local[5]                                                                                                                                                                        ; Merged with de2_vga_raster:V2|Cur_Row[5]                                                                                                                                                                              ;
; de2_vga_raster:V2|Cur_Row_local[4]                                                                                                                                                                        ; Merged with de2_vga_raster:V2|Cur_Row[4]                                                                                                                                                                              ;
; de2_vga_raster:V2|Cur_Row_local[3]                                                                                                                                                                        ; Merged with de2_vga_raster:V2|Cur_Row[3]                                                                                                                                                                              ;
; de2_vga_raster:V2|Cur_Row_local[2]                                                                                                                                                                        ; Merged with de2_vga_raster:V2|Cur_Row[2]                                                                                                                                                                              ;
; de2_vga_raster:V2|Cur_Row_local[1]                                                                                                                                                                        ; Merged with de2_vga_raster:V2|Cur_Row[1]                                                                                                                                                                              ;
; new_doom:V1|skygen_0_avalon_slave_0_arbitrator:the_skygen_0_avalon_slave_0|d1_skygen_0_avalon_slave_0_end_xfer                                                                                            ; Merged with new_doom:V1|skygen_0_avalon_slave_0_arbitrator:the_skygen_0_avalon_slave_0|d1_reasons_to_wait                                                                                                             ;
; new_doom:V1|sdram_0:the_sdram_0|i_addr[0..3,6..10]                                                                                                                                                        ; Merged with new_doom:V1|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                                                ;
; new_doom:V1|niosInterface_1_0:the_niosInterface_1_0|niosInterface:niosinterface_1_0|readdata[2,3,12..31]                                                                                                  ; Merged with new_doom:V1|niosInterface_1_0:the_niosInterface_1_0|niosInterface:niosinterface_1_0|readdata[1]                                                                                                           ;
; new_doom:V1|de2_ps2_1_avalon_slave_0_arbitrator:the_de2_ps2_1_avalon_slave_0|d1_de2_ps2_1_avalon_slave_0_end_xfer                                                                                         ; Merged with new_doom:V1|de2_ps2_1_avalon_slave_0_arbitrator:the_de2_ps2_1_avalon_slave_0|d1_reasons_to_wait                                                                                                           ;
; new_doom:V1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                                            ; Merged with new_doom:V1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                                                             ;
; ray_FSM:V8|tmplineNum[9]                                                                                                                                                                                  ; Merged with ray_FSM:V8|tmpinvDistNum[9]                                                                                                                                                                               ;
; ray_FSM:V8|tmplineNum[8]                                                                                                                                                                                  ; Merged with ray_FSM:V8|tmpinvDistNum[8]                                                                                                                                                                               ;
; ray_FSM:V8|tmplineNum[7]                                                                                                                                                                                  ; Merged with ray_FSM:V8|tmpinvDistNum[7]                                                                                                                                                                               ;
; ray_FSM:V8|tmplineNum[6]                                                                                                                                                                                  ; Merged with ray_FSM:V8|tmpinvDistNum[6]                                                                                                                                                                               ;
; ray_FSM:V8|tmplineNum[5]                                                                                                                                                                                  ; Merged with ray_FSM:V8|tmpinvDistNum[5]                                                                                                                                                                               ;
; ray_FSM:V8|tmplineNum[4]                                                                                                                                                                                  ; Merged with ray_FSM:V8|tmpinvDistNum[4]                                                                                                                                                                               ;
; ray_FSM:V8|tmplineNum[3]                                                                                                                                                                                  ; Merged with ray_FSM:V8|tmpinvDistNum[3]                                                                                                                                                                               ;
; ray_FSM:V8|tmplineNum[2]                                                                                                                                                                                  ; Merged with ray_FSM:V8|tmpinvDistNum[2]                                                                                                                                                                               ;
; ray_FSM:V8|tmplineNum[1]                                                                                                                                                                                  ; Merged with ray_FSM:V8|tmpinvDistNum[1]                                                                                                                                                                               ;
; new_doom:V1|sdram_0:the_sdram_0|i_next[2]                                                                                                                                                                 ; Merged with new_doom:V1|sdram_0:the_sdram_0|i_next[0]                                                                                                                                                                 ;
; new_doom:V1|sdram_0:the_sdram_0|m_next[2,5,6,8]                                                                                                                                                           ; Merged with new_doom:V1|sdram_0:the_sdram_0|m_next[1]                                                                                                                                                                 ;
; new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_6                                    ; Merged with new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6                                                  ;
; new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_5                                    ; Merged with new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5                                                  ;
; new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_4                                    ; Merged with new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4                                                  ;
; new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_3                                    ; Merged with new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3                                                  ;
; new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_2                                    ; Merged with new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2                                                  ;
; new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_1                                    ; Merged with new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1                                                  ;
; new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_0                                    ; Merged with new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0                                                  ;
; new_doom:V1|cpu_0:the_cpu_0|E_logic_op[1]                                                                                                                                                                 ; Merged with new_doom:V1|cpu_0:the_cpu_0|E_compare_op[1]                                                                                                                                                               ;
; new_doom:V1|cpu_0:the_cpu_0|E_logic_op[0]                                                                                                                                                                 ; Merged with new_doom:V1|cpu_0:the_cpu_0|E_compare_op[0]                                                                                                                                                               ;
; ray_FSM:V8|rayDirY_sig[31]                                                                                                                                                                                ; Merged with ray_FSM:V8|rayDirY_calc[31]                                                                                                                                                                               ;
; ray_FSM:V8|tmplineNum[10]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[10]                                                                                                                                                                              ;
; ray_FSM:V8|tmplineNum[11]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[11]                                                                                                                                                                              ;
; ray_FSM:V8|rayDirX_sig[31]                                                                                                                                                                                ; Merged with ray_FSM:V8|rayDirX_calc[31]                                                                                                                                                                               ;
; ray_FSM:V8|tmplineNum[12]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[12]                                                                                                                                                                              ;
; ray_FSM:V8|tmplineNum[13]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[13]                                                                                                                                                                              ;
; ray_FSM:V8|tmplineNum[14]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[14]                                                                                                                                                                              ;
; ray_FSM:V8|tmplineNum[15]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[15]                                                                                                                                                                              ;
; ray_FSM:V8|tmplineNum[16]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[16]                                                                                                                                                                              ;
; ray_FSM:V8|tmplineNum[17]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[17]                                                                                                                                                                              ;
; ray_FSM:V8|tmplineNum[18]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[18]                                                                                                                                                                              ;
; ray_FSM:V8|tmplineNum[19]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[19]                                                                                                                                                                              ;
; ray_FSM:V8|tmplineNum[20]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[20]                                                                                                                                                                              ;
; ray_FSM:V8|tmplineNum[21]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[21]                                                                                                                                                                              ;
; ray_FSM:V8|tmplineNum[22]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[22]                                                                                                                                                                              ;
; ray_FSM:V8|tmplineNum[23]                                                                                                                                                                                 ; Merged with ray_FSM:V8|tmpinvDistNum[23]                                                                                                                                                                              ;
; new_doom:V1|niosInterface_1_0:the_niosInterface_1_0|niosInterface:niosinterface_1_0|readdata[1]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[0]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; ray_FSM:V8|tmpinvDistNum[1]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; ray_FSM:V8|tmpinvDistNum[2..23]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; ray_FSM:V8|tmplineNum[24..26]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; ray_FSM:V8|tmpinvDistNum[24]                                                                                                                                                                              ; Merged with ray_FSM:V8|tmplineNum[27]                                                                                                                                                                                 ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[2] ; Merged with new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[1] ;
; ray_FSM:V8|tmplineNum[27]                                                                                                                                                                                 ; Merged with ray_FSM:V8|bitselect[31]                                                                                                                                                                                  ;
; ray_FSM:V8|tmpinvDistNum[25]                                                                                                                                                                              ; Merged with ray_FSM:V8|bitselect[30]                                                                                                                                                                                  ;
; ray_FSM:V8|tmpinvDistNum[26]                                                                                                                                                                              ; Merged with ray_FSM:V8|bitselect[29]                                                                                                                                                                                  ;
; ray_FSM:V8|tmpinvDistNum[27]                                                                                                                                                                              ; Merged with ray_FSM:V8|bitselect[28]                                                                                                                                                                                  ;
; de2_vga_raster:V2|Cur_Row[9]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; memcustom:V5|row_out[9]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[2]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[2]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[2]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[7]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[7]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[4]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[4]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[1]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[1,5,6]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[5,6]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; de2_vga_raster:V2|Col_Draw                                                                                                                                                                                ; Merged with de2_vga_raster:V2|Col_Draw_sky                                                                                                                                                                            ;
; ray_FSM:V8|tmpinvDistNum[28]                                                                                                                                                                              ; Merged with ray_FSM:V8|bitselect[27]                                                                                                                                                                                  ;
; ray_FSM:V8|tmpinvDistNum[29]                                                                                                                                                                              ; Merged with ray_FSM:V8|bitselect[26]                                                                                                                                                                                  ;
; ray_FSM:V8|tmpinvDistNum[30]                                                                                                                                                                              ; Merged with ray_FSM:V8|bitselect[25]                                                                                                                                                                                  ;
; ray_FSM:V8|tmpinvDistNum[31]                                                                                                                                                                              ; Merged with ray_FSM:V8|bitselect[24]                                                                                                                                                                                  ;
; ray_FSM:V8|state.K                                                                                                                                                                                        ; Merged with ray_FSM:V8|WE                                                                                                                                                                                             ;
; ray_FSM:V8|invdist[12..31]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                           ;
; ray_FSM:V8|invlineheight2[18..31]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; ray_FSM:V8|invlineheight[18..31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 343                                                                                                                                                                   ;                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; ray_FSM:V8|tmpinvDistNum[0]                                                                                                    ; Stuck at GND              ; ray_FSM:V8|tmpinvDistNum[1], ray_FSM:V8|tmpinvDistNum[2],                                                                          ;
;                                                                                                                                ; due to stuck port data_in ; ray_FSM:V8|tmpinvDistNum[3], ray_FSM:V8|tmpinvDistNum[4],                                                                          ;
;                                                                                                                                ;                           ; ray_FSM:V8|tmpinvDistNum[5], ray_FSM:V8|tmpinvDistNum[6],                                                                          ;
;                                                                                                                                ;                           ; ray_FSM:V8|tmpinvDistNum[7], ray_FSM:V8|tmpinvDistNum[8],                                                                          ;
;                                                                                                                                ;                           ; ray_FSM:V8|tmpinvDistNum[9], ray_FSM:V8|tmpinvDistNum[10],                                                                         ;
;                                                                                                                                ;                           ; ray_FSM:V8|tmpinvDistNum[11], ray_FSM:V8|tmpinvDistNum[12],                                                                        ;
;                                                                                                                                ;                           ; ray_FSM:V8|tmpinvDistNum[13], ray_FSM:V8|tmpinvDistNum[14],                                                                        ;
;                                                                                                                                ;                           ; ray_FSM:V8|tmpinvDistNum[15], ray_FSM:V8|tmpinvDistNum[16],                                                                        ;
;                                                                                                                                ;                           ; ray_FSM:V8|tmpinvDistNum[17], ray_FSM:V8|tmpinvDistNum[18],                                                                        ;
;                                                                                                                                ;                           ; ray_FSM:V8|tmpinvDistNum[19], ray_FSM:V8|tmpinvDistNum[20],                                                                        ;
;                                                                                                                                ;                           ; ray_FSM:V8|tmpinvDistNum[21], ray_FSM:V8|tmpinvDistNum[22],                                                                        ;
;                                                                                                                                ;                           ; ray_FSM:V8|tmpinvDistNum[23], ray_FSM:V8|tmplineNum[24], ray_FSM:V8|tmplineNum[25],                                                ;
;                                                                                                                                ;                           ; ray_FSM:V8|tmplineNum[26]                                                                                                          ;
; ray_FSM:V8|countshift[22]                                                                                                      ; Stuck at GND              ; ray_FSM:V8|invdist[30], ray_FSM:V8|invdist[29], ray_FSM:V8|invdist[28],                                                            ;
;                                                                                                                                ; due to stuck port data_in ; ray_FSM:V8|invdist[27], ray_FSM:V8|invdist[26], ray_FSM:V8|invdist[25],                                                            ;
;                                                                                                                                ;                           ; ray_FSM:V8|invdist[24], ray_FSM:V8|invdist[23], ray_FSM:V8|invdist[22],                                                            ;
;                                                                                                                                ;                           ; ray_FSM:V8|invdist[21], ray_FSM:V8|invdist[20], ray_FSM:V8|invdist[19],                                                            ;
;                                                                                                                                ;                           ; ray_FSM:V8|invdist[18], ray_FSM:V8|invdist[17], ray_FSM:V8|invdist[16],                                                            ;
;                                                                                                                                ;                           ; ray_FSM:V8|invdist[15], ray_FSM:V8|invdist[14], ray_FSM:V8|invdist[13],                                                            ;
;                                                                                                                                ;                           ; ray_FSM:V8|invdist[12]                                                                                                             ;
; ray_FSM:V8|invlineheight2[31]                                                                                                  ; Lost Fanouts              ; ray_FSM:V8|invlineheight2[30], ray_FSM:V8|invlineheight2[29],                                                                      ;
;                                                                                                                                ;                           ; ray_FSM:V8|invlineheight2[28], ray_FSM:V8|invlineheight2[27],                                                                      ;
;                                                                                                                                ;                           ; ray_FSM:V8|invlineheight2[26], ray_FSM:V8|invlineheight2[25],                                                                      ;
;                                                                                                                                ;                           ; ray_FSM:V8|invlineheight2[24], ray_FSM:V8|invlineheight2[23],                                                                      ;
;                                                                                                                                ;                           ; ray_FSM:V8|invlineheight2[22], ray_FSM:V8|invlineheight2[21],                                                                      ;
;                                                                                                                                ;                           ; ray_FSM:V8|invlineheight2[20], ray_FSM:V8|invlineheight2[19],                                                                      ;
;                                                                                                                                ;                           ; ray_FSM:V8|invlineheight2[18]                                                                                                      ;
; ray_FSM:V8|invlineheight[31]                                                                                                   ; Lost Fanouts              ; ray_FSM:V8|invlineheight[30], ray_FSM:V8|invlineheight[29],                                                                        ;
;                                                                                                                                ;                           ; ray_FSM:V8|invlineheight[28], ray_FSM:V8|invlineheight[27],                                                                        ;
;                                                                                                                                ;                           ; ray_FSM:V8|invlineheight[26], ray_FSM:V8|invlineheight[25],                                                                        ;
;                                                                                                                                ;                           ; ray_FSM:V8|invlineheight[24], ray_FSM:V8|invlineheight[23],                                                                        ;
;                                                                                                                                ;                           ; ray_FSM:V8|invlineheight[22], ray_FSM:V8|invlineheight[21],                                                                        ;
;                                                                                                                                ;                           ; ray_FSM:V8|invlineheight[20], ray_FSM:V8|invlineheight[19],                                                                        ;
;                                                                                                                                ;                           ; ray_FSM:V8|invlineheight[18]                                                                                                       ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break, ;
;                                                                                                                                ; due to stuck port data_in ; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype        ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1       ; Stuck at GND              ; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state      ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                    ;
; de2_vga_raster:V2|Cur_Row[9]                                                                                                   ; Stuck at GND              ; memcustom:V5|row_out[9]                                                                                                            ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3080  ;
; Number of registers using Synchronous Clear  ; 219   ;
; Number of registers using Synchronous Load   ; 423   ;
; Number of registers using Asynchronous Clear ; 1339  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2278  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                    ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; new_doom:V1|sdram_0:the_sdram_0|m_cmd[0]                                                                                                                                             ; 2       ;
; new_doom:V1|sdram_0:the_sdram_0|m_cmd[1]                                                                                                                                             ; 2       ;
; new_doom:V1|sdram_0:the_sdram_0|m_cmd[2]                                                                                                                                             ; 2       ;
; new_doom:V1|sdram_0:the_sdram_0|m_cmd[3]                                                                                                                                             ; 1       ;
; new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest                                                                                ; 13      ;
; new_doom:V1|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                           ; 7       ;
; new_doom:V1|sdram_0:the_sdram_0|m_state[0]                                                                                                                                           ; 60      ;
; new_doom:V1|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                             ; 1       ;
; new_doom:V1|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                             ; 1       ;
; new_doom:V1|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                             ; 1       ;
; new_doom:V1|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                             ; 1       ;
; new_doom:V1|sdram_0:the_sdram_0|m_next[0]                                                                                                                                            ; 7       ;
; new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|fifo_contains_ones_n               ; 3       ;
; new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                            ; 6       ;
; memcustom:V5|toggle                                                                                                                                                                  ; 29      ;
; new_doom:V1|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                             ; 9       ;
; new_doom:V1|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                           ; 12      ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|internal_av_waitrequest                                                                                                                      ; 1       ;
; new_doom:V1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                     ; 6       ;
; new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|fifo_contains_ones_n ; 6       ;
; ray_FSM:V8|colAddr[0]                                                                                                                                                                ; 2       ;
; ray_FSM:V8|inc_limit2[0]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit2[1]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit2[2]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit2[3]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit2[4]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit2[5]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit1[0]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit1[1]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit1[2]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit1[3]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit1[4]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit1[5]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit1[6]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit1[7]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit1[8]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit1[9]                                                                                                                                                             ; 2       ;
; ray_FSM:V8|inc_limit1[10]                                                                                                                                                            ; 2       ;
; ray_FSM:V8|inc_limit1[11]                                                                                                                                                            ; 2       ;
; new_doom:V1|sdram_0:the_sdram_0|refresh_counter[12]                                                                                                                                  ; 2       ;
; new_doom:V1|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                                   ; 2       ;
; new_doom:V1|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                                   ; 2       ;
; new_doom:V1|sdram_0:the_sdram_0|refresh_counter[7]                                                                                                                                   ; 2       ;
; new_doom:V1|sdram_0:the_sdram_0|refresh_counter[3]                                                                                                                                   ; 2       ;
; new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                        ; 1       ;
; new_doom:V1|cpu_0:the_cpu_0|M_wr_dst_reg                                                                                                                                             ; 67      ;
; new_doom:V1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                 ; 2       ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                     ; 11      ;
; FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|a_graycounter_u0c:wrptr_gp|parity9                                                                                        ; 4       ;
; ray_FSM:V8|rayDirY_sig[27]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirY_sig[26]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirY_sig[25]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayPosY2[25]                                                                                                                                                              ; 5       ;
; ray_FSM:V8|rayDirY_sig[24]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirY_sig[23]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayPosY2[23]                                                                                                                                                              ; 5       ;
; ray_FSM:V8|rayDirY_sig[22]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayPosY2[22]                                                                                                                                                              ; 5       ;
; ray_FSM:V8|rayDirY_sig[21]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayPosY2[21]                                                                                                                                                              ; 6       ;
; ray_FSM:V8|rayDirY_sig[20]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirY_sig[19]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirY_sig[18]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirY_sig[16]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirY_sig[15]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirY_sig[14]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirY_sig[12]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirY_sig[8]                                                                                                                                                            ; 5       ;
; ray_FSM:V8|rayDirY_sig[7]                                                                                                                                                            ; 5       ;
; ray_FSM:V8|rayDirY_sig[1]                                                                                                                                                            ; 4       ;
; ray_FSM:V8|rayDirY_sig[0]                                                                                                                                                            ; 4       ;
; ray_FSM:V8|rayPosX2[22]                                                                                                                                                              ; 5       ;
; ray_FSM:V8|rayDirX_sig[17]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirX_sig[16]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirX_sig[14]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirX_sig[12]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirX_sig[11]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirX_sig[9]                                                                                                                                                            ; 5       ;
; ray_FSM:V8|rayDirX_sig[6]                                                                                                                                                            ; 5       ;
; ray_FSM:V8|rayDirX_sig[3]                                                                                                                                                            ; 4       ;
; ray_FSM:V8|rayDirX_sig[1]                                                                                                                                                            ; 4       ;
; ray_FSM:V8|rayDirX_sig[0]                                                                                                                                                            ; 4       ;
; ray_FSM:V8|rayDirY_sig[30]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirY_sig[29]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayDirY_sig[28]                                                                                                                                                           ; 5       ;
; ray_FSM:V8|rayPosX2[24]                                                                                                                                                              ; 5       ;
; ray_FSM:V8|rayPosX2[23]                                                                                                                                                              ; 5       ;
; ray_FSM:V8|rayDirY_calc[31]                                                                                                                                                          ; 25      ;
; ray_FSM:V8|rayPosX2[26]                                                                                                                                                              ; 5       ;
; ray_FSM:V8|rayPosY[25]                                                                                                                                                               ; 7       ;
; ray_FSM:V8|rayPosY[23]                                                                                                                                                               ; 7       ;
; ray_FSM:V8|rayPosY[22]                                                                                                                                                               ; 7       ;
; ray_FSM:V8|rayPosY[21]                                                                                                                                                               ; 8       ;
; ray_FSM:V8|rayPosX[23]                                                                                                                                                               ; 7       ;
; ray_FSM:V8|rayPosX[22]                                                                                                                                                               ; 7       ;
; ray_FSM:V8|rayPosX[24]                                                                                                                                                               ; 7       ;
; ray_FSM:V8|rayPosX[26]                                                                                                                                                               ; 7       ;
; FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|a_graycounter_a86:rdptr_g1p|parity5                                                                                       ; 4       ;
; new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]                                           ; 2       ;
; new_doom:V1|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                        ; 2       ;
; Total number of inverted registers = 156*                                                                                                                                            ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|M_mem_byte_en[1]                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|new_doom:V1|niosInterface_1_0:the_niosInterface_1_0|niosInterface:niosinterface_1_0|readdata[8]                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|E_src1_prelim[17]                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[5]                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|E_src2_prelim[10]                                                                                                                                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|E_src2_imm[28]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|tex_gen:V3|tex_addr_out[11]                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|D_iw[15]                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|ray_FSM:V8|drawStart[0]                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|ic_fill_ap_offset[2]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|ray_FSM:V8|tmplineNum[30]                                                                                                                                                                                       ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |top|ray_FSM:V8|tmpCount[30]                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|i_refs[1]                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|ic_tag_wraddress[3]                                                                                                                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[31]                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|F_pc[21]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|M_st_data[26]                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[0]                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|new_doom:V1|de2_ps2_1:the_de2_ps2_1|de2_ps2:de2_ps2_1|PS2_Ctrl:U1|Bit_Cnt[3]                                                                                                                                    ;
; 4:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |top|ray_FSM:V8|rayDirX_sig[2]                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[33] ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[17] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|new_doom:V1|de2_ps2_1:the_de2_ps2_1|de2_ps2:de2_ps2_1|PS2_Ctrl:U1|Scan_Code[5]                                                                                                                                  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |top|new_doom:V1|de2_ps2_1:the_de2_ps2_1|de2_ps2:de2_ps2_1|PS2_Ctrl:U1|S_Reg[7]                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[5]                                                                                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|i_count[2]                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|de2_vga_raster:V2|VGA_B[9]                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|de2_vga_raster:V2|VGA_G[3]                                                                                                                                                                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |top|de2_vga_raster:V2|VGA_B[7]                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|M_mem_byte_en[3]                                                                                                                                                                    ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|i_state[1]                                                                                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                                               ;
; 7:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |top|new_doom:V1|cpu_0:the_cpu_0|M_pipe_flush_waddr[16]                                                                                                                                                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|tex_gen:V3|texNum2Out[2]                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |top|ray_FSM:V8|mapSpot2[3]                                                                                                                                                                                          ;
; 9:1                ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |top|ray_FSM:V8|count2[18]                                                                                                                                                                                           ;
; 9:1                ; 56 bits   ; 336 LEs       ; 112 LEs              ; 224 LEs                ; Yes        ; |top|ray_FSM:V8|rayPosX2[5]                                                                                                                                                                                          ;
; 10:1               ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |top|ray_FSM:V8|count[7]                                                                                                                                                                                             ;
; 10:1               ; 56 bits   ; 336 LEs       ; 112 LEs              ; 224 LEs                ; Yes        ; |top|ray_FSM:V8|rayPosY[12]                                                                                                                                                                                          ;
; 258:1              ; 4 bits    ; 688 LEs       ; 4 LEs                ; 684 LEs                ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|m_dqm[1]                                                                                                                                                                        ;
; 260:1              ; 4 bits    ; 692 LEs       ; 8 LEs                ; 684 LEs                ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|m_addr[11]                                                                                                                                                                      ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top|tex_gen:V3|tex_addr_out[2]                                                                                                                                                                                      ;
; 261:1              ; 2 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|m_addr[4]                                                                                                                                                                       ;
; 261:1              ; 6 bits    ; 1044 LEs      ; 18 LEs               ; 1026 LEs               ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|m_addr[2]                                                                                                                                                                       ;
; 517:1              ; 2 bits    ; 688 LEs       ; 26 LEs               ; 662 LEs                ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|m_state[7]                                                                                                                                                                      ;
; 519:1              ; 8 bits    ; 2768 LEs      ; 0 LEs                ; 2768 LEs               ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|active_addr[1]                                                                                                                                                                  ;
; 518:1              ; 2 bits    ; 690 LEs       ; 54 LEs               ; 636 LEs                ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|m_state[6]                                                                                                                                                                      ;
; 266:1              ; 33 bits   ; 5841 LEs      ; 0 LEs                ; 5841 LEs               ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                                 ;
; 521:1              ; 2 bits    ; 694 LEs       ; 12 LEs               ; 682 LEs                ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|m_state[4]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|ray_FSM:V8|inc_limit2[3]                                                                                                                                                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|ray_FSM:V8|inc_limit1[0]                                                                                                                                                                                        ;
; 4:1                ; 41 bits   ; 82 LEs        ; 41 LEs               ; 41 LEs                 ; Yes        ; |top|ray_FSM:V8|countstep_sig[12]                                                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|ray_FSM:V8|rayPosX2[26]                                                                                                                                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|ray_FSM:V8|rayPosX[26]                                                                                                                                                                                          ;
; 259:1              ; 16 bits   ; 2752 LEs      ; 32 LEs               ; 2720 LEs               ; Yes        ; |top|new_doom:V1|sdram_0:the_sdram_0|m_data[0]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|new_doom:V1|skygen_0:the_skygen_0|skygen:skygen_0|SRAM_LB_N                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |top|new_doom:V1|de2_ps2_1:the_de2_ps2_1|de2_ps2:de2_ps2_1|readdata[2]                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|new_doom:V1|sdram_0:the_sdram_0|module_input1[16]                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|new_doom:V1|cpu_0:the_cpu_0|E_logic_result[8]                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter_next_value[2]                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |top|new_doom:V1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[2]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[3]                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |top|ray_FSM:V8|floorY[8]                                                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |top|ray_FSM:V8|floorX[1]                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|ray_FSM:V8|floorX[13]                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|new_doom:V1|cpu_0:the_cpu_0|M_wr_data_unfiltered[26]                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|A_WE_StdLogicVector                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|new_doom:V1|cpu_0:the_cpu_0|D_dst_regnum[0]                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|A_WE_StdLogicVector                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|new_doom:V1|cpu_0:the_cpu_0|F_ic_tag_rd_addr_nxt[3]                                                                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|ray_FSM:V8|floorY[17]                                                                                                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|ray_FSM:V8|texX2[0]                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|ray_FSM:V8|isSide2                                                                                                                                                                                              ;
; 6:1                ; 189 bits  ; 756 LEs       ; 756 LEs              ; 0 LEs                  ; No         ; |top|memcustom:V5|Selector240                                                                                                                                                                                        ;
; 7:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|new_doom:V1|skygen_0:the_skygen_0|skygen:skygen_0|SRAM_ADDR[6]                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                              ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                       ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for new_doom:V1|sdram_0:the_sdram_0 ;
+----------------------+-------+------+------------------+
; Assignment           ; Value ; From ; To               ;
+----------------------+-------+------+------------------+
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[0]         ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]~reg0  ;
+----------------------+-------+------+------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for new_doom:V1|new_doom_reset_clk_0_domain_synch_module:new_doom_reset_clk_0_domain_synch ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                              ;
+-------------------+-------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for FIFO:V9|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------+
; Assignment                      ; Value ; From ; To    ;
+---------------------------------+-------+------+-------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -     ;
+---------------------------------+-------+------+-------+


+-----------------------------------------------------------------------------------+
; Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                           ;
+---------------------------------+-------+------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|a_graycounter_a86:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|a_graycounter_v0c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|a_graycounter_u0c:wrptr_gp ;
+----------------+-------+------+------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_2u7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                    ;
+-----------------------+-------+------+-----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                     ;
+-----------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_2u7:rs_dgwp|dffpipe_su8:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                    ;
+-----------------------+-------+------+-----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                     ;
+-----------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:V0|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 2                           ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK0_PHASE_SHIFT              ; -3000                       ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; NOTHING                     ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 6                           ; Untyped             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone II                  ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tex_gen:V3|mult:S0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+-------------------------------+
; Parameter Name                                 ; Value      ; Type                          ;
+------------------------------------------------+------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 18         ; Signed Integer                ;
; LPM_WIDTHB                                     ; 18         ; Signed Integer                ;
; LPM_WIDTHP                                     ; 36         ; Signed Integer                ;
; LPM_WIDTHR                                     ; 0          ; Untyped                       ;
; LPM_WIDTHS                                     ; 1          ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                       ;
; LPM_PIPELINE                                   ; 0          ; Untyped                       ;
; LATENCY                                        ; 0          ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                       ;
; USE_EAB                                        ; OFF        ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_b4n   ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                       ;
+------------------------------------------------+------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tex_gen:V3|mult:S1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+-------------------------------+
; Parameter Name                                 ; Value      ; Type                          ;
+------------------------------------------------+------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 18         ; Signed Integer                ;
; LPM_WIDTHB                                     ; 18         ; Signed Integer                ;
; LPM_WIDTHP                                     ; 36         ; Signed Integer                ;
; LPM_WIDTHR                                     ; 0          ; Untyped                       ;
; LPM_WIDTHS                                     ; 1          ; Untyped                       ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                       ;
; LPM_PIPELINE                                   ; 0          ; Untyped                       ;
; LATENCY                                        ; 0          ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                       ;
; USE_EAB                                        ; OFF        ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_b4n   ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                       ;
+------------------------------------------------+------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:V9|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------+
; Parameter Name          ; Value       ; Type                                 ;
+-------------------------+-------------+--------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                       ;
; LPM_WIDTH               ; 256         ; Signed Integer                       ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                       ;
; LPM_WIDTHU              ; 2           ; Signed Integer                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                              ;
; USE_EAB                 ; ON          ; Untyped                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                              ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                       ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                              ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                              ;
; CBXI_PARAMETER          ; dcfifo_pij1 ; Untyped                              ;
+-------------------------+-------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 256                  ; Signed Integer                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_s7a1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 256                  ; Signed Integer                                  ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_t7a1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 256                  ; Signed Integer                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_s7a1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 256                  ; Signed Integer                                  ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_t7a1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 256                  ; Signed Integer                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_b6a1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 256                  ; Signed Integer                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_b6a1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tex_gen:V3|lpm_mult:Mult0        ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16         ; Untyped             ;
; LPM_WIDTHB                                     ; 12         ; Untyped             ;
; LPM_WIDTHP                                     ; 28         ; Untyped             ;
; LPM_WIDTHR                                     ; 28         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_m8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tex_gen:V3|lpm_mult:Mult3        ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12         ; Untyped             ;
; LPM_WIDTHB                                     ; 18         ; Untyped             ;
; LPM_WIDTHP                                     ; 30         ; Untyped             ;
; LPM_WIDTHR                                     ; 30         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_g8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tex_gen:V3|lpm_mult:Mult4        ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13         ; Untyped             ;
; LPM_WIDTHB                                     ; 18         ; Untyped             ;
; LPM_WIDTHP                                     ; 31         ; Untyped             ;
; LPM_WIDTHR                                     ; 31         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_i8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tex_gen:V3|lpm_mult:Mult1        ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12         ; Untyped             ;
; LPM_WIDTHB                                     ; 18         ; Untyped             ;
; LPM_WIDTHP                                     ; 30         ; Untyped             ;
; LPM_WIDTHR                                     ; 30         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_g8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tex_gen:V3|lpm_mult:Mult2        ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13         ; Untyped             ;
; LPM_WIDTHB                                     ; 18         ; Untyped             ;
; LPM_WIDTHP                                     ; 31         ; Untyped             ;
; LPM_WIDTHR                                     ; 31         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_i8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; sdram_pll:V0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                  ;
; Entity Instance            ; new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 8                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 8                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                 ;
+----------------------------+---------------------------------+
; Name                       ; Value                           ;
+----------------------------+---------------------------------+
; Number of entity instances ; 1                               ;
; Entity Instance            ; FIFO:V9|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                      ;
;     -- LPM_WIDTH           ; 256                             ;
;     -- LPM_NUMWORDS        ; 4                               ;
;     -- LPM_SHOWAHEAD       ; OFF                             ;
;     -- USE_EAB             ; ON                              ;
+----------------------------+---------------------------------+


+----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                         ;
+---------------------------------------+------------------------------------------------+
; Name                                  ; Value                                          ;
+---------------------------------------+------------------------------------------------+
; Number of entity instances            ; 7                                              ;
; Entity Instance                       ; tex_gen:V3|mult:S0|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 18                                             ;
;     -- LPM_WIDTHB                     ; 18                                             ;
;     -- LPM_WIDTHP                     ; 36                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; tex_gen:V3|mult:S1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 18                                             ;
;     -- LPM_WIDTHB                     ; 18                                             ;
;     -- LPM_WIDTHP                     ; 36                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; tex_gen:V3|lpm_mult:Mult0                      ;
;     -- LPM_WIDTHA                     ; 16                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; tex_gen:V3|lpm_mult:Mult3                      ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 18                                             ;
;     -- LPM_WIDTHP                     ; 30                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; tex_gen:V3|lpm_mult:Mult4                      ;
;     -- LPM_WIDTHA                     ; 13                                             ;
;     -- LPM_WIDTHB                     ; 18                                             ;
;     -- LPM_WIDTHP                     ; 31                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; tex_gen:V3|lpm_mult:Mult1                      ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 18                                             ;
;     -- LPM_WIDTHP                     ; 30                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; tex_gen:V3|lpm_mult:Mult2                      ;
;     -- LPM_WIDTHA                     ; 13                                             ;
;     -- LPM_WIDTHB                     ; 18                                             ;
;     -- LPM_WIDTHP                     ; 31                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
+---------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 6                                                              ;
; Entity Instance                           ; memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 256                                                            ;
;     -- NUMWORDS_A                         ; 512                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 256                                                            ;
;     -- NUMWORDS_A                         ; 128                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 256                                                            ;
;     -- NUMWORDS_A                         ; 512                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 256                                                            ;
;     -- NUMWORDS_A                         ; 128                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 256                                                            ;
;     -- NUMWORDS_A                         ; 64                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 256                                                            ;
;     -- NUMWORDS_A                         ; 64                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ray_FSM:V8"                                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; tmpposxout[31..18]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tmpposyout[31..18]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; texx[31..6]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; texx2[31..6]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; floorx[31..18]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; floory[31..18]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; countout              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; countout2             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; line_minus_h[31..18]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; invline[31..18]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; line_minus_h2[31..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; invline2[31..18]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; invdist_out[31..12]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; drawstart[31..9]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; drawmid[31..9]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; drawend[31..9]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memcustom:V5"                                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; q[255..232] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[171..170] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[159..148] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[1..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "FIFO:V9"              ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; data[255..244] ; Input ; Info     ; Stuck at VCC ;
; data[159..148] ; Input ; Info     ; Stuck at VCC ;
; data[243..242] ; Input ; Info     ; Stuck at GND ;
; data[171..170] ; Input ; Info     ; Stuck at GND ;
; data[1..0]     ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tex_gen:V3|mult:S1"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[35..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tex_gen:V3|mult:S0"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[35..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tex_gen:V3"                                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset           ; Input  ; Info     ; Stuck at GND                                                                        ;
; cur_row[11..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; textureindexout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "de2_vga_raster:V2" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; reset ; Input ; Info     ; Stuck at GND       ;
+-------+-------+----------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "new_doom:V1|new_doom_reset_clk_0_domain_synch_module:new_doom_reset_clk_0_domain_synch" ;
+---------+-------+----------+---------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "new_doom:V1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "new_doom:V1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                            ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "new_doom:V1|de2_ps2_1:the_de2_ps2_1|de2_ps2:de2_ps2_1|PS2_Ctrl:U1"                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; scan_err ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "new_doom:V1"                                                                                                                  ;
+------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                           ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; hardware_data_to_the_niosinterface_1_0[31..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; hardware_data_to_the_niosinterface_1_0[3..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; nios_data_from_the_niosinterface_1_0[245..170] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sram_mux_out_from_the_skygen_0                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:07:28     ;
; sld_hub:auto_hub ; 00:00:02     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Fri May 10 16:20:04 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CUDoom -c CUDoom
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /user2/spring13/ag3287/CUDoom/sdram_pll.vhd
    Info (12022): Found design unit 1: sdram_pll-SYN
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 2 design units, including 1 entities, in source file ray_FSM.vhd
    Info (12022): Found design unit 1: ray_FSM-imp
    Info (12023): Found entity 1: ray_FSM
Info (12021): Found 2 design units, including 1 entities, in source file mult.vhd
    Info (12022): Found design unit 1: mult-SYN
    Info (12023): Found entity 1: mult
Info (12021): Found 24 design units, including 12 entities, in source file new_doom.vhd
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_arbitrator-europa
    Info (12022): Found design unit 2: cpu_0_data_master_arbitrator-europa
    Info (12022): Found design unit 3: cpu_0_instruction_master_arbitrator-europa
    Info (12022): Found design unit 4: de2_ps2_1_avalon_slave_0_arbitrator-europa
    Info (12022): Found design unit 5: jtag_uart_0_avalon_jtag_slave_arbitrator-europa
    Info (12022): Found design unit 6: niosInterface_1_0_avalon_slave_0_arbitrator-europa
    Info (12022): Found design unit 7: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa
    Info (12022): Found design unit 8: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa
    Info (12022): Found design unit 9: sdram_0_s1_arbitrator-europa
    Info (12022): Found design unit 10: skygen_0_avalon_slave_0_arbitrator-europa
    Info (12022): Found design unit 11: new_doom_reset_clk_0_domain_synch_module-europa
    Info (12022): Found design unit 12: new_doom-europa
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_arbitrator
    Info (12023): Found entity 2: cpu_0_data_master_arbitrator
    Info (12023): Found entity 3: cpu_0_instruction_master_arbitrator
    Info (12023): Found entity 4: de2_ps2_1_avalon_slave_0_arbitrator
    Info (12023): Found entity 5: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 6: niosInterface_1_0_avalon_slave_0_arbitrator
    Info (12023): Found entity 7: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module
    Info (12023): Found entity 8: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module
    Info (12023): Found entity 9: sdram_0_s1_arbitrator
    Info (12023): Found entity 10: skygen_0_avalon_slave_0_arbitrator
    Info (12023): Found entity 11: new_doom_reset_clk_0_domain_synch_module
    Info (12023): Found entity 12: new_doom
Info (12021): Found 2 design units, including 1 entities, in source file bcdconv.vhd
    Info (12022): Found design unit 1: BCDConv-RTL
    Info (12023): Found entity 1: BCDConv
Info (12021): Found 2 design units, including 1 entities, in source file digit.vhd
    Info (12022): Found design unit 1: Digit-RTL
    Info (12023): Found entity 1: Digit
Info (12021): Found 2 design units, including 1 entities, in source file mem256.vhd
    Info (12022): Found design unit 1: mem256-SYN
    Info (12023): Found entity 1: mem256
Info (12021): Found 2 design units, including 1 entities, in source file de2_vga_raster.vhd
    Info (12022): Found design unit 1: de2_vga_raster-rtl
    Info (12023): Found entity 1: de2_vga_raster
Info (12021): Found 2 design units, including 1 entities, in source file framerate_calc.vhd
    Info (12022): Found design unit 1: framerate_calc-rtl
    Info (12023): Found entity 1: framerate_calc
Info (12021): Found 2 design units, including 1 entities, in source file memory256_16.vhd
    Info (12022): Found design unit 1: memory256_16-SYN
    Info (12023): Found entity 1: memory256_16
Info (12021): Found 2 design units, including 1 entities, in source file tex_gen.vhd
    Info (12022): Found design unit 1: tex_gen-rtl
    Info (12023): Found entity 1: tex_gen
Info (12021): Found 2 design units, including 1 entities, in source file texture_rom.vhd
    Info (12022): Found design unit 1: texture_rom-rtl
    Info (12023): Found entity 1: texture_rom
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-datapath
    Info (12023): Found entity 1: top
Info (12021): Found 2 design units, including 1 entities, in source file floorMod.vhd
    Info (12022): Found design unit 1: floorMod-imp
    Info (12023): Found entity 1: floorMod
Info (12021): Found 2 design units, including 1 entities, in source file memcustom.vhd
    Info (12022): Found design unit 1: memcustom-rtl
    Info (12023): Found entity 1: memcustom
Info (12021): Found 2 design units, including 1 entities, in source file mem_custom_1_a.vhd
    Info (12022): Found design unit 1: mem_custom_1_a-SYN
    Info (12023): Found entity 1: mem_custom_1_a
Info (12021): Found 2 design units, including 1 entities, in source file mem_custom_2_a.vhd
    Info (12022): Found design unit 1: mem_custom_2_a-SYN
    Info (12023): Found entity 1: mem_custom_2_a
Info (12021): Found 2 design units, including 1 entities, in source file mem_custom_1_b.vhd
    Info (12022): Found design unit 1: mem_custom_1_b-SYN
    Info (12023): Found entity 1: mem_custom_1_b
Info (12021): Found 2 design units, including 1 entities, in source file mem_custom_2_b.vhd
    Info (12022): Found design unit 1: mem_custom_2_b-SYN
    Info (12023): Found entity 1: mem_custom_2_b
Info (12021): Found 2 design units, including 1 entities, in source file mult_reg.vhd
    Info (12022): Found design unit 1: mult_reg-SYN
    Info (12023): Found entity 1: mult_reg
Info (12021): Found 2 design units, including 1 entities, in source file niosInterface.vhd
    Info (12022): Found design unit 1: niosInterface-rtl
    Info (12023): Found entity 1: niosInterface
Info (12021): Found 2 design units, including 1 entities, in source file niosInterface_1_0.vhd
    Info (12022): Found design unit 1: niosInterface_1_0-rtl
    Info (12023): Found entity 1: niosInterface_1_0
Info (12021): Found 2 design units, including 1 entities, in source file skygen.vhd
    Info (12022): Found design unit 1: skygen-SYN
    Info (12023): Found entity 1: skygen
Info (12021): Found 2 design units, including 1 entities, in source file skygen_0.vhd
    Info (12022): Found design unit 1: skygen_0-rtl
    Info (12023): Found entity 1: skygen_0
Info (12021): Found 4 design units, including 2 entities, in source file de2_ps2.vhd
    Info (12022): Found design unit 1: PS2_Ctrl-rtl
    Info (12022): Found design unit 2: de2_ps2-rtl
    Info (12023): Found entity 1: PS2_Ctrl
    Info (12023): Found entity 2: de2_ps2
Info (12021): Found 2 design units, including 1 entities, in source file de2_ps2_1.vhd
    Info (12022): Found design unit 1: de2_ps2_1-rtl
    Info (12023): Found entity 1: de2_ps2_1
Info (12021): Found 2 design units, including 1 entities, in source file mem_patch_2.vhd
    Info (12022): Found design unit 1: mem_patch_2-SYN
    Info (12023): Found entity 1: mem_patch_2
Info (12021): Found 2 design units, including 1 entities, in source file FIFO.vhd
    Info (12022): Found design unit 1: fifo-SYN
    Info (12023): Found entity 1: FIFO
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(207): object "sram_mux" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.vhd(238): object "countout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.vhd(239): object "countout2" assigned a value but never read
Warning (10492): VHDL Process Statement warning at top.vhd(263): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at top.vhd(267): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at top.vhd(261): inferring latch(es) for signal or variable "counter", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "counter[0]" at top.vhd(261)
Info (10041): Inferred latch for "counter[1]" at top.vhd(261)
Info (10041): Inferred latch for "counter[2]" at top.vhd(261)
Info (10041): Inferred latch for "counter[3]" at top.vhd(261)
Info (10041): Inferred latch for "counter[4]" at top.vhd(261)
Info (10041): Inferred latch for "counter[5]" at top.vhd(261)
Info (10041): Inferred latch for "counter[6]" at top.vhd(261)
Info (10041): Inferred latch for "counter[7]" at top.vhd(261)
Info (10041): Inferred latch for "counter[8]" at top.vhd(261)
Info (10041): Inferred latch for "counter[9]" at top.vhd(261)
Info (10041): Inferred latch for "counter[10]" at top.vhd(261)
Info (10041): Inferred latch for "counter[11]" at top.vhd(261)
Info (10041): Inferred latch for "counter[12]" at top.vhd(261)
Info (10041): Inferred latch for "counter[13]" at top.vhd(261)
Info (10041): Inferred latch for "counter[14]" at top.vhd(261)
Info (10041): Inferred latch for "counter[15]" at top.vhd(261)
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:V0"
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:V0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sdram_pll:V0|altpll:altpll_component"
Info (12133): Instantiated megafunction "sdram_pll:V0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "-3000"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "new_doom" for hierarchy "new_doom:V1"
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "new_doom:V1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Warning (10541): VHDL Signal Declaration warning at new_doom.vhd(59): used implicit default value for signal "cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "new_doom:V1|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "new_doom:V1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12021): Found 48 design units, including 24 entities, in source file cpu_0.vhd
    Info (12022): Found design unit 1: cpu_0_ic_data_module-europa
    Info (12022): Found design unit 2: cpu_0_ic_tag_module-europa
    Info (12022): Found design unit 3: cpu_0_register_bank_a_module-europa
    Info (12022): Found design unit 4: cpu_0_register_bank_b_module-europa
    Info (12022): Found design unit 5: cpu_0_nios2_oci_debug-europa
    Info (12022): Found design unit 6: cpu_0_ociram_lpm_dram_bdp_component_module-europa
    Info (12022): Found design unit 7: cpu_0_nios2_ocimem-europa
    Info (12022): Found design unit 8: cpu_0_nios2_avalon_reg-europa
    Info (12022): Found design unit 9: cpu_0_nios2_oci_break-europa
    Info (12022): Found design unit 10: cpu_0_nios2_oci_xbrk-europa
    Info (12022): Found design unit 11: cpu_0_nios2_oci_dbrk-europa
    Info (12022): Found design unit 12: cpu_0_nios2_oci_itrace-europa
    Info (12022): Found design unit 13: cpu_0_nios2_oci_td_mode-europa
    Info (12022): Found design unit 14: cpu_0_nios2_oci_dtrace-europa
    Info (12022): Found design unit 15: cpu_0_nios2_oci_compute_tm_count-europa
    Info (12022): Found design unit 16: cpu_0_nios2_oci_fifowp_inc-europa
    Info (12022): Found design unit 17: cpu_0_nios2_oci_fifocount_inc-europa
    Info (12022): Found design unit 18: cpu_0_nios2_oci_fifo-europa
    Info (12022): Found design unit 19: cpu_0_nios2_oci_pib-europa
    Info (12022): Found design unit 20: cpu_0_traceram_lpm_dram_bdp_component_module-europa
    Info (12022): Found design unit 21: cpu_0_nios2_oci_im-europa
    Info (12022): Found design unit 22: cpu_0_nios2_performance_monitors-europa
    Info (12022): Found design unit 23: cpu_0_nios2_oci-europa
    Info (12022): Found design unit 24: cpu_0-europa
    Info (12023): Found entity 1: cpu_0_ic_data_module
    Info (12023): Found entity 2: cpu_0_ic_tag_module
    Info (12023): Found entity 3: cpu_0_register_bank_a_module
    Info (12023): Found entity 4: cpu_0_register_bank_b_module
    Info (12023): Found entity 5: cpu_0_nios2_oci_debug
    Info (12023): Found entity 6: cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 7: cpu_0_nios2_ocimem
    Info (12023): Found entity 8: cpu_0_nios2_avalon_reg
    Info (12023): Found entity 9: cpu_0_nios2_oci_break
    Info (12023): Found entity 10: cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 11: cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 12: cpu_0_nios2_oci_itrace
    Info (12023): Found entity 13: cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 14: cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 15: cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 16: cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 17: cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 18: cpu_0_nios2_oci_fifo
    Info (12023): Found entity 19: cpu_0_nios2_oci_pib
    Info (12023): Found entity 20: cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 21: cpu_0_nios2_oci_im
    Info (12023): Found entity 22: cpu_0_nios2_performance_monitors
    Info (12023): Found entity 23: cpu_0_nios2_oci
    Info (12023): Found entity 24: cpu_0
Info (12128): Elaborating entity "cpu_0" for hierarchy "new_doom:V1|cpu_0:the_cpu_0"
Warning (12125): Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_test_bench-europa
    Info (12023): Found entity 1: cpu_0_test_bench
Info (12128): Elaborating entity "cpu_0_test_bench" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_ic_data_module" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e9d1.tdf
    Info (12023): Found entity 1: altsyncram_e9d1
Info (12128): Elaborating entity "altsyncram_e9d1" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_e9d1:auto_generated"
Info (12128): Elaborating entity "cpu_0_ic_tag_module" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_52g1.tdf
    Info (12023): Found entity 1: altsyncram_52g1
Info (12128): Elaborating entity "altsyncram_52g1" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_52g1:auto_generated"
Info (12128): Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_irf1.tdf
    Info (12023): Found entity 1: altsyncram_irf1
Info (12128): Elaborating entity "altsyncram_irf1" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_irf1:auto_generated"
Info (12128): Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jrf1.tdf
    Info (12023): Found entity 1: altsyncram_jrf1
Info (12128): Elaborating entity "altsyncram_jrf1" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_jrf1:auto_generated"
Warning (12125): Using design file cpu_0_mult_cell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_mult_cell-europa
    Info (12023): Found entity 1: cpu_0_mult_cell
Info (12128): Elaborating entity "cpu_0_mult_cell" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "altmult_add" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_l0u2.tdf
    Info (12023): Found entity 1: mult_add_l0u2
Info (12128): Elaborating entity "mult_add_l0u2" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_l0u2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf
    Info (12023): Found entity 1: ded_mult_2o81
Info (12128): Elaborating entity "ded_mult_2o81" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_l0u2:auto_generated|ded_mult_2o81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_l0u2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "altmult_add" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_n0u2.tdf
    Info (12023): Found entity 1: mult_add_n0u2
Info (12128): Elaborating entity "mult_add_n0u2" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_n0u2:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_oci" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info (12128): Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info (12128): Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf
    Info (12023): Found entity 1: altsyncram_c572
Info (12128): Elaborating entity "altsyncram_c572" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info (12128): Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_oci_test_bench-europa
    Info (12023): Found entity 1: cpu_0_oci_test_bench
Info (12128): Elaborating entity "cpu_0_oci_test_bench" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Warning (12158): Entity "cpu_0_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info (12128): Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info (12128): Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info (12023): Found entity 1: altsyncram_e502
Info (12128): Elaborating entity "altsyncram_e502" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning (12125): Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(313): ignored assignment of value to null range
Warning (12125): Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_tck-europa
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Warning (12125): Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "de2_ps2_1_avalon_slave_0_arbitrator" for hierarchy "new_doom:V1|de2_ps2_1_avalon_slave_0_arbitrator:the_de2_ps2_1_avalon_slave_0"
Warning (10541): VHDL Signal Declaration warning at new_doom.vhd(960): used implicit default value for signal "cpu_0_data_master_read_data_valid_de2_ps2_1_avalon_slave_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "de2_ps2_1" for hierarchy "new_doom:V1|de2_ps2_1:the_de2_ps2_1"
Info (12128): Elaborating entity "de2_ps2" for hierarchy "new_doom:V1|de2_ps2_1:the_de2_ps2_1|de2_ps2:de2_ps2_1"
Info (12128): Elaborating entity "PS2_Ctrl" for hierarchy "new_doom:V1|de2_ps2_1:the_de2_ps2_1|de2_ps2:de2_ps2_1|PS2_Ctrl:U1"
Info (12128): Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "new_doom:V1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning (10541): VHDL Signal Declaration warning at new_doom.vhd(1197): used implicit default value for signal "cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file jtag_uart_0.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: jtag_uart_0_log_module-europa
    Info (12022): Found design unit 2: jtag_uart_0_sim_scfifo_w-europa
    Info (12022): Found design unit 3: jtag_uart_0_scfifo_w-europa
    Info (12022): Found design unit 4: jtag_uart_0_drom_module-europa
    Info (12022): Found design unit 5: jtag_uart_0_sim_scfifo_r-europa
    Info (12022): Found design unit 6: jtag_uart_0_scfifo_r-europa
    Info (12022): Found design unit 7: jtag_uart_0-europa
    Info (12023): Found entity 1: jtag_uart_0_log_module
    Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: jtag_uart_0_drom_module
    Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: jtag_uart_0
Info (12128): Elaborating entity "jtag_uart_0" for hierarchy "new_doom:V1|jtag_uart_0:the_jtag_uart_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "new_doom:V1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "new_doom:V1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "niosInterface_1_0_avalon_slave_0_arbitrator" for hierarchy "new_doom:V1|niosInterface_1_0_avalon_slave_0_arbitrator:the_niosInterface_1_0_avalon_slave_0"
Warning (10541): VHDL Signal Declaration warning at new_doom.vhd(1453): used implicit default value for signal "cpu_0_data_master_read_data_valid_niosInterface_1_0_avalon_slave_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "niosInterface_1_0" for hierarchy "new_doom:V1|niosInterface_1_0:the_niosInterface_1_0"
Info (12128): Elaborating entity "niosInterface" for hierarchy "new_doom:V1|niosInterface_1_0:the_niosInterface_1_0|niosInterface:niosinterface_1_0"
Info (12128): Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" for hierarchy "new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" for hierarchy "new_doom:V1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file sdram_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info (12022): Found design unit 1: sdram_0_input_efifo_module-europa
    Info (12022): Found design unit 2: sdram_0-europa
    Info (12023): Found entity 1: sdram_0_input_efifo_module
    Info (12023): Found entity 2: sdram_0
Info (12128): Elaborating entity "sdram_0" for hierarchy "new_doom:V1|sdram_0:the_sdram_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "sdram_0_input_efifo_module" for hierarchy "new_doom:V1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "skygen_0_avalon_slave_0_arbitrator" for hierarchy "new_doom:V1|skygen_0_avalon_slave_0_arbitrator:the_skygen_0_avalon_slave_0"
Warning (10541): VHDL Signal Declaration warning at new_doom.vhd(2958): used implicit default value for signal "cpu_0_data_master_read_data_valid_skygen_0_avalon_slave_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "skygen_0" for hierarchy "new_doom:V1|skygen_0:the_skygen_0"
Info (12128): Elaborating entity "skygen" for hierarchy "new_doom:V1|skygen_0:the_skygen_0|skygen:skygen_0"
Info (12128): Elaborating entity "new_doom_reset_clk_0_domain_synch_module" for hierarchy "new_doom:V1|new_doom_reset_clk_0_domain_synch_module:new_doom_reset_clk_0_domain_synch"
Info (12128): Elaborating entity "de2_vga_raster" for hierarchy "de2_vga_raster:V2"
Warning (10036): Verilog HDL or VHDL warning at de2_vga_raster.vhd(76): object "tex_Col" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at de2_vga_raster.vhd(94): object "Floor_Draw" assigned a value but never read
Info (12128): Elaborating entity "tex_gen" for hierarchy "tex_gen:V3"
Warning (10541): VHDL Signal Declaration warning at tex_gen.vhd(42): used implicit default value for signal "textureIndexOut" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "mult" for hierarchy "tex_gen:V3|mult:S0"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "tex_gen:V3|mult:S0|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "tex_gen:V3|mult:S0|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "tex_gen:V3|mult:S0|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "18"
    Info (12134): Parameter "lpm_widthb" = "18"
    Info (12134): Parameter "lpm_widthp" = "36"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_b4n.tdf
    Info (12023): Found entity 1: mult_b4n
Info (12128): Elaborating entity "mult_b4n" for hierarchy "tex_gen:V3|mult:S0|lpm_mult:lpm_mult_component|mult_b4n:auto_generated"
Info (12128): Elaborating entity "texture_rom" for hierarchy "texture_rom:V4"
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:V9"
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO:V9|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO:V9|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "FIFO:V9|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "256"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_pij1.tdf
    Info (12023): Found entity 1: dcfifo_pij1
Info (12128): Elaborating entity "dcfifo_pij1" for hierarchy "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_a86.tdf
    Info (12023): Found entity 1: a_graycounter_a86
Info (12128): Elaborating entity "a_graycounter_a86" for hierarchy "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|a_graycounter_a86:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_v0c.tdf
    Info (12023): Found entity 1: a_graycounter_v0c
Info (12128): Elaborating entity "a_graycounter_v0c" for hierarchy "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|a_graycounter_v0c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_u0c.tdf
    Info (12023): Found entity 1: a_graycounter_u0c
Info (12128): Elaborating entity "a_graycounter_u0c" for hierarchy "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|a_graycounter_u0c:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9qu.tdf
    Info (12023): Found entity 1: altsyncram_9qu
Info (12128): Elaborating entity "altsyncram_9qu" for hierarchy "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf
    Info (12023): Found entity 1: dffpipe_c2e
Info (12128): Elaborating entity "dffpipe_c2e" for hierarchy "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|dffpipe_c2e:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2u7
Info (12128): Elaborating entity "alt_synch_pipe_2u7" for hierarchy "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_2u7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_su8.tdf
    Info (12023): Found entity 1: dffpipe_su8
Info (12128): Elaborating entity "dffpipe_su8" for hierarchy "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_2u7:rs_dgwp|dffpipe_su8:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3u7
Info (12128): Elaborating entity "alt_synch_pipe_3u7" for hierarchy "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_3u7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n16.tdf
    Info (12023): Found entity 1: cmpr_n16
Info (12128): Elaborating entity "cmpr_n16" for hierarchy "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|cmpr_n16:rdempty_eq_comp"
Info (12128): Elaborating entity "memcustom" for hierarchy "memcustom:V5"
Info (12128): Elaborating entity "mem_custom_2_a" for hierarchy "memcustom:V5|mem_custom_2_a:M0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s7a1.tdf
    Info (12023): Found entity 1: altsyncram_s7a1
Info (12128): Elaborating entity "altsyncram_s7a1" for hierarchy "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated"
Info (12128): Elaborating entity "mem_custom_2_b" for hierarchy "memcustom:V5|mem_custom_2_b:M1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t7a1.tdf
    Info (12023): Found entity 1: altsyncram_t7a1
Info (12128): Elaborating entity "altsyncram_t7a1" for hierarchy "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated"
Info (12128): Elaborating entity "mem_patch_2" for hierarchy "memcustom:V5|mem_patch_2:M5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b6a1.tdf
    Info (12023): Found entity 1: altsyncram_b6a1
Info (12128): Elaborating entity "altsyncram_b6a1" for hierarchy "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated"
Info (12128): Elaborating entity "framerate_calc" for hierarchy "framerate_calc:V6"
Warning (10036): Verilog HDL or VHDL warning at framerate_calc.vhd(35): object "prev_wr_addr" assigned a value but never read
Info (12128): Elaborating entity "ray_FSM" for hierarchy "ray_FSM:V8"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[148]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[149]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[150]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[151]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[152]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[153]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[154]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[155]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[156]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[157]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[158]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[159]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[170]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[171]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[232]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[233]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[234]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[235]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[236]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[237]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[238]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[239]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[240]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[241]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[242]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[243]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[244]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[245]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[246]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[247]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[248]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[249]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[250]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[251]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[252]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[253]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[254]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M6|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[255]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[148]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[149]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[150]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[151]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[152]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[153]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[154]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[155]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[156]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[157]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[158]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[159]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[170]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[171]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[232]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[233]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[234]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[235]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[236]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[237]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[238]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[239]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[240]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[241]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[242]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[243]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[244]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[245]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[246]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[247]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[248]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[249]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[250]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[251]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[252]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[253]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[254]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_patch_2:M5|altsyncram:altsyncram_component|altsyncram_b6a1:auto_generated|q_a[255]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[148]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[149]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[150]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[151]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[152]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[153]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[154]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[155]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[156]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[157]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[158]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[159]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[170]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[171]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[232]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[233]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[234]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[235]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[236]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[237]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[238]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[239]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[240]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[241]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[242]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[243]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[244]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[245]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[246]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[247]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[248]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[249]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[250]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[251]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[252]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[253]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[254]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M4|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[255]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[148]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[149]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[150]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[151]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[152]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[153]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[154]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[155]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[156]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[157]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[158]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[159]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[170]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[171]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[232]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[233]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[234]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[235]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[236]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[237]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[238]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[239]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[240]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[241]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[242]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[243]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[244]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[245]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[246]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[247]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[248]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[249]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[250]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[251]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[252]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[253]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[254]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M3|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[255]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[148]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[149]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[150]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[151]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[152]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[153]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[154]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[155]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[156]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[157]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[158]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[159]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[170]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[171]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[232]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[233]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[234]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[235]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[236]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[237]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[238]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[239]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[240]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[241]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[242]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[243]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[244]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[245]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[246]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[247]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[248]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[249]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[250]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[251]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[252]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[253]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[254]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_b:M1|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|q_a[255]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[148]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[149]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[150]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[151]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[152]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[153]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[154]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[155]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[156]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[157]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[158]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[159]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[170]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[171]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[232]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[233]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[234]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[235]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[236]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[237]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[238]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[239]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[240]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[241]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[242]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[243]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[244]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[245]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[246]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[247]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[248]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[249]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[250]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[251]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[252]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[253]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[254]"
        Warning (14320): Synthesized away node "memcustom:V5|mem_custom_2_a:M0|altsyncram:altsyncram_component|altsyncram_s7a1:auto_generated|q_a[255]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[148]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[149]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[150]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[151]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[152]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[153]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[154]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[155]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[156]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[157]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[158]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[159]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[170]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[171]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[242]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[243]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[244]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[245]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[246]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[247]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[248]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[249]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[250]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[251]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[252]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[253]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[254]"
        Warning (14320): Synthesized away node "FIFO:V9|dcfifo:dcfifo_component|dcfifo_pij1:auto_generated|altsyncram_9qu:fifo_ram|q_b[255]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "new_doom:V1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Info (278001): Inferred 6 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "new_doom:V1|cpu_0:the_cpu_0|Add8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tex_gen:V3|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tex_gen:V3|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tex_gen:V3|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tex_gen:V3|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tex_gen:V3|Mult2"
Info (12130): Elaborated megafunction instantiation "new_doom:V1|cpu_0:the_cpu_0|lpm_add_sub:Add8"
Info (12133): Instantiated megafunction "new_doom:V1|cpu_0:the_cpu_0|lpm_add_sub:Add8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf
    Info (12023): Found entity 1: add_sub_8ri
Info (12130): Elaborated megafunction instantiation "tex_gen:V3|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "tex_gen:V3|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_m8t.tdf
    Info (12023): Found entity 1: mult_m8t
Info (12130): Elaborated megafunction instantiation "tex_gen:V3|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "tex_gen:V3|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_g8t.tdf
    Info (12023): Found entity 1: mult_g8t
Info (12130): Elaborated megafunction instantiation "tex_gen:V3|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "tex_gen:V3|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_i8t.tdf
    Info (12023): Found entity 1: mult_i8t
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "SD_DAT3" is fed by VCC
    Warning (13033): The pin "SD_CMD" is fed by VCC
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[0]" to the node "DRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[1]" to the node "DRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[2]" to the node "DRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[3]" to the node "DRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[4]" to the node "DRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[5]" to the node "DRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[6]" to the node "DRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[7]" to the node "DRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[8]" to the node "DRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[9]" to the node "DRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[10]" to the node "DRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[11]" to the node "DRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[12]" to the node "DRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[13]" to the node "DRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[14]" to the node "DRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[15]" to the node "DRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[0]" to the node "SRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[1]" to the node "SRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[2]" to the node "SRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[3]" to the node "SRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[4]" to the node "SRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[5]" to the node "SRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[6]" to the node "SRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[7]" to the node "SRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[8]" to the node "SRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[9]" to the node "SRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[10]" to the node "SRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[11]" to the node "SRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[12]" to the node "SRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[13]" to the node "SRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[14]" to the node "SRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SRAM_DQ[15]" to the node "SRAM_DQ[15]"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SD_DAT3~synth"
    Warning (13010): Node "SD_CMD~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at VCC
    Warning (13410): Pin "HEX0[2]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at VCC
    Warning (13410): Pin "HEX6[2]" is stuck at VCC
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at VCC
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at VCC
    Warning (13410): Pin "LEDG[1]" is stuck at VCC
    Warning (13410): Pin "LEDG[2]" is stuck at VCC
    Warning (13410): Pin "LEDG[3]" is stuck at VCC
    Warning (13410): Pin "LEDG[4]" is stuck at VCC
    Warning (13410): Pin "LEDG[5]" is stuck at VCC
    Warning (13410): Pin "LEDG[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[7]" is stuck at VCC
    Warning (13410): Pin "LEDG[8]" is stuck at VCC
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at VCC
    Warning (13410): Pin "FL_CE_N" is stuck at VCC
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at VCC
    Warning (13410): Pin "OTG_RD_N" is stuck at VCC
    Warning (13410): Pin "OTG_WR_N" is stuck at VCC
    Warning (13410): Pin "OTG_RST_N" is stuck at VCC
    Warning (13410): Pin "OTG_FSPEED" is stuck at VCC
    Warning (13410): Pin "OTG_LSPEED" is stuck at VCC
    Warning (13410): Pin "OTG_DACK0_N" is stuck at VCC
    Warning (13410): Pin "OTG_DACK1_N" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at VCC
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at VCC
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at VCC
    Warning (13410): Pin "ENET_WR_N" is stuck at VCC
    Warning (13410): Pin "ENET_RD_N" is stuck at VCC
    Warning (13410): Pin "ENET_RST_N" is stuck at VCC
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at VCC
    Warning (13410): Pin "AUD_XCK" is stuck at VCC
    Warning (13410): Pin "TD_RESET" is stuck at GND
Info (17049): 101 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 45 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info (21057): Implemented 28827 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 51 input pins
    Info (21059): Implemented 218 output pins
    Info (21060): Implemented 159 bidirectional pins
    Info (21061): Implemented 26689 logic cells
    Info (21064): Implemented 1690 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 18 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 585 warnings
    Info: Peak virtual memory: 473 megabytes
    Info: Processing ended: Fri May 10 16:28:20 2013
    Info: Elapsed time: 00:08:16
    Info: Total CPU time (on all processors): 00:07:51


