// Seed: 3306927502
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6, id_7, id_8, id_9, id_10;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    input supply1 id_2,
    inout supply0 id_3
);
  supply1 id_5 = id_0;
  always #1 begin
    $display(id_2);
  end
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6
  );
endmodule
program module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
  assign id_1[1] = 1;
  id_4(
      .id_0(id_1), .id_1(1), .id_2(1)
  );
  assign id_1 = id_2;
  wire id_5;
endprogram
