DPLL_ID_SKL_DPLL0,VAR_0
DPLL_ID_SKL_DPLL1,VAR_1
DPLL_ID_SKL_DPLL3,VAR_2
DRM_DEBUG_KMS,FUNC_0
INTEL_OUTPUT_EDP,VAR_3
INTEL_OUTPUT_HDMI,VAR_4
intel_atomic_get_new_crtc_state,FUNC_1
intel_crtc_has_dp_encoder,FUNC_2
intel_crtc_has_type,FUNC_3
intel_find_shared_dpll,FUNC_4
intel_reference_shared_dpll,FUNC_5
skl_ddi_dp_set_dpll_hw_state,FUNC_6
skl_ddi_hdmi_pll_dividers,FUNC_7
skl_get_dpll,FUNC_8
state,VAR_5
crtc,VAR_6
encoder,VAR_7
crtc_state,VAR_8
pll,VAR_9
bret,VAR_10
