Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Wrote CGP file for project 'clock1'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'clk_wiz_v3_6'...
Applying external generics to 'clk_wiz_v3_6'...
Generation cancelled.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Closed project file.
