{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687901146747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687901146748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 18:25:46 2023 " "Processing started: Tue Jun 27 18:25:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687901146748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687901146748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687901146748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1687901147012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-rtl " "Found design unit 1: ULA-rtl" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687901147348 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687901147348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687901147348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-tb " "Found design unit 1: testbench-tb" {  } { { "testbench.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687901147351 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/testbench.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687901147351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687901147351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687901147376 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[0\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[0\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147377 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[1\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[1\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147377 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[2\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[2\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[3\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[3\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[4\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[4\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[5\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[5\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[6\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[6\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[7\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[7\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[8\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[8\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[9\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[9\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[10\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[10\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[11\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[11\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[12\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[12\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[13\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[13\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[14\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[14\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[15\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[15\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[16\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[16\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[17\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[17\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[18\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[18\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[19\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[19\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[20\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[20\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[21\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[21\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[22\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[22\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[23\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[23\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[24\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[24\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147378 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[25\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[25\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[26\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[26\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[27\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[27\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[28\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[28\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[29\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[29\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[30\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[30\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[31\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[31\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mux_1\[32\] ULA.vhd(28) " "Inferred latch for \"result_mux_1\[32\]\" at ULA.vhd(28)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[0\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[0\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[1\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[1\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[2\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[2\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[3\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[3\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[4\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[4\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[5\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[5\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[6\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[6\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[7\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[7\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[8\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[8\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[9\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[9\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[10\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[10\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[11\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[11\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[12\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[12\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[13\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[13\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[14\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[14\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[15\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[15\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[16\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[16\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[17\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[17\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147379 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[18\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[18\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[19\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[19\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[20\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[20\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[21\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[21\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[22\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[22\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[23\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[23\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[24\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[24\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[25\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[25\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[26\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[26\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[27\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[27\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[28\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[28\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[29\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[29\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[30\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[30\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[31\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[31\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_and_or\[32\] ULA.vhd(26) " "Inferred latch for \"result_and_or\[32\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/ula/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687901147380 "|ULA"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687901147961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687901148237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687901148237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "268 " "Implemented 268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687901148313 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687901148313 ""} { "Info" "ICUT_CUT_TM_LCELLS" "168 " "Implemented 168 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687901148313 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687901148313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687901148346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 18:25:48 2023 " "Processing ended: Tue Jun 27 18:25:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687901148346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687901148346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687901148346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687901148346 ""}
