$date
	Sun Sep 15 07:08:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench_multiplexer_4_1_data $end
$var wire 1 ! Y $end
$var reg 1 " I0 $end
$var reg 1 # I1 $end
$var reg 1 $ I2 $end
$var reg 1 % I3 $end
$var reg 1 & S0 $end
$var reg 1 ' S1 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
1$
0#
1"
1!
$end
#5
0!
1&
#10
1!
0&
1'
#15
0!
1&
#20
