---
layout: default
title: "Список материалов"
---

# Введение в проектирование на языке Verilog

| #   | Слайды | Примеры | Руководства | Задания |
|:---:| -------| ------- | ----------- | ------- |
| 0   | [Вводная лекция](https://docs.google.com/presentation/d/1TqlFGqrBzD166VZrZCWKFIKIriF4yPpPZ9JoIRr6bsQ) | [00_inv](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/00_inv) | [Icarus Verilog](./2025/00_icarus.md)   | [00_signext](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/00_signext) |
| 1a  | [Комбинационная логика](https://docs.google.com/presentation/d/1SRWW4OXgNHcIN5JQXkJ2pnRrEnh4AqmwCOXpr1bb-u4)  | [01_mux](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/01_mux) <br> [01_enc4](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/01_enc4) <br> [01_dec4](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/01_dec4) | - | [01_mux4](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/01_mux4) <br> [01_alu](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/01_alu) <br> [01_cmp](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/01_cmp) |
| 1b  | [Вычисления с плавающей точкой](https://docs.google.com/presentation/d/1fE9bVMfvQbaPWVOoztV1VZW1FPAAsZQbV8X-apcAPBk) | - | - | [01_fp16](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/01_fp16) |
| 2   | [Последовательностная логика](https://docs.google.com/presentation/d/17AkWxNowVI5ReDU2E5dFpsEf1z1eiVMFoMP2PQ6a8Aw) | [02_reg_file](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/02_reg_file) <br> [02_clkdiv](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/02_clkdiv) <br> [02_cnt](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/02_cnt) <br> [02_fdre](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/02_fdre) | - | [02_clkdiv](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/02_clkdiv) <br> [02_lfsr](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/02_lfsr) <br> [02_shiftreg](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/02_shiftreg) <br> [02_rf_2r1w](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/02_rf_2r1w) <br> [02_fifo](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/02_fifo)|
| 3   | [FPGA Altera Cyclone IV и САПР Quartus](https://docs.google.com/presentation/d/1jZzJNerbKeT8XLfLw1XMgh0c8-clpV-wZfe6RsCt5o8) | [03_blink](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/03_blink) <br> [03_blink_pll](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/03_blink_pll) [03_bin_display](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/03_bin_display)| [Установка Quartus](./2025/01_quartus.md) <br> [Настройка USB-Blaster](./2025/02_blaster.md) | [03_hex_display](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/03_hex_display) <br> [03_rnd_hex](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/03_rnd_hex) <br> [03_timer](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/03_timer) |
| 4а  | [Конечные автоматы, многотактные вычисления](https://docs.google.com/presentation/d/1jijMmZYQkn_vrQKY3OLAicbjm2WcAzfECV3oQxOXsO8) | [04_mul](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/04_mul) <br> [04_fsm_cnt](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/04_fsm_cnt) <br> [04_fsm_mul](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/04_fsm_mul) <br> [04_div3](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/04_div3) | - | - |
| 4b  | [Интерфейс UART](https://docs.google.com/presentation/d/1btWQaxwTEzHo2ra-9e-czix5pYcvT9cELglVCvsEkFo) | [04_uart_loop](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/04_uart_loop) <br> [04_uart_tx](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/04_uart_tx) | [UART и picocom](./2025/04_picocom.md) | [04_uart_rx](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/04_uart_rx) |
| 5   | [RISC-V: архитектура, микроархитектура и имплементация](https://docs.google.com/presentation/d/18qmQJa9JLM1TAxX4z2vEbKHeQaVG4v-3wVEy8Pt5V-k) | - | - | [05_cpu](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/05_cpu) |
| 6   | [Статическая память в ASIC и FPGA](https://docs.google.com/presentation/d/1DNowWy1SIPpJVkfS6wp8t7eBN-dr_eeC-qLX874_528) | [06_rom_uart](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/06_rom_uart) | [SignalTap](./2025/06_signaltap.pdf) | [06_cpu](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/06_cpu) |
| 7a  | [STA](https://docs.google.com/presentation/d/1nQJHFMpifjf3aeh6Gmv8Kv0xSePEFb2WC7qlDLivjYU) | - | - | - |
| 7b  | [Конвейерные вычисления](https://docs.google.com/presentation/d/10LPWZqqwGkNW45AFo-a64QdzvaN9OXWRo5L_dI8OWbE) | - | - | [07_fp16pipe](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/07_fp16pipe) |
| 8   | [RISC-V: 2-стадийная реализация](https://docs.google.com/presentation/d/1viiUbddl-3-mMLHUyqRT4Qwg-TDqU6svTKQP5wMri3Y) | - | - | [08_cpu](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/08_cpu) |
| 9   | [RISC-V: 3-стадийная реализация](https://docs.google.com/presentation/d/1QbmjNIb4kOxNY0MI4AXhF-Dj0UDitCWxHmHr5LqA0AE) | - | - | [09_cpu](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/09_cpu) |

# Проектирование цифровых вычислительных систем

| #   | Слайды | Примеры | Руководства | Задания |
|:---:| ------ | ------- | ----------- | ------- |
| 1   | [Вводная лекция](https://docs.google.com/presentation/d/1mP-TNxQqpTpLkNQvJT76EnDv9aG5tzx0p_pcESyRpIo) | - | - | - |
| 2a  | [SystemVerilog (ч.1)](https://docs.google.com/presentation/d/1WW6jrEPX8b1EH6NTLpnnro9-EQV8kLnHr6WuiDTPK9A) | [02_dpi](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2026/02_dpi) | - | - |
| 2b  | [Систолический массив](https://docs.google.com/presentation/d/18jo_C5YGQSz22qVKPTkTkqtv1m0k9GBK6ZInayUCPNo) | - | - | [02_syst_arr](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2026/02_syst_array) |
| 3   | [Управление потоком данных](https://docs.google.com/presentation/d/15Mm1tPsrxTHChPXZI256K9UP2yKIfLz0ZGow44vn9MQ)  | - | - | [03_syst_arr](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2026/03_syst_array) |
| 4a  | [AXI-Stream](https://docs.google.com/presentation/d/1FWA7eFgjWJ0LLhHFPY6To2egkwNof4RVTtL-OWY-dRI) | [04_axis](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2026/04_axis) | - | - |
| 4b  | [cocotb](https://docs.google.com/presentation/d/1bUhaRZGGbT3vDm0D3MmhY8CBJvuMfv8-Ih1_YI4W-uk) | [04_cocotb](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2026/04_cocotb) | - | [04_axis_fifo](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2026/04_axis_fifo) <br> [04_syst_arr](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2026/04_syst_array) |
| 5   | [AXI (ч.1)](https://docs.google.com/presentation/d/1IyphW2MuHN_1T2kUopr00emm8FoAvXTS9XT6iSzvEdk) | [05_axi_inc](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2026/05_axi_inc) | - | [05_syst_arr](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2026/05_syst_array) |
| 6   | [AXI (ч.2)](https://docs.google.com/presentation/d/1gwjIrvcM_OnabDWYuUhduD1pE3lyBWGPEIm3-zV7NbA) | [06_axil2reg](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2026/06_axil2reg) | - | [06_syst_arr](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2026/06_syst_array) |
| 7a  | [QEMU](https://docs.google.com/presentation/d/1_jZuZuCJp2-SLwOmi0KMcHll-4_ZMQYXfKxHI55cxGA) | [07_qemu_pl011](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2026/07_qemu_pl011) <br> [07_qemu_incdev](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2026/07_qemu_incdev) | [Сборка QEMU](./2026/07_qemu.md) | [07_qemu_muldev](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2026/07_qemu_muldev) |
| 7b  | [Linux Kernel](https://docs.google.com/presentation/d/1kr_cqRlE__hqLTIWBhqMHuDernW0PtXIQSl8uUMjDoc) | - | Linux Kernel <br> initramfs <br> BusyBox <br> [Device Tree](./2026/07_dt.md) | [07_linux_muldev](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2026/07_linux_muldev) |
| 8   | [Xilinx Zynq-7000 SoС и САПР Vivado](https://docs.google.com/presentation/d/1fZdTG2hXQiSGizDB89OMZF4mlCyF3Xhtk2kP6IHP44Q) | [08_led](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2026/08_led) | Установка Vivado | [08_down_led](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2026/08_down_led) |
| 9   | [Xilinx Zynq-7000 SoС: Linux](https://docs.google.com/presentation/d/12yDm4s37YY2Fp94hT6c-zxODFshDHEKv-CM7fbUYu50) | [09_ps7_hello](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2026/09_ps7_hello) <br>  [09_ps7_linux](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2026/09_ps7_linux) <br> [09_ps7_axi_led](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2026/09_ps7_axi_led) | - | 09_ps7_axi_key |

