<div id="pfd9" class="pf w0 h0" data-page-no="d9"><div class="pc pcd9 w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bgd9.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 13</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">System Mode Controller (SMC)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws281">13.1 Introduction</div><div class="t m0 x10e h8 yf1c ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">For the chip-specific implementation details of this module&apos;s</div><div class="t m0 x3e hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">instances see the chip configuration information.</div><div class="t m0 x9 hf y132d ff3 fs5 fc0 sc0 ls0 ws0">The system mode controller (SMC) is responsible for sequencing the system into and out</div><div class="t m0 x9 hf y132e ff3 fs5 fc0 sc0 ls0 ws0">of all low power stop and run modes. Specifically, it monitors events to trigger transitions</div><div class="t m0 x9 hf y132f ff3 fs5 fc0 sc0 ls0 ws0">between power modes while controlling the power, clocks, and memories of the system</div><div class="t m0 x9 hf y1330 ff3 fs5 fc0 sc0 ls0 ws0">to achieve the power consumption and functionality of that mode.</div><div class="t m0 x9 hf y1331 ff3 fs5 fc0 sc0 ls0 ws0">This chapter describes all the available low power modes, the sequence followed to enter/</div><div class="t m0 x9 hf y1332 ff3 fs5 fc0 sc0 ls0 ws0">exit each mode, and the functionality available while in each of the modes.</div><div class="t m0 x9 hf y1333 ff3 fs5 fc0 sc0 ls0 ws0">The SMC is able to function during even the deepest low power modes.</div><div class="t m0 x9 hd y1334 ff1 fs7 fc0 sc0 ls0 ws0">13.2<span class="_ _b"> </span>Modes of operation</div><div class="t m0 x9 hf y6e7 ff3 fs5 fc0 sc0 ls0 ws0">The ARM CPU has three primary modes of operation:</div><div class="t m0 x33 hf y1335 ff3 fs5 fc0 sc0 ls0 ws197">• Run</div><div class="t m0 x33 hf y1336 ff3 fs5 fc0 sc0 ls0 ws197">• Sleep</div><div class="t m0 x33 hf y1337 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Deep Sleep</div><div class="t m0 x9 hf y1338 ff3 fs5 fc0 sc0 ls0 ws0">The WFI or WFE instruction is used to invoke Sleep and Deep Sleep modes. Run, wait</div><div class="t m0 x9 hf y1339 ff3 fs5 fc0 sc0 ls0 ws0">and stop are the common terms used for the primary operating modes of Freescale</div><div class="t m0 x9 hf y133a ff3 fs5 fc0 sc0 ls0 ws0">microcontrollers. The following table shows the translation between the ARM CPU</div><div class="t m0 x9 hf y133b ff3 fs5 fc0 sc0 ls0 ws0">modes and the Freescale MCU power modes.</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>217</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
