INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:27:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 2.259ns (29.697%)  route 5.348ns (70.303%))
  Logic Levels:           24  (CARRY4=12 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2245, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X41Y149        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y149        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=54, routed)          0.697     1.421    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X41Y150        LUT5 (Prop_lut5_I0_O)        0.043     1.464 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.464    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.715 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.715    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.764 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.764    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X41Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.813 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.813    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X41Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.862 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.862    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X41Y154        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.969 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[2]
                         net (fo=4, routed)           0.500     2.468    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_5
    SLICE_X40Y150        LUT3 (Prop_lut3_I1_O)        0.118     2.586 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=62, routed)          0.778     3.364    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X50Y154        LUT6 (Prop_lut6_I0_O)        0.043     3.407 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_18/O
                         net (fo=1, routed)           0.461     3.868    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_18_n_0
    SLICE_X46Y155        LUT6 (Prop_lut6_I2_O)        0.043     3.911 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10/O
                         net (fo=9, routed)           0.510     4.421    lsq1/handshake_lsq_lsq1_core/dataReg_reg[23]
    SLICE_X45Y159        LUT4 (Prop_lut4_I0_O)        0.043     4.464 f  lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4/O
                         net (fo=12, routed)          0.330     4.794    lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4_n_0
    SLICE_X43Y157        LUT6 (Prop_lut6_I0_O)        0.043     4.837 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=35, routed)          0.284     5.121    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X42Y154        LUT3 (Prop_lut3_I1_O)        0.043     5.164 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=5, routed)           0.193     5.358    load1/data_tehb/control/X_1_c3_reg[9]
    SLICE_X43Y154        LUT6 (Prop_lut6_I4_O)        0.043     5.401 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.260     5.660    addf0/operator/DI[3]
    SLICE_X44Y154        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     5.847 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.847    addf0/operator/ltOp_carry_n_0
    SLICE_X44Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.897 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.897    addf0/operator/ltOp_carry__0_n_0
    SLICE_X44Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.947 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.947    addf0/operator/ltOp_carry__1_n_0
    SLICE_X44Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.997 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.997    addf0/operator/ltOp_carry__2_n_0
    SLICE_X44Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     6.119 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.289     6.408    addf0/operator/CO[0]
    SLICE_X44Y159        LUT2 (Prop_lut2_I0_O)        0.131     6.539 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.539    addf0/operator/i__carry_i_4_n_0
    SLICE_X44Y159        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     6.761 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.761    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X44Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.863 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.265     7.128    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X45Y160        LUT4 (Prop_lut4_I2_O)        0.119     7.247 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.243     7.491    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X45Y160        LUT5 (Prop_lut5_I0_O)        0.043     7.534 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.184     7.717    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X45Y158        LUT3 (Prop_lut3_I1_O)        0.043     7.760 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.354     8.115    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X45Y158        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=2245, unset)         0.483     9.183    addf0/operator/RightShifterComponent/clk
    SLICE_X45Y158        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[22]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X45Y158        FDRE (Setup_fdre_C_R)       -0.295     8.852    addf0/operator/RightShifterComponent/level4_c1_reg[22]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  0.738    




