
---------- Begin Simulation Statistics ----------
final_tick                                84598038500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145455                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665572                       # Number of bytes of host memory used
host_op_rate                                   145741                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   687.50                       # Real time elapsed on the host
host_tick_rate                              123052263                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084598                       # Number of seconds simulated
sim_ticks                                 84598038500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.691961                       # CPI: cycles per instruction
system.cpu.discardedOps                        189519                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        36339430                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.591030                       # IPC: instructions per cycle
system.cpu.numCycles                        169196077                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132856647                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370521                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          655                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       780422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          469                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1562304                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            469                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485855                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735522                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81007                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103845                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101842                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904793                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65383                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             700                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              411                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51226375                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51226375                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51226846                       # number of overall hits
system.cpu.dcache.overall_hits::total        51226846                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       838447                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         838447                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       846394                       # number of overall misses
system.cpu.dcache.overall_misses::total        846394                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26151414997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26151414997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26151414997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26151414997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52064822                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52064822                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073240                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073240                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016104                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016104                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016254                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016254                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31190.301828                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31190.301828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30897.448466                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30897.448466                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       213324                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3691                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.795719                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       699037                       # number of writebacks
system.cpu.dcache.writebacks::total            699037                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        65279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        65279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        65279                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        65279                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       773168                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       773168                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781111                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781111                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23713500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23713500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24406550999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24406550999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30670.565776                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30670.565776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31245.944557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31245.944557                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780087                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40662708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40662708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       453032                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        453032                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9933520500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9933520500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21926.752415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21926.752415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2040                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2040                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       450992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       450992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9422961000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9422961000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20893.853993                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20893.853993                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10563667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10563667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       385415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       385415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16217894497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16217894497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42079.043361                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42079.043361                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        63239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        63239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14290539000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14290539000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029425                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029425                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44356.311457                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44356.311457                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944048                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944048                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    693050999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    693050999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943573                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943573                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87253.052877                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87253.052877                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.906433                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52008033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781111                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.582129                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.906433                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984284                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984284                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52854427                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52854427                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686111                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475189                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024966                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278164                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278164                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278164                       # number of overall hits
system.cpu.icache.overall_hits::total        10278164                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55146500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55146500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55146500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55146500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278937                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278937                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278937                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278937                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71340.879690                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71340.879690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71340.879690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71340.879690                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54373500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54373500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70340.879690                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70340.879690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70340.879690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70340.879690                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278164                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278164                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55146500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55146500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71340.879690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71340.879690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54373500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54373500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70340.879690                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70340.879690                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           355.802032                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278937                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.460543                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   355.802032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.694926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.694926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558647                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558647                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  84598038500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               579962                       # number of demand (read+write) hits
system.l2.demand_hits::total                   580064                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              579962                       # number of overall hits
system.l2.overall_hits::total                  580064                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201149                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201820                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            201149                       # number of overall misses
system.l2.overall_misses::total                201820                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52123500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17015433000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17067556500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52123500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17015433000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17067556500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781111                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781884                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781111                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781884                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.257517                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258120                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.257517                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258120                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77680.327869                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84591.188621                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84568.211773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77680.327869                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84591.188621                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84568.211773                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111031                       # number of writebacks
system.l2.writebacks::total                    111031                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201814                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201814                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45413500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15003626000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15049039500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45413500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15003626000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15049039500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.257509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.258112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.257509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258112                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67680.327869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74591.837648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74568.857958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67680.327869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74591.837648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74568.857958                       # average overall mshr miss latency
system.l2.replacements                         169176                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       699037                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           699037                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       699037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       699037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          325                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              325                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          325                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          325                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            186184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                186184                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136083                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11805050500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11805050500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.422268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.422268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86748.899569                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86748.899569                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10444220500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10444220500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.422268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.422268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76748.899569                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76748.899569                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52123500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52123500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77680.327869                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77680.327869                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45413500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45413500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67680.327869                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67680.327869                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        393778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            393778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65066                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65066                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5210382500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5210382500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.141804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.141804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80078.420373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80078.420373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4559405500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4559405500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.141791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.141791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70080.010759                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70080.010759                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31904.316829                       # Cycle average of tags in use
system.l2.tags.total_refs                     1561643                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201944                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.733050                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.807948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        86.043404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31770.465476                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973642                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15872                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12695136                       # Number of tag accesses
system.l2.tags.data_accesses                 12695136                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003707160500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6648                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6648                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525515                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104529                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201814                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111031                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201814                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111031                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201814                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111031                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.350632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.869544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.132532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6480     97.47%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           41      0.62%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          125      1.88%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6648                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.698556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.669785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4400     66.19%     66.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      0.54%     66.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2041     30.70%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              159      2.39%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.17%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6648                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12916096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7105984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    152.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84587408000                       # Total gap between requests
system.mem_ctrls.avgGap                     270381.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12870720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7104768                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 507624.062702115742                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 152139697.659774929285                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 83982656.406389370561                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201143                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111031                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17927000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6711702750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1994465271000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26716.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33367.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17963138.86                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12873152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12916096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7105984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7105984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201143                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201814                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111031                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111031                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       507624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    152168445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        152676069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       507624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       507624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     83997030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        83997030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     83997030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       507624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    152168445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       236673100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201776                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111012                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7055                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6922                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2946329750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008880000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6729629750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14601.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33351.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138784                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70008                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.06                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103996                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.492327                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.405062                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.117659                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68168     65.55%     65.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14439     13.88%     79.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2480      2.38%     81.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1585      1.52%     83.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10035      9.65%     92.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          793      0.76%     93.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          480      0.46%     94.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          359      0.35%     94.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5657      5.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103996                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12913664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7104768                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              152.647322                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               83.982656                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.85                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       374357340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       198975645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      721040040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292873320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6678063600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22014315990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13947275520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44226901455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.788734                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36035280500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2824900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45737858000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       368174100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       195689175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719640600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286609320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6678063600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21620339400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14279045280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44147561475                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.850888                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36901427250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2824900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44871711250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65731                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111031                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57676                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136083                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65731                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572335                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572335                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20022080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20022080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201814                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201814    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201814                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           852289000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1086832750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459617                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       810068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          139195                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322267                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322267                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458844                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2342309                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2344188                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     94729472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               94800256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169176                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7105984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           951060                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001184                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034388                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 949934     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1126      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             951060                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84598038500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1480522000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1159500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1171669494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
