#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Apr 28 17:07:10 2016
# Process ID: 6656
# Log file: C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_3/planAhead.log
# Journal file: C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/TM/Desktop/FPGA/Total/Total_link/pa.fromNetlist.tcl
# create_project -name Total_link -dir "C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_3" -part xc6slx9tqg144-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/TM/Desktop/FPGA/Total/Total_link/total_link.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/TM/Desktop/FPGA/Total/Total_link} }
# set_property target_constrs_file "total_link.ucf" [current_fileset -constrset]
Adding file 'C:/Users/TM/Desktop/FPGA/Total/Total_link/total_link.ucf' to fileset 'constrs_1'
# add_files [list {total_link.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design total_link.ngc ...
WARNING:NetListWriters:298 - No output is written to total_link.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus wireless/Data_to_master[10 : 0] on block
   total_link is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   sram/fifo_o_rd_ptr[17]_GND_2_o_mux_18_OUT[12 : 0] on block total_link is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   sram/fifo_o_wr_ptr[17]_GND_2_o_mux_22_OUT[12 : 0] on block total_link is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus sram/fifo_o_rd_ptr[12 : 0] on block
   total_link is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus sram/fifo_o_wr_ptr[12 : 0] on block
   total_link is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   wireless/Spi_Current_State[5]_GND_25_o_wide_mux_105_OUT[7 : 0] on block
   total_link is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   wireless/spi_cmd_data[127]_Spi_Current_State[5]_mux_139_OUT[127 : 0] on block
   total_link is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus wireless/_n2764[31 : 0] on block
   total_link is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   wireless/Main_Current_State[7]_Main_Cmd_Data[127]_wide_mux_261_OUT[63 : 0] on
   block total_link is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wireless/Int_Data_len[2 : 0] on block
   total_link is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus wireless/Int_Return_Data[12 : 0] on
   block total_link is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wireless/Main_Data_Check[31 : 0] on
   block total_link is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wireless/spi_cmd_data[127 : 0] on block
   total_link is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   wireless/Main_Current_State_Main_Current_State[7]_Main_Cmd_Data[127]_wide_mux
   _261_OUT[41 : 12] on block total_link is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   wireless/Main_Current_State_Main_Current_State[7]_Main_Data_len[7]_wide_mux_2
   62_OUT[4 : 1] on block total_link is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file total_link.edif ...
ngc2edif: Total memory usage is 86368 kilobytes

Parsing EDIF File [./planAhead_run_3/Total_link.data/cache/total_link_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/Total_link.data/cache/total_link_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'total_link' is not ideal for floorplanning, since the cellview 'total_link' defined in file 'total_link.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/TM/Desktop/FPGA/Total/Total_link/total_link.ucf]
Finished Parsing UCF File [C:/Users/TM/Desktop/FPGA/Total/Total_link/total_link.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances

Phase 0 | Netlist Checksum: ba2cb895
link_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 683.129 ; gain = 191.070
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/TM/Desktop/FPGA/Total/Total_link\planAhead_pid6656.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Apr 28 17:08:04 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
