

================================================================
== Vitis HLS Report for 'real_matmul'
================================================================
* Date:           Mon Feb  5 22:57:03 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1702501|  1702501|  17.025 ms|  17.025 ms|  1702502|  1702502|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                        |                                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1_fu_179  |real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1  |      603|      603|  6.030 us|  6.030 us|  603|  603|       no|
        |grp_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2_fu_190  |real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2  |      613|      613|  6.130 us|  6.130 us|  613|  613|       no|
        |grp_PerformMatrixCalculation_fu_202                                     |PerformMatrixCalculation                                     |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
        |grp_real_matmul_Pipeline_VITIS_LOOP_78_1_fu_215                         |real_matmul_Pipeline_VITIS_LOOP_78_1                         |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CallBlockMatmul  |  1702500|  1702500|      1362|          -|          -|  1250|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 20 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 21 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 22 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [real_matmul.cpp:19]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%MatC_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatC_DRAM"   --->   Operation 33 'read' 'MatC_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%MatB_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatB_DRAM"   --->   Operation 34 'read' 'MatB_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%MatA_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatA_DRAM"   --->   Operation 35 'read' 'MatA_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%MatA_BRAM = alloca i64 1" [real_matmul.cpp:30]   --->   Operation 36 'alloca' 'MatA_BRAM' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%MatA_BRAM_1 = alloca i64 1" [real_matmul.cpp:30]   --->   Operation 37 'alloca' 'MatA_BRAM_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%MatA_BRAM_2 = alloca i64 1" [real_matmul.cpp:30]   --->   Operation 38 'alloca' 'MatA_BRAM_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%MatA_BRAM_3 = alloca i64 1" [real_matmul.cpp:30]   --->   Operation 39 'alloca' 'MatA_BRAM_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%MatB_BRAM = alloca i64 1" [real_matmul.cpp:31]   --->   Operation 40 'alloca' 'MatB_BRAM' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%MatB_BRAM_1 = alloca i64 1" [real_matmul.cpp:31]   --->   Operation 41 'alloca' 'MatB_BRAM_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%MatB_BRAM_2 = alloca i64 1" [real_matmul.cpp:31]   --->   Operation 42 'alloca' 'MatB_BRAM_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%MatB_BRAM_3 = alloca i64 1" [real_matmul.cpp:31]   --->   Operation 43 'alloca' 'MatB_BRAM_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%MatC_BRAM = alloca i64 1"   --->   Operation 44 'alloca' 'MatC_BRAM' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln29 = store i11 0, i11 %counter" [real_matmul.cpp:29]   --->   Operation 45 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln29 = store i22 0, i22 %phi_mul" [real_matmul.cpp:29]   --->   Operation 46 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln29 = store i11 0, i11 %phi_urem" [real_matmul.cpp:29]   --->   Operation 47 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc" [real_matmul.cpp:29]   --->   Operation 48 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.52>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%phi_mul_load = load i22 %phi_mul" [real_matmul.cpp:29]   --->   Operation 49 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%counter_1 = load i11 %counter" [real_matmul.cpp:29]   --->   Operation 50 'load' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.25ns)   --->   "%add_ln29 = add i22 %phi_mul_load, i22 2622" [real_matmul.cpp:29]   --->   Operation 51 'add' 'add_ln29' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.63ns)   --->   "%icmp_ln29 = icmp_eq  i11 %counter_1, i11 1250" [real_matmul.cpp:29]   --->   Operation 52 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.63ns)   --->   "%counter_2 = add i11 %counter_1, i11 1" [real_matmul.cpp:29]   --->   Operation 53 'add' 'counter_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc.split, void %for.end" [real_matmul.cpp:29]   --->   Operation 54 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i22.i32.i32, i22 %phi_mul_load, i32 17, i32 21" [real_matmul.cpp:30]   --->   Operation 55 'partselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %tmp" [real_matmul.cpp:30]   --->   Operation 56 'zext' 'zext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp, i2 0" [real_matmul.cpp:30]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i7 %shl_ln" [real_matmul.cpp:30]   --->   Operation 58 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (4.52ns)   --->   "%mul_ln30 = mul i16 %zext_ln30_1, i16 300" [real_matmul.cpp:30]   --->   Operation 59 'mul' 'mul_ln30' <Predicate = (!icmp_ln29)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [3/3] (1.05ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30_1 = mul i14 %zext_ln30, i14 16184" [real_matmul.cpp:30]   --->   Operation 60 'mul' 'mul_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln29 = store i11 %counter_2, i11 %counter" [real_matmul.cpp:29]   --->   Operation 61 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln29 = store i22 %add_ln29, i22 %phi_mul" [real_matmul.cpp:29]   --->   Operation 62 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [real_matmul.cpp:42]   --->   Operation 63 'ret' 'ret_ln42' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i16 %mul_ln30" [real_matmul.cpp:30]   --->   Operation 64 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.52ns)   --->   "%add_ln30 = add i64 %zext_ln30_2, i64 %MatA_DRAM_read" [real_matmul.cpp:30]   --->   Operation 65 'add' 'add_ln30' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln30, i32 1, i32 63" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 66 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/3] (1.05ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30_1 = mul i14 %zext_ln30, i14 16184" [real_matmul.cpp:30]   --->   Operation 67 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i63 %trunc_ln" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 68 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i16 %mem, i64 %sext_ln48" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 69 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln30_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %counter_1, i2 0" [real_matmul.cpp:30]   --->   Operation 71 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i13 %shl_ln30_1" [real_matmul.cpp:30]   --->   Operation 72 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/3] (0.00ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30_1 = mul i14 %zext_ln30, i14 16184" [real_matmul.cpp:30]   --->   Operation 73 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_1 = add i14 %mul_ln30_1, i14 %zext_ln30_3" [real_matmul.cpp:30]   --->   Operation 74 'add' 'add_ln30_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 75 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 76 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_1 = add i14 %mul_ln30_1, i14 %zext_ln30_3" [real_matmul.cpp:30]   --->   Operation 76 'add' 'add_ln30_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 80 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 81 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 82 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %mem_addr, i32 600" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln48 = call void @real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1, i16 %mem, i63 %trunc_ln, i16 %MatA_BRAM_3, i16 %MatA_BRAM_2, i16 %MatA_BRAM_1, i16 %MatA_BRAM" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 83 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln48 = call void @real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1, i16 %mem, i63 %trunc_ln, i16 %MatA_BRAM_3, i16 %MatA_BRAM_2, i16 %MatA_BRAM_1, i16 %MatA_BRAM" [real_matmul.cpp:48->real_matmul.cpp:38]   --->   Operation 84 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.55>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%phi_urem_load = load i11 %phi_urem"   --->   Operation 85 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%empty_24 = trunc i11 %phi_urem_load"   --->   Operation 86 'trunc' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2, i16 %mem, i16 %MatB_BRAM_3, i16 %MatB_BRAM_2, i16 %MatB_BRAM_1, i16 %MatB_BRAM, i6 %empty_24, i64 %MatB_DRAM_read"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 88 [1/1] (1.63ns)   --->   "%add_ln29_2 = add i11 %phi_urem_load, i11 1" [real_matmul.cpp:29]   --->   Operation 88 'add' 'add_ln29_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/1] (1.63ns)   --->   "%icmp_ln29_1 = icmp_ult  i11 %add_ln29_2, i11 50" [real_matmul.cpp:29]   --->   Operation 89 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln29_1, i11 %add_ln29_2, i11 0" [real_matmul.cpp:29]   --->   Operation 90 'select' 'select_ln29' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln29 = store i11 %select_ln29, i11 %phi_urem" [real_matmul.cpp:29]   --->   Operation 91 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2, i16 %mem, i16 %MatB_BRAM_3, i16 %MatB_BRAM_2, i16 %MatB_BRAM_1, i16 %MatB_BRAM, i6 %empty_24, i64 %MatB_DRAM_read"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln39 = call void @PerformMatrixCalculation, i16 %MatA_BRAM, i16 %MatA_BRAM_1, i16 %MatA_BRAM_2, i16 %MatA_BRAM_3, i16 %MatB_BRAM, i16 %MatB_BRAM_1, i16 %MatB_BRAM_2, i16 %MatB_BRAM_3, i16 %MatC_BRAM" [real_matmul.cpp:39]   --->   Operation 93 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln39 = call void @PerformMatrixCalculation, i16 %MatA_BRAM, i16 %MatA_BRAM_1, i16 %MatA_BRAM_2, i16 %MatA_BRAM_3, i16 %MatB_BRAM, i16 %MatB_BRAM_1, i16 %MatB_BRAM_2, i16 %MatB_BRAM_3, i16 %MatC_BRAM" [real_matmul.cpp:39]   --->   Operation 94 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %add_ln30_1, i1 0" [real_matmul.cpp:30]   --->   Operation 95 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln30 = call void @real_matmul_Pipeline_VITIS_LOOP_78_1, i16 %mem, i7 %shl_ln, i64 %MatC_DRAM_read, i15 %tmp_1, i16 %MatC_BRAM" [real_matmul.cpp:30]   --->   Operation 96 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250" [real_matmul.cpp:30]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [real_matmul.cpp:29]   --->   Operation 98 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln30 = call void @real_matmul_Pipeline_VITIS_LOOP_78_1, i16 %mem, i7 %shl_ln, i64 %MatC_DRAM_read, i15 %tmp_1, i16 %MatC_BRAM" [real_matmul.cpp:30]   --->   Operation 99 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc" [real_matmul.cpp:29]   --->   Operation 100 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ MatA_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatB_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatC_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem               (alloca           ) [ 01111111111111111111]
phi_mul                (alloca           ) [ 01111111111111111111]
counter                (alloca           ) [ 01111111111111111111]
spectopmodule_ln19     (spectopmodule    ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000]
MatC_DRAM_read         (read             ) [ 00111111111111111111]
MatB_DRAM_read         (read             ) [ 00111111111111111111]
MatA_DRAM_read         (read             ) [ 00111111111111111111]
MatA_BRAM              (alloca           ) [ 00111111111111111111]
MatA_BRAM_1            (alloca           ) [ 00111111111111111111]
MatA_BRAM_2            (alloca           ) [ 00111111111111111111]
MatA_BRAM_3            (alloca           ) [ 00111111111111111111]
MatB_BRAM              (alloca           ) [ 00111111111111111111]
MatB_BRAM_1            (alloca           ) [ 00111111111111111111]
MatB_BRAM_2            (alloca           ) [ 00111111111111111111]
MatB_BRAM_3            (alloca           ) [ 00111111111111111111]
MatC_BRAM              (alloca           ) [ 00111111111111111111]
store_ln29             (store            ) [ 00000000000000000000]
store_ln29             (store            ) [ 00000000000000000000]
store_ln29             (store            ) [ 00000000000000000000]
br_ln29                (br               ) [ 00000000000000000000]
phi_mul_load           (load             ) [ 00000000000000000000]
counter_1              (load             ) [ 00011000000000000000]
add_ln29               (add              ) [ 00000000000000000000]
icmp_ln29              (icmp             ) [ 00111111111111111111]
counter_2              (add              ) [ 00000000000000000000]
br_ln29                (br               ) [ 00000000000000000000]
tmp                    (partselect       ) [ 00000000000000000000]
zext_ln30              (zext             ) [ 00011000000000000000]
shl_ln                 (bitconcatenate   ) [ 00011111111111111111]
zext_ln30_1            (zext             ) [ 00000000000000000000]
mul_ln30               (mul              ) [ 00010000000000000000]
store_ln29             (store            ) [ 00000000000000000000]
store_ln29             (store            ) [ 00000000000000000000]
ret_ln42               (ret              ) [ 00000000000000000000]
zext_ln30_2            (zext             ) [ 00000000000000000000]
add_ln30               (add              ) [ 00000000000000000000]
trunc_ln               (partselect       ) [ 00001111111111000000]
sext_ln48              (sext             ) [ 00000000000000000000]
mem_addr               (getelementptr    ) [ 00000111111100000000]
shl_ln30_1             (bitconcatenate   ) [ 00000000000000000000]
zext_ln30_3            (zext             ) [ 00000100000000000000]
mul_ln30_1             (mul              ) [ 00000100000000000000]
add_ln30_1             (add              ) [ 00000011111111111110]
empty                  (readreq          ) [ 00000000000000000000]
call_ln48              (call             ) [ 00000000000000000000]
phi_urem_load          (load             ) [ 00000000000000000000]
empty_24               (trunc            ) [ 00000000000000010000]
add_ln29_2             (add              ) [ 00000000000000000000]
icmp_ln29_1            (icmp             ) [ 00000000000000000000]
select_ln29            (select           ) [ 00000000000000000000]
store_ln29             (store            ) [ 00000000000000000000]
call_ln0               (call             ) [ 00000000000000000000]
call_ln39              (call             ) [ 00000000000000000000]
tmp_1                  (bitconcatenate   ) [ 00000000000000000001]
speclooptripcount_ln30 (speclooptripcount) [ 00000000000000000000]
specloopname_ln29      (specloopname     ) [ 00000000000000000000]
call_ln30              (call             ) [ 00000000000000000000]
br_ln29                (br               ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="MatA_DRAM">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_DRAM"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MatB_DRAM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_DRAM"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MatC_DRAM">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_DRAM"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PerformMatrixCalculation"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i14.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_matmul_Pipeline_VITIS_LOOP_78_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="phi_urem_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="phi_mul_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="counter_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="MatA_BRAM_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_BRAM/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="MatA_BRAM_1_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_BRAM_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="MatA_BRAM_2_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_BRAM_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="MatA_BRAM_3_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_BRAM_3/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="MatB_BRAM_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_BRAM/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="MatB_BRAM_1_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_BRAM_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="MatB_BRAM_2_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_BRAM_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="MatB_BRAM_3_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_BRAM_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="MatC_BRAM_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_BRAM/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="MatC_DRAM_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatC_DRAM_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="MatB_DRAM_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatB_DRAM_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="MatA_DRAM_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatA_DRAM_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_readreq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="63" slack="9"/>
<pin id="183" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="184" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="187" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/12 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="194" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="195" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="197" dir="0" index="6" bw="6" slack="0"/>
<pin id="198" dir="0" index="7" bw="64" slack="13"/>
<pin id="199" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_PerformMatrixCalculation_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="206" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="207" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="208" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="210" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="211" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="212" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="213" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/16 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_real_matmul_Pipeline_VITIS_LOOP_78_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="0"/>
<pin id="218" dir="0" index="2" bw="7" slack="16"/>
<pin id="219" dir="0" index="3" bw="64" slack="17"/>
<pin id="220" dir="0" index="4" bw="15" slack="0"/>
<pin id="221" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="222" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/18 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln29_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="11" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln29_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="22" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln29_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="11" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="phi_mul_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="22" slack="1"/>
<pin id="242" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="counter_1_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="1"/>
<pin id="245" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln29_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="22" slack="0"/>
<pin id="248" dir="0" index="1" bw="13" slack="0"/>
<pin id="249" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln29_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="0" index="1" bw="11" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="counter_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="22" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln30_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln30_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="mul_ln30_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln29_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="0" index="1" bw="11" slack="1"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln29_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="22" slack="0"/>
<pin id="303" dir="0" index="1" bw="22" slack="1"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln30_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln30_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="2"/>
<pin id="312" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="63" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="0" index="3" bw="7" slack="0"/>
<pin id="319" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln48_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="63" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="mem_addr_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="63" slack="0"/>
<pin id="330" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="shl_ln30_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="13" slack="0"/>
<pin id="336" dir="0" index="1" bw="11" slack="2"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_1/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln30_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="13" slack="0"/>
<pin id="343" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="phi_urem_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="13"/>
<pin id="347" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/14 "/>
</bind>
</comp>

<comp id="348" class="1004" name="empty_24_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_24/14 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln29_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/14 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln29_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="0" index="1" bw="7" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/14 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln29_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="11" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/14 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln29_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="0" index="1" bw="11" slack="13"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/14 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="15" slack="0"/>
<pin id="380" dir="0" index="1" bw="14" slack="13"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/18 "/>
</bind>
</comp>

<comp id="386" class="1007" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="0" index="1" bw="9" slack="0"/>
<pin id="389" dir="0" index="2" bw="13" slack="0"/>
<pin id="390" dir="1" index="3" bw="14" slack="13"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln30_1/2 add_ln30_1/4 "/>
</bind>
</comp>

<comp id="394" class="1005" name="phi_urem_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="11" slack="0"/>
<pin id="396" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="401" class="1005" name="phi_mul_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="22" slack="0"/>
<pin id="403" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="408" class="1005" name="counter_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="counter "/>
</bind>
</comp>

<comp id="415" class="1005" name="MatC_DRAM_read_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="17"/>
<pin id="417" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="MatC_DRAM_read "/>
</bind>
</comp>

<comp id="420" class="1005" name="MatB_DRAM_read_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="13"/>
<pin id="422" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="MatB_DRAM_read "/>
</bind>
</comp>

<comp id="425" class="1005" name="MatA_DRAM_read_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="2"/>
<pin id="427" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="MatA_DRAM_read "/>
</bind>
</comp>

<comp id="430" class="1005" name="counter_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="2"/>
<pin id="432" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="counter_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="zext_ln30_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="14" slack="1"/>
<pin id="440" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30 "/>
</bind>
</comp>

<comp id="443" class="1005" name="shl_ln_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="16"/>
<pin id="445" dir="1" index="1" bw="7" slack="16"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="448" class="1005" name="mul_ln30_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="1"/>
<pin id="450" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30 "/>
</bind>
</comp>

<comp id="453" class="1005" name="trunc_ln_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="63" slack="1"/>
<pin id="455" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="459" class="1005" name="mem_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="1"/>
<pin id="461" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="zext_ln30_3_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="14" slack="1"/>
<pin id="466" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_3 "/>
</bind>
</comp>

<comp id="469" class="1005" name="add_ln30_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="14" slack="13"/>
<pin id="471" dir="1" index="1" bw="14" slack="13"/>
</pin_list>
<bind>
<opset="add_ln30_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="empty_24_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="1"/>
<pin id="476" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_24 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="15" slack="1"/>
<pin id="481" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="78" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="80" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="188"><net_src comp="84" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="200"><net_src comp="86" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="214"><net_src comp="90" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="223"><net_src comp="96" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="243" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="243" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="240" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="64" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="277"><net_src comp="264" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="66" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="264" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="68" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="258" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="246" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="74" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="309" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="8" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="331"><net_src comp="0" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="327" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="339"><net_src comp="82" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="68" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="344"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="190" pin=6"/></net>

<net id="357"><net_src comp="345" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="88" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="353" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="92" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="94" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="385"><net_src comp="378" pin="3"/><net_sink comp="215" pin=4"/></net>

<net id="391"><net_src comp="274" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="72" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="341" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="106" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="404"><net_src comp="110" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="411"><net_src comp="114" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="418"><net_src comp="154" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="215" pin=3"/></net>

<net id="423"><net_src comp="160" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="190" pin=7"/></net>

<net id="428"><net_src comp="166" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="433"><net_src comp="243" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="441"><net_src comp="274" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="446"><net_src comp="278" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="451"><net_src comp="290" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="456"><net_src comp="314" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="462"><net_src comp="327" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="467"><net_src comp="341" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="472"><net_src comp="386" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="477"><net_src comp="348" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="190" pin=6"/></net>

<net id="482"><net_src comp="378" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="215" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {18 19 }
 - Input state : 
	Port: real_matmul : mem | {4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: real_matmul : MatA_DRAM | {1 }
	Port: real_matmul : MatB_DRAM | {1 }
	Port: real_matmul : MatC_DRAM | {1 }
  - Chain level:
	State 1
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1
	State 2
		add_ln29 : 1
		icmp_ln29 : 1
		counter_2 : 1
		br_ln29 : 2
		tmp : 1
		zext_ln30 : 2
		shl_ln : 2
		zext_ln30_1 : 3
		mul_ln30 : 4
		mul_ln30_1 : 3
		store_ln29 : 2
		store_ln29 : 2
	State 3
		add_ln30 : 1
		trunc_ln : 2
	State 4
		mem_addr : 1
		empty : 2
		zext_ln30_3 : 1
		add_ln30_1 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		empty_24 : 1
		call_ln0 : 2
		add_ln29_2 : 1
		icmp_ln29_1 : 2
		select_ln29 : 3
		store_ln29 : 4
	State 15
	State 16
	State 17
	State 18
		call_ln30 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1_fu_179 |    0    |    0    |    64   |    78   |
|   call   | grp_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2_fu_190 |    0    |    0    |   152   |   269   |
|          |                   grp_PerformMatrixCalculation_fu_202                  |   150   | 378.838 |  39079  |  27955  |
|          |             grp_real_matmul_Pipeline_VITIS_LOOP_78_1_fu_215            |    0    |  1.588  |   225   |   305   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             add_ln29_fu_246                            |    0    |    0    |    0    |    29   |
|    add   |                            counter_2_fu_258                            |    0    |    0    |    0    |    12   |
|          |                             add_ln30_fu_309                            |    0    |    0    |    0    |    71   |
|          |                            add_ln29_2_fu_353                           |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                             mul_ln30_fu_290                            |    0    |    0    |    0    |    63   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                            icmp_ln29_fu_252                            |    0    |    0    |    0    |    12   |
|          |                           icmp_ln29_1_fu_359                           |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                           select_ln29_fu_365                           |    0    |    0    |    0    |    11   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                               grp_fu_386                               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                       MatC_DRAM_read_read_fu_154                       |    0    |    0    |    0    |    0    |
|   read   |                       MatB_DRAM_read_read_fu_160                       |    0    |    0    |    0    |    0    |
|          |                       MatA_DRAM_read_read_fu_166                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                           grp_readreq_fu_172                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                               tmp_fu_264                               |    0    |    0    |    0    |    0    |
|          |                             trunc_ln_fu_314                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            zext_ln30_fu_274                            |    0    |    0    |    0    |    0    |
|   zext   |                           zext_ln30_1_fu_286                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln30_2_fu_306                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln30_3_fu_341                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              shl_ln_fu_278                             |    0    |    0    |    0    |    0    |
|bitconcatenate|                            shl_ln30_1_fu_334                           |    0    |    0    |    0    |    0    |
|          |                              tmp_1_fu_378                              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                            sext_ln48_fu_324                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                             empty_24_fu_348                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                        |   151   | 380.426 |  39520  |  28829  |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
| MatA_BRAM |    1   |    0   |    0   |    0   |
|MatA_BRAM_1|    1   |    0   |    0   |    0   |
|MatA_BRAM_2|    1   |    0   |    0   |    0   |
|MatA_BRAM_3|    1   |    0   |    0   |    0   |
| MatB_BRAM |    1   |    0   |    0   |    0   |
|MatB_BRAM_1|    1   |    0   |    0   |    0   |
|MatB_BRAM_2|    1   |    0   |    0   |    0   |
|MatB_BRAM_3|    1   |    0   |    0   |    0   |
| MatC_BRAM |    0   |   16   |    4   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   16   |    4   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|MatA_DRAM_read_reg_425|   64   |
|MatB_DRAM_read_reg_420|   64   |
|MatC_DRAM_read_reg_415|   64   |
|  add_ln30_1_reg_469  |   14   |
|   counter_1_reg_430  |   11   |
|    counter_reg_408   |   11   |
|   empty_24_reg_474   |    6   |
|   mem_addr_reg_459   |   16   |
|   mul_ln30_reg_448   |   16   |
|    phi_mul_reg_401   |   22   |
|   phi_urem_reg_394   |   11   |
|    shl_ln_reg_443    |    7   |
|     tmp_1_reg_479    |   15   |
|   trunc_ln_reg_453   |   63   |
|  zext_ln30_3_reg_464 |   14   |
|   zext_ln30_reg_438  |   14   |
+----------------------+--------+
|         Total        |   412  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Comp                                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                           grp_readreq_fu_172                           |  p1  |   2  |  16  |   32   ||    9    |
| grp_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2_fu_190 |  p6  |   2  |   6  |   12   ||    9    |
|             grp_real_matmul_Pipeline_VITIS_LOOP_78_1_fu_215            |  p4  |   2  |  15  |   30   ||    9    |
|                               grp_fu_386                               |  p0  |   2  |   5  |   10   ||    9    |
|                               grp_fu_386                               |  p1  |   2  |   9  |   18   ||    9    |
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Total                                 |      |      |      |   102  ||   7.94  ||    45   |
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   151  |   380  |  39520 |  28829 |    -   |
|   Memory  |    8   |    -   |    -   |   16   |    4   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   412  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   151  |   388  |  39948 |  28878 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
