(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-09-06T12:14:03Z")
 (DESIGN "Design01")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Design01")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Net_158.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_3.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_4.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_5.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_6.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_1\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT MODIN11_0.q MODIN11_0.main_5 (2.522:2.522:2.522))
    (INTERCONNECT MODIN11_0.q MODIN11_1.main_5 (3.438:3.438:3.438))
    (INTERCONNECT MODIN11_0.q \\Timer_4\:TimerUDB\:capt_int_temp\\.main_5 (2.522:2.522:2.522))
    (INTERCONNECT MODIN11_1.q MODIN11_0.main_4 (3.337:3.337:3.337))
    (INTERCONNECT MODIN11_1.q MODIN11_1.main_4 (2.294:2.294:2.294))
    (INTERCONNECT MODIN11_1.q \\Timer_4\:TimerUDB\:capt_int_temp\\.main_4 (3.346:3.346:3.346))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN11_0.main_7 (2.699:2.699:2.699))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN11_1.main_7 (3.593:3.593:3.593))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_4\:TimerUDB\:capt_int_temp\\.main_7 (2.700:2.700:2.700))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN11_0.main_6 (2.555:2.555:2.555))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN11_1.main_6 (3.434:3.434:3.434))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_4\:TimerUDB\:capt_int_temp\\.main_6 (2.563:2.563:2.563))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_5 (4.101:4.101:4.101))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_5 (6.371:6.371:6.371))
    (INTERCONNECT MODIN5_0.q \\Timer_2\:TimerUDB\:capt_int_temp\\.main_5 (6.351:6.351:6.351))
    (INTERCONNECT MODIN5_1.q MODIN5_0.main_4 (3.705:3.705:3.705))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_4 (2.767:2.767:2.767))
    (INTERCONNECT MODIN5_1.q \\Timer_2\:TimerUDB\:capt_int_temp\\.main_4 (2.779:2.779:2.779))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN5_0.main_7 (2.318:2.318:2.318))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN5_1.main_7 (3.359:3.359:3.359))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_2\:TimerUDB\:capt_int_temp\\.main_7 (3.344:3.344:3.344))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN5_0.main_6 (2.344:2.344:2.344))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN5_1.main_6 (4.662:4.662:4.662))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_2\:TimerUDB\:capt_int_temp\\.main_6 (4.101:4.101:4.101))
    (INTERCONNECT MODIN8_0.q MODIN8_0.main_5 (4.554:4.554:4.554))
    (INTERCONNECT MODIN8_0.q MODIN8_1.main_5 (3.515:3.515:3.515))
    (INTERCONNECT MODIN8_0.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_5 (4.441:4.441:4.441))
    (INTERCONNECT MODIN8_1.q MODIN8_0.main_4 (2.593:2.593:2.593))
    (INTERCONNECT MODIN8_1.q MODIN8_1.main_4 (2.589:2.589:2.589))
    (INTERCONNECT MODIN8_1.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_4 (3.518:3.518:3.518))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_0.main_7 (3.984:3.984:3.984))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_1.main_7 (3.965:3.965:3.965))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_3\:TimerUDB\:capt_int_temp\\.main_7 (2.896:2.896:2.896))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_0.main_6 (3.971:3.971:3.971))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_1.main_6 (3.958:3.958:3.958))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_3\:TimerUDB\:capt_int_temp\\.main_6 (2.884:2.884:2.884))
    (INTERCONNECT Motor_1_ENA\(0\).pad_out Motor_1_ENA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_ENB\(0\).pad_out Motor_2_ENB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.interrupt isr_6.interrupt (7.858:7.858:7.858))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_0 (3.108:3.108:3.108))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\Counter_ColorSensor\:CounterUDB\:reload\\.main_0 (3.108:3.108:3.108))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.reset (8.341:8.341:8.341))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.reset (5.547:5.547:5.547))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.ar_0 (8.378:8.378:8.378))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_0 (7.022:7.022:7.022))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_0 (6.751:6.751:6.751))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:status_0\\.ar_0 (3.154:3.154:3.154))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.ar_0 (8.378:8.378:8.378))
    (INTERCONNECT \\PWM_Slave\:PWMHW\\.cmp Motor_2_ENB\(0\).pin_input (3.684:3.684:3.684))
    (INTERCONNECT Net_158.q isr_1.interrupt (9.420:9.420:9.420))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Front_Echo_1\(0\).fb MODIN5_0.main_0 (8.946:8.946:8.946))
    (INTERCONNECT Front_Echo_1\(0\).fb MODIN5_1.main_0 (7.609:7.609:7.609))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_2\:TimerUDB\:capt_fifo_load\\.main_0 (6.915:6.915:6.915))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_2\:TimerUDB\:capt_int_temp\\.main_0 (6.915:6.915:6.915))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_2\:TimerUDB\:capture_last\\.main_0 (7.609:7.609:7.609))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_2\:TimerUDB\:run_mode\\.main_0 (7.345:7.345:7.345))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_2\:TimerUDB\:timer_enable\\.main_0 (7.345:7.345:7.345))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN11_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN11_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN8_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN8_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Front_Trigger_1\(0\).fb MODIN5_0.main_1 (9.593:9.593:9.593))
    (INTERCONNECT Front_Trigger_1\(0\).fb MODIN5_1.main_1 (8.069:8.069:8.069))
    (INTERCONNECT Front_Trigger_1\(0\).fb \\Timer_2\:TimerUDB\:capt_int_temp\\.main_1 (8.083:8.083:8.083))
    (INTERCONNECT Front_Trigger_1\(0\).fb \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.reset (8.074:8.074:8.074))
    (INTERCONNECT Front_Trigger_1\(0\).fb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (9.179:9.179:9.179))
    (INTERCONNECT Front_Trigger_1\(0\).fb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (8.749:8.749:8.749))
    (INTERCONNECT Front_Trigger_1\(0\).fb \\Timer_2\:TimerUDB\:timer_enable\\.main_1 (9.741:9.741:9.741))
    (INTERCONNECT Front_Trigger_1\(0\).fb \\Timer_2\:TimerUDB\:trig_disable\\.main_0 (9.741:9.741:9.741))
    (INTERCONNECT Right_Echo\(0\).fb MODIN8_0.main_0 (8.214:8.214:8.214))
    (INTERCONNECT Right_Echo\(0\).fb MODIN8_1.main_0 (8.195:8.195:8.195))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_0 (6.704:6.704:6.704))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:capt_int_temp\\.main_0 (6.704:6.704:6.704))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:capture_last\\.main_0 (6.704:6.704:6.704))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:run_mode\\.main_1 (8.026:8.026:8.026))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:timer_enable\\.main_1 (8.026:8.026:8.026))
    (INTERCONNECT \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_3.interrupt (6.220:6.220:6.220))
    (INTERCONNECT Right_Trigger\(0\).fb MODIN8_0.main_3 (9.019:9.019:9.019))
    (INTERCONNECT Right_Trigger\(0\).fb MODIN8_1.main_3 (8.997:8.997:8.997))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:capt_int_temp\\.main_3 (7.928:7.928:7.928))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.reset (8.403:8.403:8.403))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (8.977:8.977:8.977))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (7.953:7.953:7.953))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:timer_enable\\.main_5 (7.924:7.924:7.924))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:trig_disable\\.main_3 (7.924:7.924:7.924))
    (INTERCONNECT Left_Echo\(0\).fb MODIN11_0.main_0 (5.641:5.641:5.641))
    (INTERCONNECT Left_Echo\(0\).fb MODIN11_1.main_0 (6.492:6.492:6.492))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:capt_fifo_load\\.main_0 (5.641:5.641:5.641))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:capt_int_temp\\.main_0 (5.673:5.673:5.673))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:capture_last\\.main_0 (5.641:5.641:5.641))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:run_mode\\.main_1 (5.633:5.633:5.633))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:timer_enable\\.main_1 (5.633:5.633:5.633))
    (INTERCONNECT \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_4.interrupt (8.467:8.467:8.467))
    (INTERCONNECT Left_Trigger\(0\).fb MODIN11_0.main_3 (8.684:8.684:8.684))
    (INTERCONNECT Left_Trigger\(0\).fb MODIN11_1.main_3 (9.560:9.560:9.560))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:capt_int_temp\\.main_3 (6.974:6.974:6.974))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.reset (8.143:8.143:8.143))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (7.792:7.792:7.792))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (7.791:7.791:7.791))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:timer_enable\\.main_5 (7.809:7.809:7.809))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:trig_disable\\.main_3 (7.809:7.809:7.809))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:capt_fifo_load\\.main_0 (7.909:7.909:7.909))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:capt_int_temp\\.main_2 (6.091:6.091:6.091))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:capture_last\\.main_0 (8.465:8.465:8.465))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_2 (7.909:7.909:7.909))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_2 (8.465:8.465:8.465))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:run_mode\\.main_1 (6.106:6.106:6.106))
    (INTERCONNECT Front_Echo_2\(0\).fb \\Timer_5\:TimerUDB\:timer_enable\\.main_1 (6.106:6.106:6.106))
    (INTERCONNECT \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_5.interrupt (7.098:7.098:7.098))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:capt_int_temp\\.main_6 (10.330:10.330:10.330))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_6 (9.403:9.403:9.403))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_6 (8.844:8.844:8.844))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.reset (6.885:6.885:6.885))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (7.561:7.561:7.561))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (8.435:8.435:8.435))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:timer_enable\\.main_5 (6.817:6.817:6.817))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:trig_disable\\.main_3 (6.817:6.817:6.817))
    (INTERCONNECT Net_288.q \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.main_0 (5.363:5.363:5.363))
    (INTERCONNECT Net_288.q \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.main_0 (3.688:3.688:3.688))
    (INTERCONNECT Net_288.q \\Counter_ColorSensor\:CounterUDB\:reload\\.main_1 (5.363:5.363:5.363))
    (INTERCONNECT CS_out\(0\).fb \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_3 (4.712:4.712:4.712))
    (INTERCONNECT CS_out\(0\).fb \\Counter_ColorSensor\:CounterUDB\:count_stored_i\\.main_0 (4.712:4.712:4.712))
    (INTERCONNECT \\PWM_Master\:PWMHW\\.cmp Motor_1_ENA\(0\).pin_input (7.863:7.863:7.863))
    (INTERCONNECT Motor_1_Phase_A\(0\).fb \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.378:5.378:5.378))
    (INTERCONNECT Motor_1_Phase_B\(0\).fb \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.main_0 (4.675:4.675:4.675))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_2 (4.932:4.932:4.932))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_3 (4.932:4.932:4.932))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (4.932:4.932:4.932))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_1 (8.792:8.792:8.792))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_9 (5.648:5.648:5.648))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_8 (6.572:6.572:6.572))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_6 (5.648:5.648:5.648))
    (INTERCONNECT \\PWM_SmallServo\:PWMHW\\.cmp small_servo\(0\).pin_input (8.643:8.643:8.643))
    (INTERCONNECT Net_47.q Tx_1\(0\).pin_input (5.373:5.373:5.373))
    (INTERCONNECT \\PWM_BigServo\:PWMHW\\.cmp big_servo\(0\).pin_input (3.779:3.779:3.779))
    (INTERCONNECT \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_2.interrupt (7.038:7.038:7.038))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_288.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_Phase_A\(0\).fb \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.548:6.548:6.548))
    (INTERCONNECT Motor_2_Phase_B\(0\).fb \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.558:5.558:5.558))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_ColorSensor\:CounterUDB\:prevCompare\\.main_0 (6.216:6.216:6.216))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_ColorSensor\:CounterUDB\:status_0\\.main_0 (6.216:6.216:6.216))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_0 (2.914:2.914:2.914))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (4.776:4.776:4.776))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (5.324:5.324:5.324))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (6.242:6.242:6.242))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (2.919:2.919:2.919))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_stored_i\\.q \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_2 (2.283:2.283:2.283))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.q \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_1 (4.878:4.878:4.878))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.q \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_1 (2.626:2.626:2.626))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (4.423:4.423:4.423))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (3.861:3.861:3.861))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (6.570:6.570:6.570))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (7.132:7.132:7.132))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (7.628:7.628:7.628))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_3 (3.968:3.968:3.968))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_ColorSensor\:CounterUDB\:overflow_status\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:overflow_status\\.q \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (5.537:5.537:5.537))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_2 (3.996:3.996:3.996))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.main_0 (2.324:2.324:2.324))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:overflow_status\\.main_0 (2.324:2.324:2.324))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:reload\\.main_3 (3.996:3.996:3.996))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.q \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.main_1 (3.672:3.672:3.672))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.q \\Counter_ColorSensor\:CounterUDB\:reload\\.main_2 (3.672:3.672:3.672))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:prevCompare\\.q \\Counter_ColorSensor\:CounterUDB\:status_0\\.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (3.095:3.095:3.095))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (3.094:3.094:3.094))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (4.183:4.183:4.183))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (4.184:4.184:4.184))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:status_0\\.q \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (6.213:6.213:6.213))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.624:5.624:5.624))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_288.main_1 (3.224:3.224:3.224))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_ColorSensor\:PWMUDB\:prevCompare1\\.main_0 (3.258:3.258:3.258))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_ColorSensor\:PWMUDB\:status_0\\.main_1 (4.933:4.933:4.933))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_0 (2.328:2.328:2.328))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_0 (2.328:2.328:2.328))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:prevCompare1\\.q \\PWM_ColorSensor\:PWMUDB\:status_0\\.main_0 (3.670:3.670:3.670))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q Net_288.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_1 (2.291:2.291:2.291))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.366:3.366:3.366))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.369:3.369:3.369))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:status_2\\.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_1 (2.291:2.291:2.291))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:status_0\\.q \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.941:2.941:2.941))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:status_2\\.q \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.status_2 (6.733:6.733:6.733))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.status_3 (3.659:3.659:3.659))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_2 (3.547:3.547:3.547))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.924:2.924:2.924))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.925:2.925:2.925))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:status_2\\.main_1 (3.547:3.547:3.547))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_2 (3.547:3.547:3.547))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.q \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_3 (2.313:2.313:2.313))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.q \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_3 (2.313:2.313:2.313))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (6.838:6.838:6.838))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.main_0 (6.836:6.836:6.836))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.835:2.835:2.835))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.786:2.786:2.786))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.771:2.771:2.771))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_2 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Net_1275\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.243:2.243:2.243))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Net_530\\.main_2 (2.243:2.243:2.243))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Net_611\\.main_2 (2.243:2.243:2.243))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (4.774:4.774:4.774))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (4.775:4.775:4.775))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (6.773:6.773:6.773))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_1 (4.211:4.211:4.211))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.664:6.664:6.664))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.202:4.202:4.202))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.202:4.202:4.202))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Net_1275\\.main_0 (4.211:4.211:4.211))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (5.584:5.584:5.584))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.307:2.307:2.307))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_2 (7.833:7.833:7.833))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (7.833:7.833:7.833))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Net_1203\\.main_1 (5.444:5.444:5.444))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (7.258:7.258:7.258))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (7.232:7.232:7.232))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_1251\\.main_0 (2.522:2.522:2.522))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_1251_split\\.main_0 (2.522:2.522:2.522))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_530\\.main_1 (2.522:2.522:2.522))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_611\\.main_1 (2.522:2.522:2.522))
    (INTERCONNECT \\QuadDec_1\:Net_1251_split\\.q \\QuadDec_1\:Net_1251\\.main_7 (2.222:2.222:2.222))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_0 (9.204:9.204:9.204))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (9.787:9.787:9.787))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1203\\.main_0 (4.384:4.384:4.384))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1251\\.main_1 (10.183:10.183:10.183))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1251_split\\.main_1 (9.659:9.659:9.659))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1260\\.main_0 (3.597:3.597:3.597))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_2 (12.456:12.456:12.456))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:error\\.main_0 (4.503:4.503:4.503))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_0 (4.384:4.384:4.384))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_0 (4.503:4.503:4.503))
    (INTERCONNECT \\QuadDec_1\:Net_1275\\.q \\QuadDec_1\:Net_530\\.main_0 (6.810:6.810:6.810))
    (INTERCONNECT \\QuadDec_1\:Net_1275\\.q \\QuadDec_1\:Net_611\\.main_0 (6.810:6.810:6.810))
    (INTERCONNECT \\QuadDec_1\:Net_530\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_0 (2.260:2.260:2.260))
    (INTERCONNECT \\QuadDec_1\:Net_611\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_1 (2.236:2.236:2.236))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1203\\.main_4 (2.580:2.580:2.580))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1251\\.main_4 (9.844:9.844:9.844))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1251_split\\.main_4 (6.075:6.075:6.075))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1260\\.main_1 (3.496:3.496:3.496))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_3 (9.854:9.854:9.854))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:error\\.main_3 (2.581:2.581:2.581))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_3 (2.580:2.580:2.580))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_3 (2.581:2.581:2.581))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.main_0 (6.241:6.241:6.241))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_0 (6.241:6.241:6.241))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_2 (2.310:2.310:2.310))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1203\\.main_2 (6.738:6.738:6.738))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1251\\.main_2 (8.513:8.513:8.513))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1251_split\\.main_2 (8.525:8.525:8.525))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:error\\.main_1 (6.757:6.757:6.757))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_3 (3.516:3.516:3.516))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_1 (6.738:6.738:6.738))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_1 (6.757:6.757:6.757))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1203\\.main_3 (4.998:4.998:4.998))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1251\\.main_3 (5.494:5.494:5.494))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1251_split\\.main_3 (4.959:4.959:4.959))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:error\\.main_2 (5.009:5.009:5.009))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_3 (3.210:3.210:3.210))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_2 (4.998:4.998:4.998))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_2 (5.009:5.009:5.009))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1203\\.main_6 (2.588:2.588:2.588))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1251\\.main_6 (4.384:4.384:4.384))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1251_split\\.main_6 (4.395:4.395:4.395))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1260\\.main_3 (3.505:3.505:3.505))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:error\\.main_5 (2.591:2.591:2.591))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_5 (2.588:2.588:2.588))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_5 (2.591:2.591:2.591))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1203\\.main_5 (2.908:2.908:2.908))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1251\\.main_5 (5.783:5.783:5.783))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1251_split\\.main_5 (4.885:4.885:4.885))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1260\\.main_2 (3.823:3.823:3.823))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:error\\.main_4 (2.907:2.907:2.907))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_4 (2.908:2.908:2.908))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_4 (2.907:2.907:2.907))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.916:2.916:2.916))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.916:2.916:2.916))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.341:2.341:2.341))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.101:3.101:3.101))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.099:3.099:3.099))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.287:2.287:2.287))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_2 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Net_1275\\.main_1 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.main_1 (4.068:4.068:4.068))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Net_530\\.main_2 (6.867:6.867:6.867))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Net_611\\.main_2 (6.867:6.867:6.867))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.797:2.797:2.797))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.771:2.771:2.771))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.907:5.907:5.907))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_1 (4.222:4.222:4.222))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.589:6.589:6.589))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.250:4.250:4.250))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.250:4.250:4.250))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Net_1275\\.main_0 (4.222:4.222:4.222))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.317:2.317:2.317))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.208:3.208:3.208))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.208:3.208:3.208))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Net_1203\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (6.666:6.666:6.666))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (7.210:7.210:7.210))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_1251\\.main_0 (4.422:4.422:4.422))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_1251_split\\.main_0 (4.576:4.576:4.576))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_530\\.main_1 (5.131:5.131:5.131))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_611\\.main_1 (5.131:5.131:5.131))
    (INTERCONNECT \\QuadDec_2\:Net_1251_split\\.q \\QuadDec_2\:Net_1251\\.main_7 (2.285:2.285:2.285))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_0 (3.374:3.374:3.374))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (3.395:3.395:3.395))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1203\\.main_0 (3.091:3.091:3.091))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1251\\.main_1 (5.792:5.792:5.792))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1251_split\\.main_1 (5.220:5.220:5.220))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1260\\.main_0 (3.373:3.373:3.373))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_2 (4.019:4.019:4.019))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:error\\.main_0 (3.373:3.373:3.373))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_0 (3.091:3.091:3.091))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_0 (5.792:5.792:5.792))
    (INTERCONNECT \\QuadDec_2\:Net_1275\\.q \\QuadDec_2\:Net_530\\.main_0 (2.911:2.911:2.911))
    (INTERCONNECT \\QuadDec_2\:Net_1275\\.q \\QuadDec_2\:Net_611\\.main_0 (2.911:2.911:2.911))
    (INTERCONNECT \\QuadDec_2\:Net_530\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\QuadDec_2\:Net_611\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_1 (2.314:2.314:2.314))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1203\\.main_4 (2.586:2.586:2.586))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1251\\.main_4 (3.815:3.815:3.815))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1251_split\\.main_4 (3.837:3.837:3.837))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1260\\.main_1 (2.588:2.588:2.588))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_3 (3.852:3.852:3.852))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:error\\.main_3 (2.588:2.588:2.588))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_3 (2.586:2.586:2.586))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_3 (3.815:3.815:3.815))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1203\\.main_2 (5.046:5.046:5.046))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1251\\.main_2 (6.456:6.456:6.456))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1251_split\\.main_2 (5.891:5.891:5.891))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:error\\.main_1 (4.059:4.059:4.059))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_1 (5.046:5.046:5.046))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_1 (6.456:6.456:6.456))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.main_0 (9.511:9.511:9.511))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_0 (9.511:9.511:9.511))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1203\\.main_3 (7.958:7.958:7.958))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1251\\.main_3 (6.877:6.877:6.877))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1251_split\\.main_3 (6.895:6.895:6.895))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:error\\.main_2 (7.944:7.944:7.944))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_3 (3.253:3.253:3.253))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_2 (7.958:7.958:7.958))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_2 (6.877:6.877:6.877))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1203\\.main_6 (2.593:2.593:2.593))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1251\\.main_6 (4.998:4.998:4.998))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1251_split\\.main_6 (4.442:4.442:4.442))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1260\\.main_3 (2.598:2.598:2.598))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:error\\.main_5 (2.598:2.598:2.598))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_5 (2.593:2.593:2.593))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_5 (4.998:4.998:4.998))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1203\\.main_5 (5.274:5.274:5.274))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1251\\.main_5 (4.176:4.176:4.176))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1251_split\\.main_5 (3.596:3.596:3.596))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1260\\.main_2 (5.268:5.268:5.268))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:error\\.main_4 (5.268:5.268:5.268))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_4 (5.274:5.274:5.274))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_4 (4.176:4.176:4.176))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_158.main_0 (3.487:3.487:3.487))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (3.494:3.494:3.494))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (3.496:3.496:3.496))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (2.258:2.258:2.258))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:status_tc\\.main_0 (3.487:3.487:3.487))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb Net_158.main_1 (3.595:3.595:3.595))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.599:3.599:3.599))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.726:3.726:3.726))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.815:2.815:2.815))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:status_tc\\.main_1 (3.595:3.595:3.595))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.855:2.855:2.855))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.854:2.854:2.854))
    (INTERCONNECT \\Timer_1\:TimerUDB\:status_tc\\.q \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_0 (4.242:4.242:4.242))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capt_fifo_load\\.q \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (4.475:4.475:4.475))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capt_fifo_load\\.q \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.518:3.518:3.518))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capt_int_temp\\.q \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.314:2.314:2.314))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capture_last\\.q MODIN5_0.main_2 (4.806:4.806:4.806))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capture_last\\.q MODIN5_1.main_2 (3.181:3.181:3.181))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capture_last\\.q \\Timer_2\:TimerUDB\:capt_fifo_load\\.main_1 (3.457:3.457:3.457))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capture_last\\.q \\Timer_2\:TimerUDB\:capt_int_temp\\.main_2 (3.457:3.457:3.457))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_2\:TimerUDB\:run_mode\\.main_1 (2.881:2.881:2.881))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_2\:TimerUDB\:timer_enable\\.main_2 (2.881:2.881:2.881))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.897:2.897:2.897))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.897:2.897:2.897))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:status_tc\\.main_1 (2.913:2.913:2.913))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:timer_enable\\.main_5 (2.913:2.913:2.913))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:trig_disable\\.main_3 (2.913:2.913:2.913))
    (INTERCONNECT \\Timer_2\:TimerUDB\:run_mode\\.q \\Timer_2\:TimerUDB\:status_tc\\.main_0 (2.287:2.287:2.287))
    (INTERCONNECT \\Timer_2\:TimerUDB\:run_mode\\.q \\Timer_2\:TimerUDB\:timer_enable\\.main_4 (2.287:2.287:2.287))
    (INTERCONNECT \\Timer_2\:TimerUDB\:run_mode\\.q \\Timer_2\:TimerUDB\:trig_disable\\.main_2 (2.287:2.287:2.287))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Timer_2\:TimerUDB\:status_tc\\.q \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q MODIN5_0.main_3 (5.654:5.654:5.654))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q MODIN5_1.main_3 (4.730:4.730:4.730))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:capt_fifo_load\\.main_2 (5.680:5.680:5.680))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:capt_int_temp\\.main_3 (5.680:5.680:5.680))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (6.413:6.413:6.413))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (6.262:6.262:6.262))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:timer_enable\\.main_3 (6.390:6.390:6.390))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:trig_disable\\.main_1 (6.390:6.390:6.390))
    (INTERCONNECT \\Timer_2\:TimerUDB\:trig_disable\\.q \\Timer_2\:TimerUDB\:timer_enable\\.main_6 (2.306:2.306:2.306))
    (INTERCONNECT \\Timer_2\:TimerUDB\:trig_disable\\.q \\Timer_2\:TimerUDB\:trig_disable\\.main_4 (2.306:2.306:2.306))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_fifo_load\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (4.376:4.376:4.376))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_fifo_load\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.831:3.831:3.831))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_int_temp\\.q \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.899:2.899:2.899))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capture_last\\.q MODIN8_0.main_1 (3.386:3.386:3.386))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capture_last\\.q MODIN8_1.main_1 (3.370:3.370:3.370))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capture_last\\.q \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capture_last\\.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_3\:TimerUDB\:run_mode\\.main_0 (2.315:2.315:2.315))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_3\:TimerUDB\:timer_enable\\.main_0 (2.315:2.315:2.315))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.887:2.887:2.887))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.884:2.884:2.884))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:status_tc\\.main_1 (2.897:2.897:2.897))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:timer_enable\\.main_4 (2.897:2.897:2.897))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:trig_disable\\.main_2 (2.897:2.897:2.897))
    (INTERCONNECT \\Timer_3\:TimerUDB\:run_mode\\.q \\Timer_3\:TimerUDB\:status_tc\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_3\:TimerUDB\:run_mode\\.q \\Timer_3\:TimerUDB\:timer_enable\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_3\:TimerUDB\:run_mode\\.q \\Timer_3\:TimerUDB\:trig_disable\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.304:2.304:2.304))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.306:2.306:2.306))
    (INTERCONNECT \\Timer_3\:TimerUDB\:status_tc\\.q \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q MODIN8_0.main_2 (5.276:5.276:5.276))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q MODIN8_1.main_2 (5.260:5.260:5.260))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_2 (4.189:4.189:4.189))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_2 (4.189:4.189:4.189))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (3.280:3.280:3.280))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.301:3.301:3.301))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:timer_enable\\.main_2 (3.290:3.290:3.290))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:trig_disable\\.main_0 (3.290:3.290:3.290))
    (INTERCONNECT \\Timer_3\:TimerUDB\:trig_disable\\.q \\Timer_3\:TimerUDB\:timer_enable\\.main_6 (2.319:2.319:2.319))
    (INTERCONNECT \\Timer_3\:TimerUDB\:trig_disable\\.q \\Timer_3\:TimerUDB\:trig_disable\\.main_4 (2.319:2.319:2.319))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capt_fifo_load\\.q \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.546:2.546:2.546))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capt_fifo_load\\.q \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.547:2.547:2.547))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capt_int_temp\\.q \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.249:2.249:2.249))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capture_last\\.q MODIN11_0.main_1 (2.518:2.518:2.518))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capture_last\\.q MODIN11_1.main_1 (3.433:3.433:3.433))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capture_last\\.q \\Timer_4\:TimerUDB\:capt_fifo_load\\.main_1 (2.518:2.518:2.518))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capture_last\\.q \\Timer_4\:TimerUDB\:capt_int_temp\\.main_1 (2.516:2.516:2.516))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_4\:TimerUDB\:run_mode\\.main_0 (2.274:2.274:2.274))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_4\:TimerUDB\:timer_enable\\.main_0 (2.274:2.274:2.274))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.982:2.982:2.982))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.980:2.980:2.980))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:status_tc\\.main_1 (2.870:2.870:2.870))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:timer_enable\\.main_4 (2.870:2.870:2.870))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:trig_disable\\.main_2 (2.870:2.870:2.870))
    (INTERCONNECT \\Timer_4\:TimerUDB\:run_mode\\.q \\Timer_4\:TimerUDB\:status_tc\\.main_0 (2.236:2.236:2.236))
    (INTERCONNECT \\Timer_4\:TimerUDB\:run_mode\\.q \\Timer_4\:TimerUDB\:timer_enable\\.main_3 (2.236:2.236:2.236))
    (INTERCONNECT \\Timer_4\:TimerUDB\:run_mode\\.q \\Timer_4\:TimerUDB\:trig_disable\\.main_1 (2.236:2.236:2.236))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.226:2.226:2.226))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.245:2.245:2.245))
    (INTERCONNECT \\Timer_4\:TimerUDB\:status_tc\\.q \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.260:2.260:2.260))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q MODIN11_0.main_2 (3.611:3.611:3.611))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q MODIN11_1.main_2 (4.526:4.526:4.526))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:capt_fifo_load\\.main_2 (3.611:3.611:3.611))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:capt_int_temp\\.main_2 (3.435:3.435:3.435))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (3.611:3.611:3.611))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.612:3.612:3.612))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:timer_enable\\.main_2 (3.614:3.614:3.614))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:trig_disable\\.main_0 (3.614:3.614:3.614))
    (INTERCONNECT \\Timer_4\:TimerUDB\:trig_disable\\.q \\Timer_4\:TimerUDB\:timer_enable\\.main_6 (2.241:2.241:2.241))
    (INTERCONNECT \\Timer_4\:TimerUDB\:trig_disable\\.q \\Timer_4\:TimerUDB\:trig_disable\\.main_4 (2.241:2.241:2.241))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capt_fifo_load\\.q \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.799:2.799:2.799))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capt_fifo_load\\.q \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.803:2.803:2.803))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capt_int_temp\\.q \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.316:2.316:2.316))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capture_last\\.q \\Timer_5\:TimerUDB\:capt_fifo_load\\.main_1 (2.608:2.608:2.608))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capture_last\\.q \\Timer_5\:TimerUDB\:capt_int_temp\\.main_3 (3.533:3.533:3.533))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capture_last\\.q \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_3 (2.608:2.608:2.608))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capture_last\\.q \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_3 (2.610:2.610:2.610))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_5\:TimerUDB\:capt_int_temp\\.main_1 (3.750:3.750:3.750))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_1 (2.824:2.824:2.824))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_1 (2.801:2.801:2.801))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_5\:TimerUDB\:capt_int_temp\\.main_0 (3.716:3.716:3.716))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_5\:TimerUDB\:run_mode\\.main_0 (2.952:2.952:2.952))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_5\:TimerUDB\:timer_enable\\.main_0 (2.952:2.952:2.952))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_0\\.q \\Timer_5\:TimerUDB\:capt_int_temp\\.main_7 (3.508:3.508:3.508))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_0\\.q \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_7 (2.580:2.580:2.580))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_0\\.q \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_7 (2.586:2.586:2.586))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_1\\.q \\Timer_5\:TimerUDB\:capt_int_temp\\.main_5 (4.123:4.123:4.123))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_1\\.q \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_5 (3.604:3.604:3.604))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_1\\.q \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_5 (4.174:4.174:4.174))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.590:2.590:2.590))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.588:2.588:2.588))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:status_tc\\.main_1 (3.520:3.520:3.520))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:timer_enable\\.main_4 (3.520:3.520:3.520))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:trig_disable\\.main_2 (3.520:3.520:3.520))
    (INTERCONNECT \\Timer_5\:TimerUDB\:run_mode\\.q \\Timer_5\:TimerUDB\:status_tc\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_5\:TimerUDB\:run_mode\\.q \\Timer_5\:TimerUDB\:timer_enable\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_5\:TimerUDB\:run_mode\\.q \\Timer_5\:TimerUDB\:trig_disable\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.912:2.912:2.912))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.914:2.914:2.914))
    (INTERCONNECT \\Timer_5\:TimerUDB\:status_tc\\.q \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:capt_fifo_load\\.main_2 (3.988:3.988:3.988))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:capt_int_temp\\.main_4 (2.604:2.604:2.604))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_4 (3.988:3.988:3.988))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_4 (4.019:4.019:4.019))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.027:4.027:4.027))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.029:4.029:4.029))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:timer_enable\\.main_2 (2.605:2.605:2.605))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:trig_disable\\.main_0 (2.605:2.605:2.605))
    (INTERCONNECT \\Timer_5\:TimerUDB\:trig_disable\\.q \\Timer_5\:TimerUDB\:timer_enable\\.main_6 (2.300:2.300:2.300))
    (INTERCONNECT \\Timer_5\:TimerUDB\:trig_disable\\.q \\Timer_5\:TimerUDB\:trig_disable\\.main_4 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (8.420:8.420:8.420))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (2.539:2.539:2.539))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (2.539:2.539:2.539))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (8.122:8.122:8.122))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (5.599:5.599:5.599))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (5.599:5.599:5.599))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (5.421:5.421:5.421))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (9.292:9.292:9.292))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (6.276:6.276:6.276))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (6.276:6.276:6.276))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (6.173:6.173:6.173))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (7.105:7.105:7.105))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (6.173:6.173:6.173))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (7.105:7.105:7.105))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (7.105:7.105:7.105))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (8.310:8.310:8.310))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (4.700:4.700:4.700))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (4.700:4.700:4.700))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (4.699:4.699:4.699))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (4.699:4.699:4.699))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (3.854:3.854:3.854))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (3.854:3.854:3.854))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (2.924:2.924:2.924))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (3.852:3.852:3.852))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (2.924:2.924:2.924))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (3.852:3.852:3.852))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (2.922:2.922:2.922))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (3.850:3.850:3.850))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (2.922:2.922:2.922))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (3.850:3.850:3.850))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.933:2.933:2.933))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (7.009:7.009:7.009))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (3.606:3.606:3.606))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (8.539:8.539:8.539))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (8.542:8.542:8.542))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (3.679:3.679:3.679))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (4.198:4.198:4.198))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (4.198:4.198:4.198))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (4.198:4.198:4.198))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (4.198:4.198:4.198))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (9.021:9.021:9.021))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (2.628:2.628:2.628))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (2.628:2.628:2.628))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (3.413:3.413:3.413))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.628:2.628:2.628))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (3.413:3.413:3.413))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.628:2.628:2.628))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (3.413:3.413:3.413))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (6.829:6.829:6.829))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (6.829:6.829:6.829))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (3.745:3.745:3.745))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (6.829:6.829:6.829))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (3.745:3.745:3.745))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (6.829:6.829:6.829))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (3.745:3.745:3.745))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.920:2.920:2.920))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (8.204:8.204:8.204))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (2.888:2.888:2.888))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (3.841:3.841:3.841))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (3.841:3.841:3.841))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (3.841:3.841:3.841))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (2.927:2.927:2.927))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (9.211:9.211:9.211))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (11.244:11.244:11.244))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (9.211:9.211:9.211))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (6.876:6.876:6.876))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (6.876:6.876:6.876))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (6.876:6.876:6.876))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (9.211:9.211:9.211))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (6.884:6.884:6.884))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (6.884:6.884:6.884))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (7.804:7.804:7.804))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (4.233:4.233:4.233))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (4.233:4.233:4.233))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (4.130:4.130:4.130))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (4.233:4.233:4.233))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (4.130:4.130:4.130))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (4.233:4.233:4.233))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (4.130:4.130:4.130))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (9.748:9.748:9.748))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (5.468:5.468:5.468))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (6.508:6.508:6.508))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (4.837:4.837:4.837))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (8.470:8.470:8.470))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (5.619:5.619:5.619))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (5.544:5.544:5.544))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (4.790:4.790:4.790))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (6.826:6.826:6.826))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (4.790:4.790:4.790))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (4.790:4.790:4.790))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (6.135:6.135:6.135))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (4.817:4.817:4.817))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (6.843:6.843:6.843))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (4.817:4.817:4.817))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (2.636:2.636:2.636))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (2.636:2.636:2.636))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (2.636:2.636:2.636))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (4.817:4.817:4.817))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (6.148:6.148:6.148))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (4.144:4.144:4.144))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (4.144:4.144:4.144))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (2.623:2.623:2.623))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (2.623:2.623:2.623))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (2.623:2.623:2.623))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (4.144:4.144:4.144))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (3.529:3.529:3.529))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (2.902:2.902:2.902))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_47.main_0 (4.678:4.678:4.678))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_BigServo\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_Master\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_Slave\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_SmallServo\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT big_servo\(0\).pad_out big_servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT small_servo\(0\).pad_out small_servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\PWM_Slave\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_2 \\PWM_Master\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\PWM_BigServo\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\PWM_SmallServo\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_IN_1\(0\)_PAD Motor_1_IN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_IN_2\(0\)_PAD Motor_1_IN_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_ENA\(0\).pad_out Motor_1_ENA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_ENA\(0\)_PAD Motor_1_ENA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_Phase_A\(0\)_PAD Motor_1_Phase_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_Phase_B\(0\)_PAD Motor_1_Phase_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_IN_3\(0\)_PAD Motor_2_IN_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_IN_4\(0\)_PAD Motor_2_IN_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_ENB\(0\).pad_out Motor_2_ENB\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_ENB\(0\)_PAD Motor_2_ENB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_Phase_A\(0\)_PAD Motor_2_Phase_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_Phase_B\(0\)_PAD Motor_2_Phase_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Echo_1\(0\)_PAD Front_Echo_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Trigger_1\(0\)_PAD Front_Trigger_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led_green\(0\)_PAD led_green\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_Trigger\(0\)_PAD Right_Trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_Echo\(0\)_PAD Right_Echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IR_input\(0\)_PAD IR_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_Trigger\(0\)_PAD Left_Trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_Echo\(0\)_PAD Left_Echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led_red\(0\)_PAD led_red\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Trigger_2\(0\)_PAD Front_Trigger_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Echo_2\(0\)_PAD Front_Echo_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led_blue\(0\)_PAD led_blue\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S1\(0\)_PAD S1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S2\(0\)_PAD S2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S0\(0\)_PAD S0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S3\(0\)_PAD S3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CS_LED\(0\)_PAD CS_LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CS_out\(0\)_PAD CS_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT small_servo\(0\).pad_out small_servo\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT small_servo\(0\)_PAD small_servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT big_servo\(0\).pad_out big_servo\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT big_servo\(0\)_PAD big_servo\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
