#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 21 16:34:52 2020
# Process ID: 11548
# Current directory: C:/Users/semen/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10092
# Log file: C:/Users/semen/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/semen/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/semen/VivadoAssignments/Assignment5/Assignment5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 598.234 ; gain = 22.695
update_compile_order -fileset sources_1
archive_project C:/Users/semen/VivadoAssignments/Lab5.xpr.zip -temp_dir C:/Users/semen/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11548-LAPTOP-TRB6KBSS -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/semen/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11548-LAPTOP-TRB6KBSS' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/semen/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11548-LAPTOP-TRB6KBSS/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
