
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'pis7' on host 'en-ec-zhang-22.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.27.1.el8_10.x86_64) on Tue Nov 26 22:16:41 EST 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/pis7/ece6775-final/ecelinux'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775-final/ecelinux/attention.prj'.
INFO: [HLS 200-10] Adding design file 'attention.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'attention_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data_long' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775-final/ecelinux/attention.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'attention.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:29:48 ; elapsed = 00:30:17 . Memory (MB): peak = 1280.148 ; gain = 530.125 ; free physical = 307861 ; free virtual = 382164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:29:48 ; elapsed = 00:30:17 . Memory (MB): peak = 1280.148 ; gain = 530.125 ; free physical = 307861 ; free virtual = 382164
INFO: [HLS 200-10] Starting code transformations ...
