---
layout: post
title: 源码开放学ARM - LCD 控制器 - LCD 驱动代码实现
---

## LCD 驱动代码实现

### lcd.c 参考代码实现			
	// lcd.c 源码
	/*
	
	 *	LCD Driver
	
	 *	
	
	 *	Author: Yankun Yang (Charles)
	
	 *	  Date:	Nov 8th, 2011
	
	 */
	
	#include "lcd.h"
	
	
	
	
	
	/********************************************************************************************************************	
	
	 * 	FUNCTIONS RELATED TO LCD INITIALIZATION													( S3C6410X.pdf p.491 )
	
	 *	
	
	 *	LCD initialization STEPS 
	
	 *	The purpose is to configure DISPLAY controller using the following registers
	
	 *	NOTE: '@' means optional registers
	
	 *
	
	 *	Step 1. 	MOFPCON:  SEL_BYPASS[3] value @ 0x7410800C(MIFPCON) must be set as °Æ0°Ø(normal mode) 
	
	 *											instead of °Æ1°Ø(by-pass mode).  
	
	 *	Step 2. 	SPCON: LCD_SEL[1:0] value @ 0x7F0081A0 must be set as °Æ00°Ø to use Host I/F Style 
	
	 *												 or as °Æ01°Ø to use RGB I/F Style 
	
	 *	Step 3. 	VIDCON0: configure Video output format and display enable/disable. 
	
	 *	Step 4. 	VIDCON1: RGB I/F control signal. 
	
	 *	@Step 5. 	I80IFCONx: i80-system I/F control signal. 								(OPTIONAL)
	
	 *	@Step 6. 	ITUIFCON0 : ITU (BT.601) Interface Control 								(OPTIONAL)
	
	 *	Step 7. 	VIDTCONx: configure Video output Timing and determine the size of display. 
	
	 *	Step 8. 	WINCONx: each window format setting  
	
	 *	Step 9. 	VIDOSDxA, VIDOSDxB: Window position setting  
	
	 *	Step 10. 	VIDOSDxC: alpha value setting  
	
	 *	Step 11. 	VIDWxxADDx: source image address setting  
	
	 *	@Step 12. WxKEYCONx: Color key value register  											(OPTIONAL)
	
	 *	@Step 13. WINxMAP: window color control  														(OPTIONAL)
	
	 *	@Step 14. WPALCON: Palette controls register  											(OPTIONAL)
	
	 *	@Step 15. WxPDATAxx: Window Palette Data of the each Index.  				(OPTIONAL)
	
	 ********************************************************************************************************************/
	
	
	
	/*
	
	 *	LCD_mode_init FUNCTION
	
	 *	
	
	 *	Description: 
	
	 *					The external modem or MCU can access the system interface LCD Panel through the by-pass. 
	
	 *			After reset, the initial output path of LCD controller is by-pass. In order to operate in the normal 
	
	 *			display mode (RGB or CPU I/F), SEL_BYPASS[3] value @ 0x7410800C(MIFPCON) must be set as °Æ0°Ø(normal mode) 
	
	 *			instead of °Æ1°Ø(by-pass mode). 
	
	 *---------------------------------------------------------------------------------------------------
	
	 *	STEP 1:
	
	 *	MIFPCON 0x7410800C R/W Modem Interface Port Control register 0		(S3C6410X.pdf  p.846)
	
	 *	SEL_BYPASS [3]  Select (mux) control for LCD bypass ( from Modem/Host Interface to LCD i80 interface) 
	
	 *									°Æ0°Ø = Normal mode 
	
	 *									°Æ1°Ø = Bypass mode (initial value) 
	
	 *---------------------------------------------------------------------------------------------------
	
	 *	STEP 2:
	
	 *	SPCON 0x7F0081A0 R/W Special Port Control Register 								(S3C6410X.pdf  p.347)
	
	 *	LCD_SEL [1:0] Select LCD I/F pin configure 00 
	
	 *								00 = Host I/F style  	01 = RGB I/F style 
	
	 *								10 = 601/656 sytle  	11 = reserved. 
	
	 *	In this case, we use RGB I/F style, thus LCD_SEL [1:0] = 01 
	
	 */
	
	void LCD_Mode_init(void) {
	
			MIFPCON &= ~(1<<3);
	
			SPCON &= ~(1<<1);
	
			SPCON |= 1<<0;
	
	}
	
	
	
	
	
	/*
	
	 *	LCD GPIO INITIALIZATION
	
	 *
	
	 *	PortName  Number of Pins.  Muxed pins  Power Inform. 
	
	 *	  GPI         port 16         LCD        1.8~3.3V 
	
	 *	  GPJ         port 12         LCD        1.8~3.3V 
	
	 *	
	
	 */
	
	void LCD_GPIO_init(void) {
	
			
	
			/*
	
			 *	GPICON 0x7F008100 R/W Port I Configuration Register 0							(S3C6410X.pdf  p.328)
	
			 *	GPIPUD 0x7F008108 R/W Port I Pull-up/down Register
	
			 *--------------------------------------------------------------------------------------------------- 	
	
			 *	GPI0 [1:0] 		00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[0]  	11 = reserved 
	
			 *	GPI1 [3:2] 		00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[1]  	11 = reserved 
	
	     *	GPI2 [5:4] 		00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[2]  	11 = reserved 
	
			 *	GPI3 [7:6] 		00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[3]  	11 = reserved 
	
			 *	GPI4 [9:8] 		00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[4]  	11 = reserved 
	
	     *	GPI5 [11:10] 	00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[5]  	11 = reserved 
	
			 *	GPI6 [13:12] 	00 = Input  			01 = Output  				(10 SELECTED)
	
	     *								10 = LCD VD[6]  	11 = reserved 
	
			 *	GPI7 [15:14] 	00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[7]  	11 = reserved 
	
			 *	GPI8 [17:16] 	00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[8]  	11 = reserved 
	
	     *	GPI9 [19:18] 	00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[9]  	11 = reserved 
	
			 *	GPI10 [21:20] 00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[10] 	11 = reserved
	
			 *	GPI11 [23:22] 00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[11] 	11 = reserved 
	
			 *	GPI12 [25:24] 00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[12] 	11 = reserved 
	
			 *	GPI13 [27:26] 00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[13] 	11 = reserved 
	
	     *	GPI14 [29:28] 00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[14] 	11 = reserved 
	
			 *	GPI15 [31:30] 00 = Input  			01 = Output  				(10 SELECTED)
	
			 *								10 = LCD VD[15] 	11 = reserved 
	
			 *---------------------------------------------------------------------------------------------------
	
			 * 	GPI[n] [2n+1:2n] 	n = 0~15 
	
			 *										00 = pull-up/down disabled 
	
			 *										01 = pull-down enabled 
	
	 		 *										10 = pull-up enabled 		(SELECTED)
	
			 *										11 = Reserved. 
	
			 */
	
			GPICON = 0xAAAAAAAA;
	
		  GPIPUD = 0xAAAAAAAA;
	
		  
	
		  /*
	
		   *	GPJCON 0x7F008120 R/W Port J Configuration Register 							(S3C6410X.pdf  p.330)
	
		   *	GPJPUD 0x7F008128 R/W Port J Pull-up/down Register 
	
		   *---------------------------------------------------------------------------------------------------	
	
		   *	GPJ0 [1:0] 			00 = Input  				01 = Output  				(10 SELECTED)
	
			 *									10 = LCD VD[16] 		11 = reserved 
	
	 		 *	GPJ1 [3:2] 			00 = Input  				01 = Output  				(10 SELECTED)
	
			 *									10 = LCD VD[17] 		11 = reserved 
	
			 *	GPJ2 [5:4] 			00 = Input  				01 = Output  				(10 SELECTED)
	
			 *									10 = LCD VD[18] 		11 = reserved 
	
			 *	GPJ3 [7:6] 			00 = Input 					01 = Output  				(10 SELECTED)
	
			 *									10 = LCD VD[19] 		11 = reserved 
	
			 *	GPJ4 [9:8] 			00 = Input  				01 = Output  				(10 SELECTED)
	
			 *									10 = LCD VD[20] 		11 = reserved 
	
			 *	GPJ5 [11:10] 		00 = Input  				01 = Output  				(10 SELECTED)
	
			 *									10 = LCD VD[21] 		11 = reserved 
	
			 *	GPJ6 [13:12] 		00 = Input  				01 = Output  				(10 SELECTED)
	
			 *									10 = LCD VD[22] 		11 = reserved 
	
			 *	GPJ7 [15:14] 		00 = Input  				01 = Output  				(10 SELECTED)
	
			 *									10 = LCD VD[23] 		11 = reserved 
	
			 *	GPJ8 [17:16] 		00 = Input  				01 = Output  				(10 SELECTED)
	
			 *									10 = LCD HSYNC 			11 = Reserved 
	
			 *	GPJ9 [19:18] 		00 = Input  				01 = Output  				(10 SELECTED)
	
			 *									10 = LCD VSYNC 			11 = Reserved 
	
			 *	GPJ10 [21:20] 	00 = Input  				01 = Output  				(10 SELECTED)
	
			 *									10 = LCD VDEN 			11 = Reserved 
	
			 *	GPJ11 [23:22] 	00 = Input  				01 = Output  				(10 SELECTED)
	
			 *									10 = LCD VCLK  			11 = Reserved 
	
			 *---------------------------------------------------------------------------------------------------	
	
			 *	GPJ[n] [2n+1:2n] 	n = 0~11 
	
			 *										00 = pull-up/down disabled 
	
			 *										01 = pull-down enabled 
	
			 *										10 = pull-up enabled 									(10 SELECTED)
	
			 *										11 = Reserved.
	
		   */
	
		  GPJCON = 0xAAAAAAAA;
	
		  GPJPUD = 0xAAAAAAAA;
	
			
	
			/*
	
			 *	LCD_PWR
	
			 *	
	
			 *	GPECON 0x7F008080 R/W Port E Configuration Register 0x00						(S3C6410X.pdf  p.320)
	
			 *	GPEDAT 0x7F008084 R/W Port E Data Register Und
	
			 *---------------------------------------------------------------------------------------------------	
	
			 *	GPE0 	[3:0] 			0000 = Input   				0001 = Output  
	
			 *										0010 = PCM SCLK[1]  	0011 = I2S CLK[1] 
	
			 *										0100 = AC97 BITCLK  	0101 = Reserved 
	
			 *										0110 = Reserved  			0111 = Reserved
	
			 *	We select 0001 = Output 
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	GPEPUD 0x7F008088 R/W Port E Pull-up/down Register 
	
			 *
	
			 *	GPE[n] 	[2n+1:2n] 	n = 0~4 
	
			 *											00 = pull-up/down disabled
	
			 *											01 = pull-down enabled 
	
			 *											10 = pull-up enabled 
	
			 *											11 = Reserved 
	
			 *	We select 10 = pull-up enabled
	
			 */
	
			GPECON |= 1<<0;
	
			GPECON &= ~(1<<1 | 1<<2 | 1<<3);
	
		  GPEDAT |= 1<<0;
	
		  GPEPUD |= 1<<1;
	
		  GPEPUD &= ~(1<<0);
	
		
	
			/*
	
			 *	SET PWM GPIO TO CONTROL BACK-LIGHT REGULATOR  SHOTDOWN PIN	
	
			 *
	
			 *	GPFCON 0x7F0080A0 R/W Port F Configuration Register									(S3C6410X.pdf  p.322)
	
			 *---------------------------------------------------------------------------------------------------	
	
			 *	GPF15 	[31:30] 		00 = Input  				01 = Output  
	
			 *											10 = PWM TOUT[1] 		11 = Reserved
	
			 *	We select 10 = PWM TOUT[1]
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	GPF[n] [2n+1:2n] 	n = 0~15 
	
			 *										00 = pull-up/down disabled 
	
			 *										01 = pull-down enabled 
	
			 *										10 = pull-up enabled 
	
			 *										11 = Reserved. 
	
			 *	We select 10 = pull-up enabled 
	
			 */
	
			GPFCON &= ~(1<<30);
	
			GPFCON |= 1U<<31;
	
			GPFDAT |= 1<<15;
	
		  GPFPUD &= ~(1<<30);
	
		  GPFPUD |= 1U<<31;
	
	}
	
	
	
	
	
	/*
	
	 *	LCD DISPLAY CONTROLLER SFR REGISTERS INITIALIZATION
	
	 */
	
	void LCD_Controller_init(void) {
	
				
	
			/*
	
			 *	Step 3
	
			 *	
	
			 *	VIDCON0 0x77100000 R/W Video control 0 register 0
	
			 *
	
			 *	L1_DATA16 [25:23] 	Select the mode of output data format of I80   I/F (LDI1.) 
	
	     *		 											(Only when, VIDOUT[1:0] == 2°Øb11) 
	
			 *											000 = 16-bit mode (16 BPP)  
	
			 *											001 = 16 + 2-bit mode (18 BPP)  
	
			 *											010 = 9 + 9-bit mode (18 BPP)  
	
			 *											011 = 16 + 8-bit mode (24 BPP)  							(SELECTED)
	
			 *											100 = 18-bit mode (18BPP)         				
	
			 *											101 = 8 + 8-bit mode (16BPP)
	
			 *
	
			 *	L0_DATA16 [22:20] 	Select the mode of output data format of I80 CPU I/F (LDI0.) 
	
	     *                  				(Only when, VIDOUT[1:0] == 2°Øb10) 
	
			 *											000 = 16-bit mode (16 BPP)  
	
			 *											001 = 16 + 2-bit mode (18 BPP)  
	
			 *											010 = 9 + 9-bit mode (18 BPP)  
	
			 *											011 = 16 + 8-bit mode (24 BPP)  							(SELECTED)
	
			 *											100 = 18-bit mode (18BPP)  											
	
			 *											101 = 8 + 8-bit mode (16BPP) 
	
			 *
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	CLKVAL_F [13:6] 	Determine the rates of VCLK and CLKVAL[7:0]  
	
			 *										VCLK = Video Clock Source / (CLKVAL+1)  where CLKVAL >= 1 
	
			 *										Note. 1. The maximum frequency of VCLK is 66MHz.  
	
	     *													2. Video Clock Source is selected by CLKSEL_F register
	
	     *	CLKVAL = 1011 = 0x0B = 11
	
			 *---------------------------------------------------------------------------------------------------	
	
			 *	CLKDIR [4] 	Select the clock source as direct or divide using CLKVAL_F register 
	
		 	 *							0 = Direct clock (frequency of VCLK = frequency of Clock source)  
	
			 *							1 = Divided by CLKVAL_F 																(SELECTED)
	
			 *---------------------------------------------------------------------------------------------------	
	
			 *	CLKSEL_F [3:2] 	Select the Video Clock source  
	
			 *									00 = HCLK  																					(SELECTED)
	
			 *									01 = LCD video Clock (from SYSCON)  
	
			 *									10 = reserved  
	
			 *									11 = 27MHz Ext Clock input 
	
			 *---------------------------------------------------------------------------------------------------	
	
			 *	ENVID 	[1] Video output and the logic immediately enable/disable. 
	
			 *							0 = Disable the video output and the Display control signal. 
	
			 *							1 = Enable the video output and the Display control signal.				(SELECTED)
	
			 *---------------------------------------------------------------------------------------------------	
	
			 *	ENVID_F [0] Video output and the logic enable/disable at current frame end. 
	
			 *							0 = Disable the video output and the Display control signal. 
	
			 *							1 = Enable the video output and the Display control signal.  			(SELECTED)
	
			 *							*	If set on and off this bit, then you will read °∞H°± and video controller 
	
			 *								enable until the end of current frame. 
	
			 */
	
			VIDCON0 |= (1<<23 | 1<<24);
	
			VIDCON0 &= ~(1<<25);
	
			VIDCON0 |= (1<<20 | 1<<21);
	
			VIDCON0 &= ~(1<<22);
	
			VIDCON0 &= ~(1<<8);
	
			VIDCON0 |= (1<<6 | 1<<7 | 1<<9);
	
			VIDCON0 |= 1<<4;
	
			VIDCON0 &= ~(1<<3 | 1<<2);
	
			VIDCON0 |= (1<<0 | 1<<1);
	
			
	
			/*
	
			 *	Step 4
	
			 *
	
			 *	VIDCON1 0x77100004 R/W Video control 1 register
	
			 *---------------------------------------------------------------------------------------------------	
	
			 *	LINECNT (read only) 
	
			 *					[26:16] Provide the status of the line counter (read only) 
	
			 *									Up count from 0 to LINEVAL
	
			 *	LINEVAL = (Vertical display size) ®C 1
	
			 *	LINEVAL = 480 - 1 = 479 = 0x1DF = 1 1101 1111
	
			 *------------------------------------------------------------------------------------------------
	
			 *	VSTATUS [14:13] 	Vertical Status (read only). 
	
			 *										00 = VSYNC      01 = BACK Porch  
	
			 *										10 = ACTIVE     11 = FRONT Porch				( 10 = ACTIVE SELECTED ) 
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	IVCLK [7] 	This bit controls the polarity of the VCLK active edge. 
	
			 *							0 = RGB type LCD driver gets the video data at VCLK falling edge 
	
			 *							1 = RGB type LCD driver gets the video data at VCLK rising edge				(SELECTED)	
	
			 *	
	
			 */
	
			VIDCON1 |= 1<<7;
	
			VIDCON1 &= ~(1<<13);
	
			VIDCON1 |= 1<<14;
	
			VIDCON1 |= (1<<16 | 1<<17 | 1<<18 | 1<<19 | 1<<20 | 1<<22 | 1<<23 | 1<<24);
	
			VIDCON1 &= ~(1<<21);
	
			
	
			/*
	
			 *	Step 7-1
	
			 *	
	
			 *	VIDTCON0 0x77100010 R/W Video time control 0 register			(VERTICAL)				(Question)
	
			 *	
	
			 *	VBPD [23:16] 	Vertical back porch is the number of inactive lines at the start of a 
	
			 *								frame, after vertical synchronization period.
	
			 *	VBPD = 0x01 
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	VFPD [15:8] 	Vertical front porch is the number of inactive lines at the end of a 
	
			 *								frame, before vertical synchronization period. 
	
			 *	VFPD = 0x01	
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	VSPW [7:0] 		Vertical sync pulse width determines the VSYNC pulse's high level 
	
			 *								width by counting the number of inactive lines. 
	
			 *	VSPW = 0x01 
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	NOTE: CONFIGURING ONE OF THESE THREE VBPD, VFPD, VSPW WILL CHARGE THE EFFECT OF LCD DRIVER
	
			 */
	
			VIDTCON0 |= 1<<16;						
	
			VIDTCON0 |= 1<<8;							
	
			VIDTCON0 |= 1<<0;
	
			
	
			/*
	
			 *	Step 7-2
	
			 *	
	
			 *	VIDTCON1 0x77100014 R/W Video time control 1 register			(HORIZONTAL)
	
			 *	
	
			 *	HBPD [23:16] 	Horizontal back porch is the number of VCLK periods between the 
	
			 *								falling edge of HSYNC and the start of active data. 								
	
			 *	HBPD = 0x2C = 0010 1100 = 44																								(Question)
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	HFPD [15:8] 	Horizontal front porch is the number of VCLK periods between the 
	
			 *								end of active data and the rising edge of HSYNC.  
	
			 *	HFPD = 0x03	= 0011
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	HSPW [7:0] 		Horizontal sync pulse width determines the HSYNC pulse's high 
	
			 *								level width by counting the number of the VCLK. 
	
			 *	HSPW = 0x05 = 0101 
	
			 */  
	
			VIDTCON1 &= ~(1<<16 | 1<<17 | 1<<20 | 1<<22 | 1<<23);
	
			VIDTCON1 |= (1<<18 | 1<<19 | 1<<21);
	
			VIDTCON1 |= (1<<8 | 1<<9);
	
			VIDTCON1 |= (1<<0 | 1<<2);
	
			VIDTCON1 &= ~(1<<1 | 1<<3);
	
			
	
			
	
			/*
	
			 *	Step 7-3
	
			 *
	
			 *	VIDTCON2 0x77100018 R/W Video time control 2 register
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	LINEVAL [21:11] 	These bits determine the vertical size of display
	
			 											In this case: Vertical size of display is 480 - 1 = 479 = 00 1110 1111 1
	
			 *---------------------------------------------------------------------------------------------------	
	
			 *	HOZVAL 	[10:0] 		These bits determine the horizontal size of display
	
			 *										In this case: Horizontal size of display is 800 - 1 = 799 = 011 0001 1111
	
			 */
	
			VIDTCON2 = (LCD_VERT - 1) << 11 | (LCD_HORI - 1);
	
			
	
			
	
			/*
	
			 *	Step 8
	
			 *		
	
			 *	WINCON0 0x77100020 R/W Window 0 control register
	
			 *---------------------------------------------------------------------------------------------------		
	
			 *	BPPMODE_F [5:2] 	Select the BPP (Bits Per Pixel) mode Window image.  
	
			 *										0000 = 1 BPP  
	
			 *										0001 = 2 BPP  
	
			 *										0010 = 4 BPP  
	
			 *										0011 = 8 BPP 		(palletized)  
	
			 *										0100 = reserved  
	
			 *										0101 = 16 BPP 	(non-palletized, R: 5-G:6-B:5 )  				
	
			 *										0110 = reserved  
	
			 *										0111 = 16 BPP 	(non-palletized, I :1-R:5-G:5-B:5 )  
	
			 *										1000 = unpacked 18 BPP (non-palletized, R:6-G:6-B:6 )  	 
	
			 *										1001 = reserved  
	
			 *										1010 = reserved  
	
			 *										1011 = unpacked 24 BPP (non-palletized R:8-G:8-B:8 )  			(SELECTED)
	
			 *										11xx = reserved		
	
			 *---------------------------------------------------------------------------------------------------	
	
			 *	ENWIN_F [0] 	Video output and the logic immediately enable/disable. 
	
			 *								0 = Disable the video output and the VIDEO control signal. 
	
			 *								1 = Enable the video output and the VIDEO control signal.  			(SELECTED)
	
			 */
	
			WINCON0 |= (1<<2 | 1<<3 | 1<<5);
	
			WINCON0 &= ~(1<<4);
	
			WINCON0 |= 1<<0;
	
			
	
			
	
			/*
	
			 *	Step 9-1
	
			 *
	
			 *	VIDOSD0A 0x77100040 R/W Video Window 0°Øs position control register
	
			 *---------------------------------------------------------------------------------------------------	
	
			 *	OSD_LeftTopX_F [21:11] 	Horizontal screen coordinate for LEFT TOP PIXEL of OSD image
	
			 *---------------------------------------------------------------------------------------------------														
	
			 *	OSD_LeftTopY_F [10:0] 	Vertical screen coordinate for LEFT TOP PIXEL of OSD image 
	
			 *													(for interlace TV output, this value MUST be set to half of the 
	
			 *													 original screen y coordinate. And the original screen y coordinate 
	
			 *													 MUST be even value.)
	
			 */
	
			VIDOSD0A = 0;
	
			
	
			
	
			/*
	
			 *	Step 9-2
	
			 *
	
			 *	VIDOSD0B 0x77100044 R/W Video Window 0°Øs position control register
	
			 *---------------------------------------------------------------------------------------------------	
	
			 *	OSD_RightBotX_F [21:11] 	Horizontal screen coordinate for RIGHT BOTTOM PIXEL of OSD image 
	
			 *														In this case: Horizontal screen coordinate is 
	
			 *														800 - 1 = 799 = 011 0001 1111
	
			 *														LCD_HORI = 800
	
			 *---------------------------------------------------------------------------------------------------														
	
			 *	OSD_RightBotY_F [10:0] 		Vertical screen coordinate for RIGHT BOTTOM PIXEL of OSD image 
	
			 *														(for interlace TV output, this value MUST be set to half of the 
	
			 *														 original screen y coordinate. And the original screen y 
	
			 *														 coordinate MUST be odd value.) 
	
			 *													  In this case: Vertical screen coordinate is 480 - 1 = 479 = 00 1110 1111 1	
	
			 *														LCD_VERT = 480
	
			 */
	
			VIDOSD0B = (LCD_HORI - 1) << 11 | (LCD_VERT - 1);
	
			
	
			
	
			/*
	
			 *	Step 10
	
			 *
	
			 *	VIDOSD0C 0x77100048 R/W Video Window 0°Øs Size control register 
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	OSDSIZE [23:0] 	Window Size 
	
			 *									Eq. Height * Width (Number of Word) 
	
			 *									Note. Set filed value for YUV if (TV Encoder IF) 
	
			 */
	
			VIDOSD0C = LCD_HORI * LCD_VERT * PIXEL_SIZE / 4;
	
			
	
			
	
			/*
	
			 *	Step 11
	
			 *	
	
			 *	VIDW00ADD0B0 0x771000A0 R/W Window 0°Øs buffer start address register, buffer 0
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	VBANK_F 	[31:24] 	These bits indicate A[31:24] of the bank location for the video buffer 
	
			 *											in the system memory.  
	
			 *	VBASEU_F 	[23:0] 		These bits indicate A[23:0] of the start address of the Video frame 
	
			 *											buffer. 
	
			 *	In this case, FB_BASE_ADDR is 0x50200000
	
			 */
	
			VIDW00ADD0B0 = FB_BASE_ADDR;
	
			
	
			
	
			/*
	
			 *	VIDW00ADD1B0 0x771000D0 R/W Window 0°Øs buffer end address register, buffer 0
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	VBASEL_F [23:0] 	These bits indicate A[23:0] of the end address of the Video frame buffer.   
	
			 *										VBASEL = VBASEU + (PAGEWIDTH+OFFSIZE) x (LINEVAL+1) 
	
			 *													 = FB_BASE_ADDR + LCD_HORI * LCD_VERT * PIXEL_SIZE
	
			 *													 = 0x50200000 + 800 * 480 * 4
	
			 */
	
			VIDW00ADD1B0 = FB_BASE_ADDR + FB_SIZE;
	
			
	
			
	
			/*
	
			 *	VIDW00ADD2 0x77100100 R/W Window 0°Øs buffer size register
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	OFFSIZE_F [25:13] 	Virtual screen offset size (the number of byte). 
	
			 *											This value defines the difference between the address of the last byte 
	
			 *											displayed on the previous Video line and the address of the first byte 
	
			 *											to be displayed in the new Video line. 
	
			 *											OFFSIZE_F must have value that is multiple of 4-byte size or 0. 
	
			 *---------------------------------------------------------------------------------------------------
	
			 *	PAGEWIDTH_F [12:0] 	Virtual screen page width (the number of byte). 
	
			 *											This value defines the width of the view port in the frame.. 
	
			 *											PAGEWIDTH must have bigger value than the burst size and the 
	
			 *											size must be aligned word boundary. 
	
			 */ 
	
			VIDW00ADD2 = LCD_HORI * PIXEL_SIZE;
	
	}
	
	
	
	
	
	/*
	
	 *	NOTES: 800 X 480 Screen			Horizontal is 800, Vertical is 480
	
	 */
	
	
	
	/*
	
	 *	Functionality: 
	
	 *			Draw a point on the screen using a specific color at a particular framebuffer starting address
	
	 *	@param 	x_axis:		horizontal axis
	
	 *	@param 	y_axis:		vertical axis
	
	 *	@param 	color:		specific color
	
	 *	@param	addr:			specific framebuffer starting address
	
	 */
	
	void draw_point(u32 x_axis, u32 y_axis, u32 color, u32 *fb_addr) {
	
			*((volatile u32 *)fb_addr + x_axis + y_axis * 800) = color; 
	
	}
	
	
	
	
	
	/*
	
	 *	Functionality: 
	
	 *			Draw a horizontal line on the screen using a specific color at a particular framebuffer starting address
	
	 *	@param 	x_axis_start:		horizontal starting point axis
	
	 *	@param 	x_axis_end:			horizontal ending point axis
	
	 *	@param 	y_axis:					vertical axis
	
	 *	@param 	color:					specific color
	
	 *	@param	addr:						specific framebuffer starting address
	
	 */
	
	void draw_horizontal_line(u32 x_axis_start, u32 x_axis_end, u32 y_axis, u32 color, u32 *fb_addr) {
	
			int i;
	
			for(i = x_axis_start; i < x_axis_end; ++i)
	
					draw_point(i, y_axis, color, fb_addr);
	
	}
	
	
	
	
	
	/*
	
	 *	Functionality: 
	
	 *			Draw a horizontal line on the screen using a specific color at a particular framebuffer starting address
	
	 *	@param 	x_axis:								horizontal axis
	
	 *	@param 	y_axis_start:					vertical starting point axis
	
	 *	@param 	y_axis_end:						vertical ending point axis
	
	 *	@param 	color:								specific color
	
	 *	@param	addr:									specific framebuffer starting address
	
	 */
	
	void draw_vertical_line(u32 x_axis, u32 y_axis_start, u32 y_axis_end, u32 color, u32 *fb_addr) {
	
			int i;
	
			for(i = y_axis_start; i < y_axis_end; ++i)
	
					draw_point(x_axis, i, color, fb_addr);	
	
	}
	
	
	
	
	
	/*
	
	 *	Functionality: 
	
	 *			Clear the screen using a specific color at a particular framebuffer starting address
	
	 *	@param 	x_axis:		horizontal axis
	
	 *	@param 	y_axis:		vertical axis
	
	 *	@param 	color:		specific color
	
	 *	@param	addr:			specific framebuffer starting address
	
	 */
	
	void clear_screen(u32 x_axis, u32 y_axis, u32 color, u32 *fb_addr) {
	
			int i;
	
			for(i = 0; i < x_axis*y_axis; ++i) 
	
					*((volatile u32 *)fb_addr + i) = color;
	
	}
	
	
	
	
	
	void clear_screen_t(square_t *st, u32 color, u32 *fb_addr) {
	
			u32 x, y;
	
			for(y = st->starty; y <= st->endy; ++y)
	
					for(x = st->startx; x <= st->endx; ++x) 
	
							*((volatile u32 *)fb_addr + x + y * 800) = color;
	
	}
	
	
	
	
	
	/*
	
	 *	Fill in the square unit
	
	 */
	
	void draw_square_t(square_t *st, u32 color, u32 *fb_addr) {
	
			u32 x, y;
	
			for(y = st->starty; y <= st->endy; ++y)
	
					for(x = st->startx; x <= st->endx; ++x)
	
							draw_point(x, y, color, fb_addr);
	
	}
	
	
	
	
	
	void draw_square(u32 leftmost_x, u32 leftmost_y, u32 rightmost_x, u32 rightmost_y, u32 color, u32 *fb_addr) {
	
			draw_horizontal_line(leftmost_x, rightmost_x, leftmost_y, color, fb_addr);
	
			draw_horizontal_line(leftmost_x, rightmost_x, rightmost_y, color, fb_addr);
	
			draw_vertical_line(leftmost_x, leftmost_y, rightmost_y, color, fb_addr);
	
			draw_vertical_line(rightmost_x, leftmost_y, rightmost_y, color, fb_addr);
	
	}
	
	
	
	/*
	
	 *	Testing function to test the draw_line functions
	
	 *
	
	 *	@param fb_addr:			specific framebuffer starting address
	
	 */
	
	void draw_line_test(u32 *fb_addr) {
	
			draw_horizontal_line(200, 500, 140, 0x00FF00, fb_addr);
	
			draw_horizontal_line(200, 500, 340, 0x0000FF, fb_addr);
	
			draw_vertical_line(200, 140, 340, 0xFFFFFF, fb_addr);
	
			draw_vertical_line(500, 140, 340, 0xFF0000, fb_addr);
	
	}
	
	
### lcd.h 参考代码实现
	// lcd.h
	
	
	#ifndef __LCD_H__
	
	#define __LCD_H__
	
	
	
	typedef unsigned char u8;
	
	typedef unsigned int u32;
	
	
	
	typedef struct {
	
			u32 startx;
	
			u32 endx;
	
			u32 starty;
	
			u32 endy;
	
	}square_t;
	
	
	
	
	
	/*
	
	 *	LCD mode setup registers
	
	 */
	
	#define MIFPCON  												(*(volatile u8 *)(0x7410800C))
	
	#define SPCON 													(*(volatile u32 *)(0x7F0081A0))     
	
	
	
	/*
	
	 *	GPIO GPE Port for LCD_PWR
	
	 */
	
	#define GPECON         									(*(volatile u32 *)(0x7F008080)) 
	
	#define GPEDAT         									(*(volatile u32 *)(0x7F008084)) 
	
	#define GPEPUD         									(*(volatile u32 *)(0x7F008088)) 
	
	
	
	/*
	
	 *	GPIO GPF Port for LCD back-light etc
	
	 */
	
	#define GPFCON         									(*(volatile u32 *)(0x7F0080A0))
	
	#define GPFDAT         									(*(volatile u32 *)(0x7F0080A4))
	
	#define GPFPUD         									(*(volatile u32 *)(0x7F0080A8))
	
	#define GPFECONSLP     									(*(volatile u32 *)(0x7F0080AC))
	
	#define GPFPUDSLP      									(*(volatile u32 *)(0x7F0080B0))
	
	
	
	/*
	
	 *	GPIO GPI Port	 	LCD VD[x]	for x = 0 - 15
	
	 */
	
	#define GPICON         									(*(volatile u32 *)(0x7F008100))
	
	#define GPIDAT         									(*(volatile u32 *)(0x7F008104))
	
	#define GPIPUD         									(*(volatile u32 *)(0x7F008108))
	
	
	
	/*
	
	 *	GPIO GPJ Port		LCD VD[x]	for x = 16 - 23		LCD HSYNC, LCD VSYNC, LCD VDEN, LCD VCLK
	
	 */
	
	#define GPJCON         									(*(volatile u32 *)(0x7F008120))
	
	#define GPJDAT         									(*(volatile u32 *)(0x7F008124))
	
	#define GPJPUD         									(*(volatile u32 *)(0x7F008128))
	
	
	
	/*
	
	 *	LCD CONTROLLER SFR REGISTERS
	
	 */
	
	#define VIDCON0													(*(volatile u32 *)(0x77100000))
	
	#define VIDCON1													(*(volatile u32 *)(0x77100004))
	
	#define VIDTCON0												(*(volatile u32 *)(0x77100010))
	
	#define VIDTCON1												(*(volatile u32 *)(0x77100014))
	
	#define VIDTCON2												(*(volatile u32 *)(0x77100018))
	
	#define WINCON0													(*(volatile u32 *)(0x77100020))
	
	#define VIDOSD0A												(*(volatile u32 *)(0x77100040))
	
	#define VIDOSD0B												(*(volatile u32 *)(0x77100044))
	
	#define VIDOSD0C												(*(volatile u32 *)(0x77100048))
	
	#define VIDW00ADD0B0										(*(volatile u32 *)(0x771000A0))
	
	#define VIDW00ADD1B0										(*(volatile u32 *)(0x771000D0))
	
	#define VIDW00ADD2											(*(volatile u32 *)(0x77100100))
	
	
	
	/*
	
	 *	MACROS RELATED TO LCD CONTROLLER
	
	 */
	
	#define LCD_HORI												(800)
	
	#define LCD_VERT												(480)
	
	#define PIXEL_SIZE											(4)
	
	#define CLEAR_SCREEN_COLOR							(0x00000000)
	
	#define COLOR														(0x00FF00)
	
	#define FB_BASE_ADDR										(0x50200000)
	
	#define FB_SIZE													(LCD_HORI * LCD_VERT * PIXEL_SIZE)
	
	
	
	/*
	
	 *	Functions related to LCD initialization
	
	 */
	
	void LCD_Mode_init(void);
	
	void LCD_GPIO_init(void);
	
	void LCD_Controller_init(void);
	
	
	
	
	
	/*
	
	 *	Functions related to graph drawing
	
	 */
	
	void draw_point(u32 x_axis, u32 y_axis, u32 color, u32 *fb_addr);
	
	void draw_horizontal_line(u32 x_axis_start, u32 x_axis_end, u32 y_axis, u32 color, u32 *fb_addr);
	
	void draw_vertical_line(u32 x_axis, u32 y_axis_start, u32 y_axis_end, u32 color, u32 *fb_addr);
	
	void draw_square_t(square_t *st, u32 color, u32 *fb_addr);
	
	void draw_square(u32 leftmost_x, u32 leftmost_y, u32 rightmost_x, u32 rightmost_y, u32 color, u32 *fb_addr);
	
	void clear_screen_t(square_t *st, u32 color, u32 *fb_addr);
	
	void clear_screen(u32 x_axis, u32 y_axis, u32 color, u32 *fb_addr);
	
	void draw_line_test(u32 *fb_addr);
	
	
	
	#endif
	


[上一节](chp12-5.html)  |  [目录索引](../index.html)  |  [下一节](chp13-1.html)
