(_unit EDIF 1.0.4.38 (Counter 0 7 (Counter 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51525552060700470456450b055653555257075654)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int BUS4114 0 0 3884 (_arch (_uni))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 1 0 3812 (_ent (_out))))
		(_port (_int CEO -1 0 3803 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 3804 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 3805 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 3806 (_ent (_out ))))
		(_port (_int COUNT_reg[2]_0 -1 0 3807 (_ent (_in ))))
		(_port (_int En2_reg -1 0 3809 (_ent (_out ))))
		(_port (_int ENABLE2 -1 0 3808 (_ent (_in ))))
		(_port (_int NET7792 -1 0 3810 (_ent (_in ))))
		(_port (_int NET7800 -1 0 3811 (_ent (_in ))))
		(_sig (_int <const1> -1 0 3877 (_arch (_uni))))
		(_sig (_int COUNT[0]_i_1_n_0 -1 0 3951 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1_n_0 -1 0 3956 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_2__0_n_0 -1 0 3961 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1_n_0 -1 0 3966 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_2__0_n_0 -1 0 3971 (_arch (_uni))))
		(_sig (_int D[0] -1 0 3990 (_arch (_uni))))
		(_sig (_int D[1] -1 0 3995 (_arch (_uni))))
		(_sig (_int D[2] -1 0 4000 (_arch (_uni))))
		(_sig (_int D[3] -1 0 4005 (_arch (_uni))))
		(_sig (_int D[4] -1 0 4010 (_arch (_uni))))
		(_sig (_int D[5] -1 0 4015 (_arch (_uni))))
		(_sig (_int D[6] -1 0 4020 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
	)
	(_comp
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1 0 3815 (_comp LUT5)
		(_port
			 ((I0) (NET7792))
			 ((I1) (CEO))
			 ((I2) (ENABLE2))
			 ((I3) (COUNT_reg[2]_0))
			 ((I4) (BUS4114(0)))
			 ((O) (COUNT[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"3777c888"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[1]_i_1 0 3818 (_comp LUT6)
		(_port
			 ((I0) (COUNT[1]_i_2__0_n_0))
			 ((I1) (COUNT_reg[2]_0))
			 ((I2) (ENABLE2))
			 ((I3) (CEO))
			 ((I4) (NET7792))
			 ((I5) (BUS4114(1)))
			 ((O) (COUNT[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"aaffbfffaa008000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[1]_i_2__0 0 3821 (_comp LUT3)
		(_port
			 ((I0) (BUS4114(0)))
			 ((I1) (BUS4114(1)))
			 ((I2) (BUS4114(2)))
			 ((O) (COUNT[1]_i_2__0_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"98"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT[2]_i_1 0 3825 (_comp LUT6)
		(_port
			 ((I0) (COUNT[2]_i_2__0_n_0))
			 ((I1) (COUNT_reg[2]_0))
			 ((I2) (ENABLE2))
			 ((I3) (CEO))
			 ((I4) (NET7792))
			 ((I5) (BUS4114(2)))
			 ((O) (COUNT[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"aaffbfffaa008000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[2]_i_2__0 0 3828 (_comp LUT3)
		(_port
			 ((I0) (BUS4114(0)))
			 ((I1) (BUS4114(2)))
			 ((I2) (BUS4114(1)))
			 ((O) (COUNT[2]_i_2__0_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"c9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT[3]_i_1__0 0 3832 (_comp LUT5)
		(_port
			 ((I0) (ENABLE2))
			 ((I1) (COUNT_reg[0]_0))
			 ((I2) (COUNT_reg[2]_0))
			 ((I3) (CEO))
			 ((I4) (NET7800))
			 ((O) (En2_reg)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"ff008000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[3]_i_4__0 0 3835 (_comp LUT3)
		(_port
			 ((I0) (BUS4114(0)))
			 ((I1) (BUS4114(1)))
			 ((I2) (BUS4114(2)))
			 ((O) (COUNT_reg[0]_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"01"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 3839 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[0]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4114(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 3842 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1_n_0))
			 ((Q) (BUS4114(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 3845 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[2]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4114(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0[0]_i_1__0 0 3849 (_comp LUT3)
		(_port
			 ((I0) (BUS4114(1)))
			 ((I1) (BUS4114(0)))
			 ((I2) (BUS4114(2)))
			 ((O) (D(0))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"eb"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg0[1]_i_1__0 0 3853 (_comp LUT3)
		(_port
			 ((I0) (BUS4114(0)))
			 ((I1) (BUS4114(2)))
			 ((I2) (BUS4114(1)))
			 ((O) (D(1))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"b7"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg0[2]_i_1__0 0 3857 (_comp LUT3)
		(_port
			 ((I0) (BUS4114(0)))
			 ((I1) (BUS4114(1)))
			 ((I2) (BUS4114(2)))
			 ((O) (D(2))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"fb"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg0[3]_i_1__0 0 3861 (_comp LUT3)
		(_port
			 ((I0) (BUS4114(0)))
			 ((I1) (BUS4114(1)))
			 ((I2) (BUS4114(2)))
			 ((O) (D(3))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"6d"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg0[4]_i_1__0 0 3865 (_comp LUT3)
		(_port
			 ((I0) (BUS4114(0)))
			 ((I1) (BUS4114(2)))
			 ((I2) (BUS4114(1)))
			 ((O) (D(4))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"51"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg0[5]_i_1__0 0 3869 (_comp LUT3)
		(_port
			 ((I0) (BUS4114(0)))
			 ((I1) (BUS4114(1)))
			 ((I2) (BUS4114(2)))
			 ((O) (D(5))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"71"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg0[6]_i_1__0 0 3873 (_comp LUT3)
		(_port
			 ((I0) (BUS4114(1)))
			 ((I1) (BUS4114(2)))
			 ((I2) (BUS4114(0)))
			 ((O) (D(6))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"6e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst VCC 0 3848 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Counter_10 0 7 (Counter_10 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51525552060700470456450b055653540752505251)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int BUS4118 0 0 2223 (_arch (_uni))))
		(_port (_int CLK_IBUF_BUFG -1 0 2156 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 2157 (_ent (_in ))))
		(_port (_int COUNT_reg[3]_0 -1 0 2158 (_ent (_out ))))
		(_port (_int COUNT_reg[3]_1 -1 0 2159 (_ent (_in ))))
		(_sig (_int COUNT[0]_i_1__0_n_0 -1 0 2300 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1__0_n_0 -1 0 2305 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1__0_n_0 -1 0 2310 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_2__0_n_0 -1 0 2315 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[0] -1 0 2320 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[1] -1 0 2325 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[2] -1 0 2330 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[3] -1 0 2335 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[4] -1 0 2340 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[5] -1 0 2345 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[6] -1 0 2350 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_prcs
			(line_3(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1]_0[0]))))))
			(line_4(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1]_0[1]))))))
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1]_0[2]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1]_0[3]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1]_0[4]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1]_0[5]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1]_0[6]))))))
		))
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1__0 0 2163 (_comp LUT1)
		(_port
			 ((I0) (BUS4118(0)))
			 ((O) (COUNT[0]_i_1__0_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1__0 0 2167 (_comp LUT4)
		(_port
			 ((I0) (BUS4118(1)))
			 ((I1) (BUS4118(0)))
			 ((I2) (BUS4118(2)))
			 ((I3) (BUS4118(3)))
			 ((O) (COUNT[1]_i_1__0_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"9998"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1__0 0 2171 (_comp LUT4)
		(_port
			 ((I0) (BUS4118(3)))
			 ((I1) (BUS4118(2)))
			 ((I2) (BUS4118(0)))
			 ((I3) (BUS4118(1)))
			 ((O) (COUNT[2]_i_1__0_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ccc2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_2__0 0 2175 (_comp LUT4)
		(_port
			 ((I0) (BUS4118(1)))
			 ((I1) (BUS4118(0)))
			 ((I2) (BUS4118(2)))
			 ((I3) (BUS4118(3)))
			 ((O) (COUNT[3]_i_2__0_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fe01"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_3 0 2179 (_comp LUT4)
		(_port
			 ((I0) (BUS4118(3)))
			 ((I1) (BUS4118(2)))
			 ((I2) (BUS4118(0)))
			 ((I3) (BUS4118(1)))
			 ((O) (COUNT_reg[3]_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0001"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 2183 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_1))
			 ((D) (COUNT[0]_i_1__0_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4118(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 2186 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_1))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1__0_n_0))
			 ((Q) (BUS4118(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 2189 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_1))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[2]_i_1__0_n_0))
			 ((Q) (BUS4118(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 2192 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_1))
			 ((D) (COUNT[3]_i_2__0_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4118(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3[0]_i_1 0 2195 (_comp LUT4)
		(_port
			 ((I0) (BUS4118(1)))
			 ((I1) (BUS4118(3)))
			 ((I2) (BUS4118(0)))
			 ((I3) (BUS4118(2)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"3267"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[1]_i_1 0 2199 (_comp LUT4)
		(_port
			 ((I0) (BUS4118(2)))
			 ((I1) (BUS4118(3)))
			 ((I2) (BUS4118(0)))
			 ((I3) (BUS4118(1)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"3157"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[2]_i_1 0 2203 (_comp LUT4)
		(_port
			 ((I0) (BUS4118(2)))
			 ((I1) (BUS4118(3)))
			 ((I2) (BUS4118(0)))
			 ((I3) (BUS4118(1)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"3277"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[3]_i_1 0 2207 (_comp LUT4)
		(_port
			 ((I0) (BUS4118(1)))
			 ((I1) (BUS4118(0)))
			 ((I2) (BUS4118(2)))
			 ((I3) (BUS4118(3)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"056b"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[4]_i_1 0 2211 (_comp LUT4)
		(_port
			 ((I0) (BUS4118(3)))
			 ((I1) (BUS4118(2)))
			 ((I2) (BUS4118(1)))
			 ((I3) (BUS4118(0)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0053"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[5]_i_1 0 2215 (_comp LUT4)
		(_port
			 ((I0) (BUS4118(1)))
			 ((I1) (BUS4118(3)))
			 ((I2) (BUS4118(2)))
			 ((I3) (BUS4118(0)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"1435"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[6]_i_1 0 2219 (_comp LUT4)
		(_port
			 ((I0) (BUS4118(1)))
			 ((I1) (BUS4118(3)))
			 ((I2) (BUS4118(2)))
			 ((I3) (BUS4118(0)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"1636"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Counter_2 0 7 (Counter_2 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51525552060700470456450b055653540752535552)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int BUS4110 0 0 4132 (_arch (_uni))))
		(_port (_int CEO -1 0 4056 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 4057 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 4058 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 4059 (_ent (_in ))))
		(_port (_int COUNT_reg[3]_0 -1 0 4060 (_ent (_out ))))
		(_port (_int COUNT_reg[3]_1 -1 0 4061 (_ent (_in ))))
		(_port (_int COUNT_reg[3]_2 -1 0 4062 (_ent (_in ))))
		(_port (_int En2_reg -1 0 4064 (_ent (_out ))))
		(_port (_int ENABLE2 -1 0 4063 (_ent (_in ))))
		(_port (_int NET7808 -1 0 4065 (_ent (_in ))))
		(_sig (_int COUNT[0]_i_1__1_n_0 -1 0 4214 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1__1_n_0 -1 0 4219 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1__1_n_0 -1 0 4224 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_2__1_n_0 -1 0 4229 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[0] -1 0 4242 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[1] -1 0 4247 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[2] -1 0 4252 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[3] -1 0 4257 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[4] -1 0 4262 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[5] -1 0 4267 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[6] -1 0 4272 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_prcs
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1]_0[0]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1]_0[1]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1]_0[2]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1]_0[3]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1]_0[4]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1]_0[5]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1]_0[6]))))))
		))
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1__1 0 4069 (_comp LUT1)
		(_port
			 ((I0) (BUS4110(0)))
			 ((O) (COUNT[0]_i_1__1_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1__1 0 4073 (_comp LUT4)
		(_port
			 ((I0) (BUS4110(1)))
			 ((I1) (BUS4110(0)))
			 ((I2) (BUS4110(2)))
			 ((I3) (BUS4110(3)))
			 ((O) (COUNT[1]_i_1__1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"9998"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1__1 0 4077 (_comp LUT4)
		(_port
			 ((I0) (BUS4110(3)))
			 ((I1) (BUS4110(2)))
			 ((I2) (BUS4110(0)))
			 ((I3) (BUS4110(1)))
			 ((O) (COUNT[2]_i_1__1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ccc2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_3__0 0 4081 (_comp LUT4)
		(_port
			 ((I0) (BUS4110(3)))
			 ((I1) (BUS4110(2)))
			 ((I2) (BUS4110(0)))
			 ((I3) (BUS4110(1)))
			 ((O) (COUNT_reg[3]_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0001"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_1 0 4085 (_comp LUT6)
		(_port
			 ((I0) (ENABLE2))
			 ((I1) (COUNT_reg[3]_0))
			 ((I2) (COUNT_reg[3]_1))
			 ((I3) (COUNT_reg[3]_2))
			 ((I4) (CEO))
			 ((I5) (NET7808))
			 ((O) (En2_reg)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffff000080000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_2__1 0 4088 (_comp LUT4)
		(_port
			 ((I0) (BUS4110(1)))
			 ((I1) (BUS4110(0)))
			 ((I2) (BUS4110(2)))
			 ((I3) (BUS4110(3)))
			 ((O) (COUNT[3]_i_2__1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fe01"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 4092 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((D) (COUNT[0]_i_1__1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4110(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 4095 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1__1_n_0))
			 ((Q) (BUS4110(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 4098 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[2]_i_1__1_n_0))
			 ((Q) (BUS4110(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 4101 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((D) (COUNT[3]_i_2__1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4110(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1[0]_i_1__0 0 4104 (_comp LUT4)
		(_port
			 ((I0) (BUS4110(1)))
			 ((I1) (BUS4110(3)))
			 ((I2) (BUS4110(0)))
			 ((I3) (BUS4110(2)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"3267"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg1[1]_i_1__0 0 4108 (_comp LUT4)
		(_port
			 ((I0) (BUS4110(2)))
			 ((I1) (BUS4110(3)))
			 ((I2) (BUS4110(0)))
			 ((I3) (BUS4110(1)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"3157"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg1[2]_i_1__0 0 4112 (_comp LUT4)
		(_port
			 ((I0) (BUS4110(2)))
			 ((I1) (BUS4110(3)))
			 ((I2) (BUS4110(0)))
			 ((I3) (BUS4110(1)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"3277"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg1[3]_i_1__0 0 4116 (_comp LUT4)
		(_port
			 ((I0) (BUS4110(1)))
			 ((I1) (BUS4110(0)))
			 ((I2) (BUS4110(2)))
			 ((I3) (BUS4110(3)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"056b"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg1[4]_i_1__0 0 4120 (_comp LUT4)
		(_port
			 ((I0) (BUS4110(3)))
			 ((I1) (BUS4110(2)))
			 ((I2) (BUS4110(1)))
			 ((I3) (BUS4110(0)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0053"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg1[5]_i_1__0 0 4124 (_comp LUT4)
		(_port
			 ((I0) (BUS4110(1)))
			 ((I1) (BUS4110(3)))
			 ((I2) (BUS4110(2)))
			 ((I3) (BUS4110(0)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"1435"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg1[6]_i_1__0 0 4128 (_comp LUT4)
		(_port
			 ((I0) (BUS4110(1)))
			 ((I1) (BUS4110(3)))
			 ((I2) (BUS4110(2)))
			 ((I3) (BUS4110(0)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"1636"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Counter_3 0 7 (Counter_3 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51525552060700470456450b055653540752525552)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int BUS4100 0 0 3367 (_ent (_out))))
		(_port (_int CLK_IBUF_BUFG -1 0 3362 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 3363 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 3364 (_ent (_out ))))
		(_port (_int COUNT_reg[1]_0 -1 0 3365 (_ent (_out ))))
		(_port (_int COUNT_reg[3]_0 -1 0 3366 (_ent (_in ))))
		(_sig (_int BUS4100[0] -1 0 3398 (_arch (_uni))))
		(_sig (_int BUS4100[1] -1 0 3406 (_arch (_uni))))
		(_sig (_int COUNT[0]_i_1__4_n_0 -1 0 3429 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1__4_n_0 -1 0 3434 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1__4_n_0 -1 0 3439 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_2__4_n_0 -1 0 3444 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
	)
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1__4 0 3370 (_comp LUT1)
		(_port
			 ((I0) (COUNT_reg[0]_0))
			 ((O) (COUNT[0]_i_1__4_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1__4 0 3374 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[0]_0))
			 ((I1) (COUNT_reg[1]_0))
			 ((I2) (BUS4100(1)))
			 ((I3) (BUS4100(0)))
			 ((O) (COUNT[1]_i_1__4_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"9998"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1__4 0 3378 (_comp LUT3)
		(_port
			 ((I0) (BUS4100(0)))
			 ((I1) (COUNT_reg[1]_0))
			 ((I2) (COUNT_reg[0]_0))
			 ((O) (COUNT[2]_i_1__4_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"a9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT[3]_i_2__4 0 3382 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[0]_0))
			 ((I1) (COUNT_reg[1]_0))
			 ((I2) (BUS4100(1)))
			 ((I3) (BUS4100(0)))
			 ((O) (COUNT[3]_i_2__4_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f0e0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 3386 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_0))
			 ((D) (COUNT[0]_i_1__4_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (COUNT_reg[0]_0)))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 3389 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1__4_n_0))
			 ((Q) (COUNT_reg[1]_0)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 3392 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_0))
			 ((D) (COUNT[2]_i_1__4_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4100(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 3395 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[3]_i_2__4_n_0))
			 ((Q) (BUS4100(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q))))))
(_unit EDIF 1.0.4.38 (Counter_4 0 7 (Counter_4 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51525552060700470456450b055653540752555552)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int BUS4096 0 0 3549 (_arch (_uni))))
		(_port (_int CLK_IBUF_BUFG -1 0 3482 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 3483 (_ent (_in ))))
		(_port (_int COUNT_reg[3]_0 -1 0 3484 (_ent (_out ))))
		(_port (_int COUNT_reg[3]_1 -1 0 3485 (_ent (_in ))))
		(_sig (_int COUNT[0]_i_1__2_n_0 -1 0 3626 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1__2_n_0 -1 0 3631 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1__2_n_0 -1 0 3636 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_2__2_n_0 -1 0 3641 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[0] -1 0 3646 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[1] -1 0 3651 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[2] -1 0 3656 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[3] -1 0 3661 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[4] -1 0 3666 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[5] -1 0 3671 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[6] -1 0 3676 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_prcs
			(line_3(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1]_0[0]))))))
			(line_4(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1]_0[1]))))))
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1]_0[2]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1]_0[3]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1]_0[4]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1]_0[5]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1]_0[6]))))))
		))
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1__2 0 3489 (_comp LUT1)
		(_port
			 ((I0) (BUS4096(0)))
			 ((O) (COUNT[0]_i_1__2_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1__2 0 3493 (_comp LUT4)
		(_port
			 ((I0) (BUS4096(1)))
			 ((I1) (BUS4096(0)))
			 ((I2) (BUS4096(2)))
			 ((I3) (BUS4096(3)))
			 ((O) (COUNT[1]_i_1__2_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"9998"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1__2 0 3497 (_comp LUT4)
		(_port
			 ((I0) (BUS4096(3)))
			 ((I1) (BUS4096(2)))
			 ((I2) (BUS4096(0)))
			 ((I3) (BUS4096(1)))
			 ((O) (COUNT[2]_i_1__2_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ccc2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_2__2 0 3501 (_comp LUT4)
		(_port
			 ((I0) (BUS4096(1)))
			 ((I1) (BUS4096(0)))
			 ((I2) (BUS4096(2)))
			 ((I3) (BUS4096(3)))
			 ((O) (COUNT[3]_i_2__2_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fe01"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_3__0 0 3505 (_comp LUT4)
		(_port
			 ((I0) (BUS4096(3)))
			 ((I1) (BUS4096(2)))
			 ((I2) (BUS4096(0)))
			 ((I3) (BUS4096(1)))
			 ((O) (COUNT_reg[3]_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0001"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 3509 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_1))
			 ((D) (COUNT[0]_i_1__2_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4096(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 3512 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_1))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1__2_n_0))
			 ((Q) (BUS4096(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 3515 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_1))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[2]_i_1__2_n_0))
			 ((Q) (BUS4096(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 3518 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_1))
			 ((D) (COUNT[3]_i_2__2_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4096(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3[0]_i_1__0 0 3521 (_comp LUT4)
		(_port
			 ((I0) (BUS4096(1)))
			 ((I1) (BUS4096(3)))
			 ((I2) (BUS4096(0)))
			 ((I3) (BUS4096(2)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"3267"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[1]_i_1__0 0 3525 (_comp LUT4)
		(_port
			 ((I0) (BUS4096(2)))
			 ((I1) (BUS4096(3)))
			 ((I2) (BUS4096(0)))
			 ((I3) (BUS4096(1)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"3157"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[2]_i_1__0 0 3529 (_comp LUT4)
		(_port
			 ((I0) (BUS4096(2)))
			 ((I1) (BUS4096(3)))
			 ((I2) (BUS4096(0)))
			 ((I3) (BUS4096(1)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"3277"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[3]_i_1__0 0 3533 (_comp LUT4)
		(_port
			 ((I0) (BUS4096(1)))
			 ((I1) (BUS4096(0)))
			 ((I2) (BUS4096(2)))
			 ((I3) (BUS4096(3)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"056b"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[4]_i_1__0 0 3537 (_comp LUT4)
		(_port
			 ((I0) (BUS4096(3)))
			 ((I1) (BUS4096(2)))
			 ((I2) (BUS4096(1)))
			 ((I3) (BUS4096(0)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0053"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[5]_i_1__0 0 3541 (_comp LUT4)
		(_port
			 ((I0) (BUS4096(1)))
			 ((I1) (BUS4096(3)))
			 ((I2) (BUS4096(2)))
			 ((I3) (BUS4096(0)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"1435"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[6]_i_1__0 0 3545 (_comp LUT4)
		(_port
			 ((I0) (BUS4096(1)))
			 ((I1) (BUS4096(3)))
			 ((I2) (BUS4096(2)))
			 ((I3) (BUS4096(0)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"1636"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Counter_7 0 7 (Counter_7 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51525552060700470456450b055653540752565552)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int BUS4130 0 0 2560 (_arch (_uni))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 1 0 2488 (_ent (_out))))
		(_port (_int CEO -1 0 2479 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 2480 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 2481 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 2482 (_ent (_out ))))
		(_port (_int COUNT_reg[2]_0 -1 0 2483 (_ent (_in ))))
		(_port (_int En1_reg -1 0 2485 (_ent (_out ))))
		(_port (_int ENABLE1 -1 0 2484 (_ent (_in ))))
		(_port (_int NET7772 -1 0 2486 (_ent (_in ))))
		(_port (_int NET7776 -1 0 2487 (_ent (_in ))))
		(_sig (_int <const1> -1 0 2553 (_arch (_uni))))
		(_sig (_int COUNT[0]_i_1_n_0 -1 0 2627 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1_n_0 -1 0 2632 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_2_n_0 -1 0 2637 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1_n_0 -1 0 2642 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_2_n_0 -1 0 2647 (_arch (_uni))))
		(_sig (_int D[0] -1 0 2666 (_arch (_uni))))
		(_sig (_int D[1] -1 0 2671 (_arch (_uni))))
		(_sig (_int D[2] -1 0 2676 (_arch (_uni))))
		(_sig (_int D[3] -1 0 2681 (_arch (_uni))))
		(_sig (_int D[4] -1 0 2686 (_arch (_uni))))
		(_sig (_int D[5] -1 0 2691 (_arch (_uni))))
		(_sig (_int D[6] -1 0 2696 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
	)
	(_comp
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1 0 2491 (_comp LUT5)
		(_port
			 ((I0) (NET7772))
			 ((I1) (CEO))
			 ((I2) (ENABLE1))
			 ((I3) (COUNT_reg[2]_0))
			 ((I4) (BUS4130(0)))
			 ((O) (COUNT[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"3777c888"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[1]_i_1 0 2494 (_comp LUT6)
		(_port
			 ((I0) (COUNT[1]_i_2_n_0))
			 ((I1) (COUNT_reg[2]_0))
			 ((I2) (ENABLE1))
			 ((I3) (CEO))
			 ((I4) (NET7772))
			 ((I5) (BUS4130(1)))
			 ((O) (COUNT[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"aaffbfffaa008000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[1]_i_2 0 2497 (_comp LUT3)
		(_port
			 ((I0) (BUS4130(0)))
			 ((I1) (BUS4130(1)))
			 ((I2) (BUS4130(2)))
			 ((O) (COUNT[1]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"98"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT[2]_i_1 0 2501 (_comp LUT6)
		(_port
			 ((I0) (COUNT[2]_i_2_n_0))
			 ((I1) (COUNT_reg[2]_0))
			 ((I2) (ENABLE1))
			 ((I3) (CEO))
			 ((I4) (NET7772))
			 ((I5) (BUS4130(2)))
			 ((O) (COUNT[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"aaffbfffaa008000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[2]_i_2 0 2504 (_comp LUT3)
		(_port
			 ((I0) (BUS4130(0)))
			 ((I1) (BUS4130(2)))
			 ((I2) (BUS4130(1)))
			 ((O) (COUNT[2]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"c9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT[3]_i_1__3 0 2508 (_comp LUT5)
		(_port
			 ((I0) (ENABLE1))
			 ((I1) (COUNT_reg[0]_0))
			 ((I2) (COUNT_reg[2]_0))
			 ((I3) (CEO))
			 ((I4) (NET7776))
			 ((O) (En1_reg)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"ff008000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[3]_i_4 0 2511 (_comp LUT3)
		(_port
			 ((I0) (BUS4130(0)))
			 ((I1) (BUS4130(1)))
			 ((I2) (BUS4130(2)))
			 ((O) (COUNT_reg[0]_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"01"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 2515 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[0]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4130(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 2518 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1_n_0))
			 ((Q) (BUS4130(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 2521 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[2]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4130(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0[0]_i_1 0 2525 (_comp LUT3)
		(_port
			 ((I0) (BUS4130(1)))
			 ((I1) (BUS4130(0)))
			 ((I2) (BUS4130(2)))
			 ((O) (D(0))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"eb"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg0[1]_i_1 0 2529 (_comp LUT3)
		(_port
			 ((I0) (BUS4130(0)))
			 ((I1) (BUS4130(2)))
			 ((I2) (BUS4130(1)))
			 ((O) (D(1))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"b7"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg0[2]_i_1 0 2533 (_comp LUT3)
		(_port
			 ((I0) (BUS4130(0)))
			 ((I1) (BUS4130(1)))
			 ((I2) (BUS4130(2)))
			 ((O) (D(2))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"fb"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg0[3]_i_1 0 2537 (_comp LUT3)
		(_port
			 ((I0) (BUS4130(0)))
			 ((I1) (BUS4130(1)))
			 ((I2) (BUS4130(2)))
			 ((O) (D(3))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"6d"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg0[4]_i_1 0 2541 (_comp LUT3)
		(_port
			 ((I0) (BUS4130(0)))
			 ((I1) (BUS4130(2)))
			 ((I2) (BUS4130(1)))
			 ((O) (D(4))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"51"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg0[5]_i_1 0 2545 (_comp LUT3)
		(_port
			 ((I0) (BUS4130(0)))
			 ((I1) (BUS4130(1)))
			 ((I2) (BUS4130(2)))
			 ((O) (D(5))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"71"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg0[6]_i_1 0 2549 (_comp LUT3)
		(_port
			 ((I0) (BUS4130(1)))
			 ((I1) (BUS4130(2)))
			 ((I2) (BUS4130(0)))
			 ((O) (D(6))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"6e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst VCC 0 2524 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Counter_8 0 7 (Counter_8 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51525552060700470456450b055653540752595552)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int BUS4126 0 0 2810 (_arch (_uni))))
		(_sig (_int p_2_in 0 0 2966 (_arch (_uni))))
		(_port (_int CEO -1 0 2734 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 2735 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 2736 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 2737 (_ent (_in ))))
		(_port (_int COUNT_reg[3]_0 -1 0 2738 (_ent (_out ))))
		(_port (_int COUNT_reg[3]_1 -1 0 2739 (_ent (_in ))))
		(_port (_int COUNT_reg[3]_2 -1 0 2740 (_ent (_in ))))
		(_port (_int En1_reg -1 0 2742 (_ent (_out ))))
		(_port (_int ENABLE1 -1 0 2741 (_ent (_in ))))
		(_port (_int NET7780 -1 0 2743 (_ent (_in ))))
		(_sig (_int COUNT_reg[1]_0[0] -1 0 2900 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[1] -1 0 2905 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[2] -1 0 2910 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[3] -1 0 2915 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[4] -1 0 2920 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[5] -1 0 2925 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[6] -1 0 2930 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_prcs
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1]_0[0]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1]_0[1]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1]_0[2]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1]_0[3]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1]_0[4]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1]_0[5]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1]_0[6]))))))
		))
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1 0 2747 (_comp LUT1)
		(_port
			 ((I0) (BUS4126(0)))
			 ((O) (p_2_in(0))))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1 0 2751 (_comp LUT4)
		(_port
			 ((I0) (BUS4126(1)))
			 ((I1) (BUS4126(0)))
			 ((I2) (BUS4126(2)))
			 ((I3) (BUS4126(3)))
			 ((O) (p_2_in(1))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"9998"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1 0 2755 (_comp LUT4)
		(_port
			 ((I0) (BUS4126(3)))
			 ((I1) (BUS4126(2)))
			 ((I2) (BUS4126(0)))
			 ((I3) (BUS4126(1)))
			 ((O) (p_2_in(2))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ccc2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_3 0 2759 (_comp LUT4)
		(_port
			 ((I0) (BUS4126(3)))
			 ((I1) (BUS4126(2)))
			 ((I2) (BUS4126(0)))
			 ((I3) (BUS4126(1)))
			 ((O) (COUNT_reg[3]_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0001"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_1__2 0 2763 (_comp LUT6)
		(_port
			 ((I0) (ENABLE1))
			 ((I1) (COUNT_reg[3]_0))
			 ((I2) (COUNT_reg[3]_1))
			 ((I3) (COUNT_reg[3]_2))
			 ((I4) (CEO))
			 ((I5) (NET7780))
			 ((O) (En1_reg)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffff000080000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_2 0 2766 (_comp LUT4)
		(_port
			 ((I0) (BUS4126(1)))
			 ((I1) (BUS4126(0)))
			 ((I2) (BUS4126(2)))
			 ((I3) (BUS4126(3)))
			 ((O) (p_2_in(3))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fe01"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 2770 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((D) (p_2_in(0)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4126(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 2773 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (p_2_in(1)))
			 ((Q) (BUS4126(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 2776 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (p_2_in(2)))
			 ((Q) (BUS4126(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 2779 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((D) (p_2_in(3)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4126(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1[0]_i_1 0 2782 (_comp LUT4)
		(_port
			 ((I0) (BUS4126(1)))
			 ((I1) (BUS4126(3)))
			 ((I2) (BUS4126(0)))
			 ((I3) (BUS4126(2)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"3267"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg1[1]_i_1 0 2786 (_comp LUT4)
		(_port
			 ((I0) (BUS4126(2)))
			 ((I1) (BUS4126(3)))
			 ((I2) (BUS4126(0)))
			 ((I3) (BUS4126(1)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"3157"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg1[2]_i_1 0 2790 (_comp LUT4)
		(_port
			 ((I0) (BUS4126(2)))
			 ((I1) (BUS4126(3)))
			 ((I2) (BUS4126(0)))
			 ((I3) (BUS4126(1)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"3277"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg1[3]_i_1 0 2794 (_comp LUT4)
		(_port
			 ((I0) (BUS4126(1)))
			 ((I1) (BUS4126(0)))
			 ((I2) (BUS4126(2)))
			 ((I3) (BUS4126(3)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"056b"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg1[4]_i_1 0 2798 (_comp LUT4)
		(_port
			 ((I0) (BUS4126(3)))
			 ((I1) (BUS4126(2)))
			 ((I2) (BUS4126(1)))
			 ((I3) (BUS4126(0)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0053"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg1[5]_i_1 0 2802 (_comp LUT4)
		(_port
			 ((I0) (BUS4126(1)))
			 ((I1) (BUS4126(3)))
			 ((I2) (BUS4126(2)))
			 ((I3) (BUS4126(0)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"1435"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg1[6]_i_1 0 2806 (_comp LUT4)
		(_port
			 ((I0) (BUS4126(1)))
			 ((I1) (BUS4126(3)))
			 ((I2) (BUS4126(2)))
			 ((I3) (BUS4126(0)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"1636"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Counter_9 0 7 (Counter_9 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51525552060700470456450b055653540752585552)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int BUS4122 0 0 2041 (_ent (_out))))
		(_port (_int CLK_IBUF_BUFG -1 0 2036 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 2037 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 2038 (_ent (_out ))))
		(_port (_int COUNT_reg[1]_0 -1 0 2039 (_ent (_out ))))
		(_port (_int COUNT_reg[3]_0 -1 0 2040 (_ent (_in ))))
		(_sig (_int BUS4122[0] -1 0 2072 (_arch (_uni))))
		(_sig (_int BUS4122[1] -1 0 2080 (_arch (_uni))))
		(_sig (_int COUNT[0]_i_1__3_n_0 -1 0 2103 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1__3_n_0 -1 0 2108 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1__3_n_0 -1 0 2113 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_2__3_n_0 -1 0 2118 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
	)
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1__3 0 2044 (_comp LUT1)
		(_port
			 ((I0) (COUNT_reg[0]_0))
			 ((O) (COUNT[0]_i_1__3_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1__3 0 2048 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[0]_0))
			 ((I1) (COUNT_reg[1]_0))
			 ((I2) (BUS4122(1)))
			 ((I3) (BUS4122(0)))
			 ((O) (COUNT[1]_i_1__3_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"9998"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1__3 0 2052 (_comp LUT3)
		(_port
			 ((I0) (BUS4122(0)))
			 ((I1) (COUNT_reg[1]_0))
			 ((I2) (COUNT_reg[0]_0))
			 ((O) (COUNT[2]_i_1__3_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"a9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT[3]_i_2__3 0 2056 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[0]_0))
			 ((I1) (COUNT_reg[1]_0))
			 ((I2) (BUS4122(1)))
			 ((I3) (BUS4122(0)))
			 ((O) (COUNT[3]_i_2__3_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f0e0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 2060 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_0))
			 ((D) (COUNT[0]_i_1__3_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (COUNT_reg[0]_0)))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 2063 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1__3_n_0))
			 ((Q) (COUNT_reg[1]_0)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 2066 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_0))
			 ((D) (COUNT[2]_i_1__3_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS4122(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 2069 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[3]_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[3]_i_2__3_n_0))
			 ((Q) (BUS4122(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q))))))
(_unit EDIF 1.0.4.38 (Decoder 0 7 (Decoder 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51525252550606470757450b055653555557545752)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_port (_int BUS4122 0 0 186 (_ent (_in))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int counter2 1 0 188 (_ent (_in))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 2 0 187 (_ent (_in))))
		(_sig (_int digit_to_7seg1 2 0 522 (_arch (_uni))))
		(_sig (_int seg0 2 0 557 (_arch (_uni))))
		(_sig (_int seg1 2 0 592 (_arch (_uni))))
		(_port (_int seg1_reg 2 0 189 (_ent (_in))))
		(_sig (_int seg2 2 0 662 (_arch (_uni))))
		(_sig (_int seg3 2 0 697 (_arch (_uni))))
		(_port (_int seg3_reg 2 0 190 (_ent (_in))))
		(_port (_int CE_IBUF -1 0 176 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 177 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 178 (_ent (_in ))))
		(_port (_int seg3_reg[0]_0 -1 0 179 (_ent (_out ))))
		(_port (_int seg3_reg[1]_0 -1 0 180 (_ent (_out ))))
		(_port (_int seg3_reg[2]_0 -1 0 181 (_ent (_out ))))
		(_port (_int seg3_reg[3]_0 -1 0 182 (_ent (_out ))))
		(_port (_int seg3_reg[4]_0 -1 0 183 (_ent (_out ))))
		(_port (_int seg3_reg[5]_0 -1 0 184 (_ent (_out ))))
		(_port (_int seg3_reg[6]_0 -1 0 185 (_ent (_out ))))
		(_sig (_int BUS4122[0] -1 0 325 (_arch (_uni))))
		(_sig (_int BUS4122[1] -1 0 336 (_arch (_uni))))
		(_sig (_int BUS4122[2] -1 0 347 (_arch (_uni))))
		(_sig (_int BUS4122[3] -1 0 358 (_arch (_uni))))
		(_sig (_int counter2[0] -1 0 500 (_arch (_uni))))
		(_sig (_int counter2[1] -1 0 511 (_arch (_uni))))
		(_sig (_int D[0] -1 0 465 (_arch (_uni))))
		(_sig (_int D[1] -1 0 470 (_arch (_uni))))
		(_sig (_int D[2] -1 0 475 (_arch (_uni))))
		(_sig (_int D[3] -1 0 480 (_arch (_uni))))
		(_sig (_int D[4] -1 0 485 (_arch (_uni))))
		(_sig (_int D[5] -1 0 490 (_arch (_uni))))
		(_sig (_int D[6] -1 0 495 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[0] -1 0 627 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[1] -1 0 632 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[2] -1 0 637 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[3] -1 0 642 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[4] -1 0 647 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[5] -1 0 652 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[6] -1 0 657 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[0] -1 0 767 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[1] -1 0 772 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[2] -1 0 777 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[3] -1 0 782 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[4] -1 0 787 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[5] -1 0 792 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[6] -1 0 797 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_prcs
			(line_17(_arch -1 0 0 ((_alias((seg1_reg[6]_0[0]) (seg1_reg(0)))))))
			(line_18(_arch -1 0 0 ((_alias((seg1_reg[6]_0[1]) (seg1_reg(1)))))))
			(line_19(_arch -1 0 0 ((_alias((seg1_reg[6]_0[2]) (seg1_reg(2)))))))
			(line_20(_arch -1 0 0 ((_alias((seg1_reg[6]_0[3]) (seg1_reg(3)))))))
			(line_21(_arch -1 0 0 ((_alias((seg1_reg[6]_0[4]) (seg1_reg(4)))))))
			(line_22(_arch -1 0 0 ((_alias((seg1_reg[6]_0[5]) (seg1_reg(5)))))))
			(line_23(_arch -1 0 0 ((_alias((seg1_reg[6]_0[6]) (seg1_reg(6)))))))
			(line_31(_arch -1 0 0 ((_alias((seg3_reg[6]_1[0]) (seg3_reg(0)))))))
			(line_32(_arch -1 0 0 ((_alias((seg3_reg[6]_1[1]) (seg3_reg(1)))))))
			(line_33(_arch -1 0 0 ((_alias((seg3_reg[6]_1[2]) (seg3_reg(2)))))))
			(line_34(_arch -1 0 0 ((_alias((seg3_reg[6]_1[3]) (seg3_reg(3)))))))
			(line_35(_arch -1 0 0 ((_alias((seg3_reg[6]_1[4]) (seg3_reg(4)))))))
			(line_36(_arch -1 0 0 ((_alias((seg3_reg[6]_1[5]) (seg3_reg(5)))))))
			(line_37(_arch -1 0 0 ((_alias((seg3_reg[6]_1[6]) (seg3_reg(6)))))))
		))
	(_comp
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out )))))))
	(_inst seg0_reg[0] 0 193 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(0)))
			 ((Q) (seg0(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[1] 0 196 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(1)))
			 ((Q) (seg0(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[2] 0 199 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(2)))
			 ((Q) (seg0(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[3] 0 202 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(3)))
			 ((Q) (seg0(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[4] 0 205 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(4)))
			 ((Q) (seg0(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[5] 0 208 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(5)))
			 ((Q) (seg0(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[6] 0 211 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(6)))
			 ((Q) (seg0(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[0] 0 214 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(0)))
			 ((Q) (seg1(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[1] 0 217 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(1)))
			 ((Q) (seg1(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[2] 0 220 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(2)))
			 ((Q) (seg1(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[3] 0 223 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(3)))
			 ((Q) (seg1(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[4] 0 226 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(4)))
			 ((Q) (seg1(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[5] 0 229 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(5)))
			 ((Q) (seg1(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[6] 0 232 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(6)))
			 ((Q) (seg1(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2[0]_i_1 0 235 (_comp LUT4)
		(_port
			 ((I0) (BUS4122(3)))
			 ((I1) (BUS4122(2)))
			 ((I2) (BUS4122(1)))
			 ((I3) (BUS4122(0)))
			 ((O) (digit_to_7seg1(0))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"5653"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[1]_i_1 0 239 (_comp LUT4)
		(_port
			 ((I0) (BUS4122(3)))
			 ((I1) (BUS4122(1)))
			 ((I2) (BUS4122(0)))
			 ((I3) (BUS4122(2)))
			 ((O) (digit_to_7seg1(1))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"4177"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[2]_i_1 0 243 (_comp LUT4)
		(_port
			 ((I0) (BUS4122(3)))
			 ((I1) (BUS4122(2)))
			 ((I2) (BUS4122(1)))
			 ((I3) (BUS4122(0)))
			 ((O) (digit_to_7seg1(2))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"5747"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[3]_i_1 0 247 (_comp LUT4)
		(_port
			 ((I0) (BUS4122(3)))
			 ((I1) (BUS4122(2)))
			 ((I2) (BUS4122(1)))
			 ((I3) (BUS4122(0)))
			 ((O) (digit_to_7seg1(3))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"1653"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[4]_i_1 0 251 (_comp LUT4)
		(_port
			 ((I0) (BUS4122(3)))
			 ((I1) (BUS4122(1)))
			 ((I2) (BUS4122(2)))
			 ((I3) (BUS4122(0)))
			 ((O) (digit_to_7seg1(4))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0047"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[5]_i_1 0 255 (_comp LUT4)
		(_port
			 ((I0) (BUS4122(3)))
			 ((I1) (BUS4122(2)))
			 ((I2) (BUS4122(1)))
			 ((I3) (BUS4122(0)))
			 ((O) (digit_to_7seg1(5))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0647"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[6]_i_1 0 259 (_comp LUT4)
		(_port
			 ((I0) (BUS4122(3)))
			 ((I1) (BUS4122(0)))
			 ((I2) (BUS4122(2)))
			 ((I3) (BUS4122(1)))
			 ((O) (digit_to_7seg1(6))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"155a"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2_reg[0] 0 262 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(0)))
			 ((Q) (seg2(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[1] 0 265 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(1)))
			 ((Q) (seg2(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[2] 0 268 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(2)))
			 ((Q) (seg2(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[3] 0 271 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(3)))
			 ((Q) (seg2(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[4] 0 274 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(4)))
			 ((Q) (seg2(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[5] 0 277 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(5)))
			 ((Q) (seg2(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[6] 0 280 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(6)))
			 ((Q) (seg2(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[0] 0 283 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(0)))
			 ((Q) (seg3(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[1] 0 286 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(1)))
			 ((Q) (seg3(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[2] 0 289 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(2)))
			 ((Q) (seg3(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[3] 0 292 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(3)))
			 ((Q) (seg3(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[4] 0 295 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(4)))
			 ((Q) (seg3(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[5] 0 298 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(5)))
			 ((Q) (seg3(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[6] 0 301 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(6)))
			 ((Q) (seg3(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out[0]_i_2 0 304 (_comp LUT6)
		(_port
			 ((I0) (seg3(0)))
			 ((I1) (seg2(0)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(0)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(0)))
			 ((O) (seg3_reg[0]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[1]_i_2 0 307 (_comp LUT6)
		(_port
			 ((I0) (seg3(1)))
			 ((I1) (seg2(1)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(1)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(1)))
			 ((O) (seg3_reg[1]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[2]_i_2 0 310 (_comp LUT6)
		(_port
			 ((I0) (seg3(2)))
			 ((I1) (seg2(2)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(2)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(2)))
			 ((O) (seg3_reg[2]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[3]_i_2 0 313 (_comp LUT6)
		(_port
			 ((I0) (seg3(3)))
			 ((I1) (seg2(3)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(3)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(3)))
			 ((O) (seg3_reg[3]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[4]_i_2 0 316 (_comp LUT6)
		(_port
			 ((I0) (seg3(4)))
			 ((I1) (seg2(4)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(4)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(4)))
			 ((O) (seg3_reg[4]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[5]_i_2 0 319 (_comp LUT6)
		(_port
			 ((I0) (seg3(5)))
			 ((I1) (seg2(5)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(5)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(5)))
			 ((O) (seg3_reg[5]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[6]_i_3 0 322 (_comp LUT6)
		(_port
			 ((I0) (seg3(6)))
			 ((I1) (seg2(6)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(6)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(6)))
			 ((O) (seg3_reg[6]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Decoder_0 0 7 (Decoder_0 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51525252550606470757450b055653540752515555)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_port (_int BUS4100 0 0 818 (_ent (_in))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int counter2 1 0 820 (_ent (_in))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 2 0 819 (_ent (_in))))
		(_sig (_int digit_to_7seg1 2 0 1154 (_arch (_uni))))
		(_sig (_int seg0_reg_n_0_ 2 0 1189 (_arch (_uni))))
		(_port (_int seg1_reg 2 0 821 (_ent (_in))))
		(_sig (_int seg1_reg_n_0_ 2 0 1259 (_arch (_uni))))
		(_sig (_int seg2_reg_n_0_ 2 0 1294 (_arch (_uni))))
		(_port (_int seg3_reg 2 0 822 (_ent (_in))))
		(_sig (_int seg3_reg_n_0_ 2 0 1399 (_arch (_uni))))
		(_port (_int CE_IBUF -1 0 808 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 809 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 810 (_ent (_in ))))
		(_port (_int seg3_reg[0]_0 -1 0 811 (_ent (_out ))))
		(_port (_int seg3_reg[1]_0 -1 0 812 (_ent (_out ))))
		(_port (_int seg3_reg[2]_0 -1 0 813 (_ent (_out ))))
		(_port (_int seg3_reg[3]_0 -1 0 814 (_ent (_out ))))
		(_port (_int seg3_reg[4]_0 -1 0 815 (_ent (_out ))))
		(_port (_int seg3_reg[5]_0 -1 0 816 (_ent (_out ))))
		(_port (_int seg3_reg[6]_0 -1 0 817 (_ent (_out ))))
		(_sig (_int BUS4100[0] -1 0 957 (_arch (_uni))))
		(_sig (_int BUS4100[1] -1 0 968 (_arch (_uni))))
		(_sig (_int BUS4100[2] -1 0 979 (_arch (_uni))))
		(_sig (_int BUS4100[3] -1 0 990 (_arch (_uni))))
		(_sig (_int counter2[0] -1 0 1132 (_arch (_uni))))
		(_sig (_int counter2[1] -1 0 1143 (_arch (_uni))))
		(_sig (_int D[0] -1 0 1097 (_arch (_uni))))
		(_sig (_int D[1] -1 0 1102 (_arch (_uni))))
		(_sig (_int D[2] -1 0 1107 (_arch (_uni))))
		(_sig (_int D[3] -1 0 1112 (_arch (_uni))))
		(_sig (_int D[4] -1 0 1117 (_arch (_uni))))
		(_sig (_int D[5] -1 0 1122 (_arch (_uni))))
		(_sig (_int D[6] -1 0 1127 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[0] -1 0 1224 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[1] -1 0 1229 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[2] -1 0 1234 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[3] -1 0 1239 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[4] -1 0 1244 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[5] -1 0 1249 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[6] -1 0 1254 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[0] -1 0 1364 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[1] -1 0 1369 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[2] -1 0 1374 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[3] -1 0 1379 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[4] -1 0 1384 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[5] -1 0 1389 (_arch (_uni))))
		(_sig (_int seg3_reg[6]_1[6] -1 0 1394 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_prcs
			(line_17(_arch -1 0 0 ((_alias((seg1_reg[6]_0[0]) (seg1_reg(0)))))))
			(line_18(_arch -1 0 0 ((_alias((seg1_reg[6]_0[1]) (seg1_reg(1)))))))
			(line_19(_arch -1 0 0 ((_alias((seg1_reg[6]_0[2]) (seg1_reg(2)))))))
			(line_20(_arch -1 0 0 ((_alias((seg1_reg[6]_0[3]) (seg1_reg(3)))))))
			(line_21(_arch -1 0 0 ((_alias((seg1_reg[6]_0[4]) (seg1_reg(4)))))))
			(line_22(_arch -1 0 0 ((_alias((seg1_reg[6]_0[5]) (seg1_reg(5)))))))
			(line_23(_arch -1 0 0 ((_alias((seg1_reg[6]_0[6]) (seg1_reg(6)))))))
			(line_31(_arch -1 0 0 ((_alias((seg3_reg[6]_1[0]) (seg3_reg(0)))))))
			(line_32(_arch -1 0 0 ((_alias((seg3_reg[6]_1[1]) (seg3_reg(1)))))))
			(line_33(_arch -1 0 0 ((_alias((seg3_reg[6]_1[2]) (seg3_reg(2)))))))
			(line_34(_arch -1 0 0 ((_alias((seg3_reg[6]_1[3]) (seg3_reg(3)))))))
			(line_35(_arch -1 0 0 ((_alias((seg3_reg[6]_1[4]) (seg3_reg(4)))))))
			(line_36(_arch -1 0 0 ((_alias((seg3_reg[6]_1[5]) (seg3_reg(5)))))))
			(line_37(_arch -1 0 0 ((_alias((seg3_reg[6]_1[6]) (seg3_reg(6)))))))
		))
	(_comp
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out )))))))
	(_inst seg0_reg[0] 0 825 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(0)))
			 ((Q) (seg0_reg_n_0_(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[1] 0 828 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(1)))
			 ((Q) (seg0_reg_n_0_(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[2] 0 831 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(2)))
			 ((Q) (seg0_reg_n_0_(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[3] 0 834 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(3)))
			 ((Q) (seg0_reg_n_0_(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[4] 0 837 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(4)))
			 ((Q) (seg0_reg_n_0_(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[5] 0 840 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(5)))
			 ((Q) (seg0_reg_n_0_(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg0_reg[6] 0 843 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (D(6)))
			 ((Q) (seg0_reg_n_0_(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[0] 0 846 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(0)))
			 ((Q) (seg1_reg_n_0_(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[1] 0 849 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(1)))
			 ((Q) (seg1_reg_n_0_(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[2] 0 852 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(2)))
			 ((Q) (seg1_reg_n_0_(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[3] 0 855 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(3)))
			 ((Q) (seg1_reg_n_0_(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[4] 0 858 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(4)))
			 ((Q) (seg1_reg_n_0_(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[5] 0 861 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(5)))
			 ((Q) (seg1_reg_n_0_(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg1_reg[6] 0 864 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg1_reg(6)))
			 ((Q) (seg1_reg_n_0_(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2[0]_i_1 0 867 (_comp LUT4)
		(_port
			 ((I0) (BUS4100(3)))
			 ((I1) (BUS4100(2)))
			 ((I2) (BUS4100(1)))
			 ((I3) (BUS4100(0)))
			 ((O) (digit_to_7seg1(0))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"5653"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[1]_i_1 0 871 (_comp LUT4)
		(_port
			 ((I0) (BUS4100(3)))
			 ((I1) (BUS4100(1)))
			 ((I2) (BUS4100(0)))
			 ((I3) (BUS4100(2)))
			 ((O) (digit_to_7seg1(1))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"4177"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[2]_i_1 0 875 (_comp LUT4)
		(_port
			 ((I0) (BUS4100(3)))
			 ((I1) (BUS4100(2)))
			 ((I2) (BUS4100(1)))
			 ((I3) (BUS4100(0)))
			 ((O) (digit_to_7seg1(2))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"5747"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[3]_i_1 0 879 (_comp LUT4)
		(_port
			 ((I0) (BUS4100(3)))
			 ((I1) (BUS4100(2)))
			 ((I2) (BUS4100(1)))
			 ((I3) (BUS4100(0)))
			 ((O) (digit_to_7seg1(3))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"1653"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[4]_i_1 0 883 (_comp LUT4)
		(_port
			 ((I0) (BUS4100(3)))
			 ((I1) (BUS4100(1)))
			 ((I2) (BUS4100(2)))
			 ((I3) (BUS4100(0)))
			 ((O) (digit_to_7seg1(4))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0047"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[5]_i_1 0 887 (_comp LUT4)
		(_port
			 ((I0) (BUS4100(3)))
			 ((I1) (BUS4100(2)))
			 ((I2) (BUS4100(1)))
			 ((I3) (BUS4100(0)))
			 ((O) (digit_to_7seg1(5))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"0647"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[6]_i_1 0 891 (_comp LUT4)
		(_port
			 ((I0) (BUS4100(3)))
			 ((I1) (BUS4100(0)))
			 ((I2) (BUS4100(2)))
			 ((I3) (BUS4100(1)))
			 ((O) (digit_to_7seg1(6))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"155a"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2_reg[0] 0 894 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(0)))
			 ((Q) (seg2_reg_n_0_(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[1] 0 897 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(1)))
			 ((Q) (seg2_reg_n_0_(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[2] 0 900 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(2)))
			 ((Q) (seg2_reg_n_0_(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[3] 0 903 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(3)))
			 ((Q) (seg2_reg_n_0_(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[4] 0 906 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(4)))
			 ((Q) (seg2_reg_n_0_(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[5] 0 909 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(5)))
			 ((Q) (seg2_reg_n_0_(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg2_reg[6] 0 912 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (digit_to_7seg1(6)))
			 ((Q) (seg2_reg_n_0_(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[0] 0 915 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(0)))
			 ((Q) (seg3_reg_n_0_(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[1] 0 918 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(1)))
			 ((Q) (seg3_reg_n_0_(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[2] 0 921 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(2)))
			 ((Q) (seg3_reg_n_0_(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[3] 0 924 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(3)))
			 ((Q) (seg3_reg_n_0_(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[4] 0 927 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(4)))
			 ((Q) (seg3_reg_n_0_(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[5] 0 930 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(5)))
			 ((Q) (seg3_reg_n_0_(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg3_reg[6] 0 933 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg3_reg(6)))
			 ((Q) (seg3_reg_n_0_(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out[0]_i_3 0 936 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(0)))
			 ((I1) (seg2_reg_n_0_(0)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(0)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(0)))
			 ((O) (seg3_reg[0]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[1]_i_3 0 939 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(1)))
			 ((I1) (seg2_reg_n_0_(1)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(1)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(1)))
			 ((O) (seg3_reg[1]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[2]_i_3 0 942 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(2)))
			 ((I1) (seg2_reg_n_0_(2)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(2)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(2)))
			 ((O) (seg3_reg[2]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[3]_i_3 0 945 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(3)))
			 ((I1) (seg2_reg_n_0_(3)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(3)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(3)))
			 ((O) (seg3_reg[3]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[4]_i_3 0 948 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(4)))
			 ((I1) (seg2_reg_n_0_(4)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(4)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(4)))
			 ((O) (seg3_reg[4]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[5]_i_3 0 951 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(5)))
			 ((I1) (seg2_reg_n_0_(5)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(5)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(5)))
			 ((O) (seg3_reg[5]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[6]_i_4 0 954 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(6)))
			 ((I1) (seg2_reg_n_0_(6)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(6)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(6)))
			 ((O) (seg3_reg[6]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Minute_counter 0 7 (Minute_counter 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51520252590650465456450b055407575257075654)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int BUS4100 0 0 3709 (_ent (_out))))
		(_port (_int CLK_IBUF_BUFG -1 0 3702 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 3703 (_ent (_in ))))
		(_port (_int COUNT_reg[0] -1 0 3704 (_ent (_out ))))
		(_port (_int COUNT_reg[1]_0 -1 0 3705 (_ent (_out ))))
		(_port (_int COUNT_reg[3] -1 0 3706 (_ent (_out ))))
		(_port (_int COUNT_reg[3]_0 -1 0 3707 (_ent (_in ))))
		(_port (_int COUNT_reg[3]_1 -1 0 3708 (_ent (_in ))))
		(_sig (_int BUS4100[0] -1 0 3715 (_arch (_uni))))
		(_sig (_int BUS4100[1] -1 0 3720 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][0] -1 0 3742 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][1] -1 0 3747 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][2] -1 0 3752 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][3] -1 0 3757 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][4] -1 0 3762 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][5] -1 0 3767 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][6] -1 0 3772 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_prcs
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1][0]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1][1]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1][2]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1][3]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1][4]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1][5]))))))
			(line_12(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1][6]))))))
		))
	(_comp
		(Counter_3
			(_object
			(_port (_int BUS4100 0 0 0 (_ent (_out))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[1]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3]_0 -1 0 7 (_ent (_in ))))))
		(Counter_4
			(_object
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[3]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3]_1 -1 0 7 (_ent (_in )))))))
	(_inst tens_min 0 3713 (_comp Counter_3)
		(_port
			 ((BUS4100(0)) (BUS4100(0)))
			 ((BUS4100(1)) (BUS4100(1)))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]_0) (COUNT_reg[0]))
			 ((COUNT_reg[1]_0) (COUNT_reg[1]_0))
			 ((COUNT_reg[3]_0) (COUNT_reg[3]_0)))
		(_use (_ent . Counter_3)
			(_port
				((BUS4100) (BUS4100))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[1]_0) (COUNT_reg[1]_0))
				((COUNT_reg[3]_0) (COUNT_reg[3]_0)))))
	(_inst unit_min 0 3714 (_comp Counter_4)
		(_port
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[3]_0) (COUNT_reg[3]))
			 ((COUNT_reg[3]_1) (COUNT_reg[3]_1)))
		(_use (_ent . Counter_4)
			(_port
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[3]_0) (COUNT_reg[3]_0))
				((COUNT_reg[3]_1) (COUNT_reg[3]_1))))))
(_unit EDIF 1.0.4.38 (Minute_counter_5 0 7 (Minute_counter_5 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51520252590650465456450b055407575257075654)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int BUS4122 0 0 2383 (_ent (_out))))
		(_port (_int CLK_IBUF_BUFG -1 0 2376 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 2377 (_ent (_in ))))
		(_port (_int COUNT_reg[0] -1 0 2378 (_ent (_out ))))
		(_port (_int COUNT_reg[1]_0 -1 0 2379 (_ent (_out ))))
		(_port (_int COUNT_reg[3] -1 0 2380 (_ent (_out ))))
		(_port (_int COUNT_reg[3]_0 -1 0 2381 (_ent (_in ))))
		(_port (_int COUNT_reg[3]_1 -1 0 2382 (_ent (_in ))))
		(_sig (_int BUS4122[0] -1 0 2389 (_arch (_uni))))
		(_sig (_int BUS4122[1] -1 0 2394 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][0] -1 0 2416 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][1] -1 0 2421 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][2] -1 0 2426 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][3] -1 0 2431 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][4] -1 0 2436 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][5] -1 0 2441 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][6] -1 0 2446 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_prcs
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1][0]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1][1]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1][2]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1][3]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1][4]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1][5]))))))
			(line_12(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1][6]))))))
		))
	(_comp
		(Counter_9
			(_object
			(_port (_int BUS4122 0 0 0 (_ent (_out))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[1]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3]_0 -1 0 7 (_ent (_in ))))))
		(Counter_10
			(_object
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[3]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3]_1 -1 0 7 (_ent (_in )))))))
	(_inst tens_min 0 2387 (_comp Counter_9)
		(_port
			 ((BUS4122(0)) (BUS4122(0)))
			 ((BUS4122(1)) (BUS4122(1)))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]_0) (COUNT_reg[0]))
			 ((COUNT_reg[1]_0) (COUNT_reg[1]_0))
			 ((COUNT_reg[3]_0) (COUNT_reg[3]_0)))
		(_use (_ent . Counter_9)
			(_port
				((BUS4122) (BUS4122))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[1]_0) (COUNT_reg[1]_0))
				((COUNT_reg[3]_0) (COUNT_reg[3]_0)))))
	(_inst unit_min 0 2388 (_comp Counter_10)
		(_port
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[3]_0) (COUNT_reg[3]))
			 ((COUNT_reg[3]_1) (COUNT_reg[3]_1)))
		(_use (_ent . Counter_10)
			(_port
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[3]_0) (COUNT_reg[3]_0))
				((COUNT_reg[3]_1) (COUNT_reg[3]_1))))))
(_unit EDIF 1.0.4.38 (Prescaler 0 7 (Prescaler 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51535653520600465257420b015702575456535451)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_sig (_int data0 0 0 5746 (_arch (_uni))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_sig (_int Divider 1 0 5261 (_arch (_uni))))
		(_sig (_int Divider_reg_n_0_ 1 0 5504 (_arch (_uni))))
		(_port (_int CE_IBUF -1 0 4771 (_ent (_in ))))
		(_port (_int CEO -1 0 4770 (_ent (_out ))))
		(_port (_int CLK_IBUF_BUFG -1 0 4772 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 4773 (_ent (_in ))))
		(_sig (_int <const0> -1 0 4985 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_10_n_0 -1 0 5125 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_5_n_0 -1 0 5130 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_6_n_0 -1 0 5135 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_7_n_0 -1 0 5140 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_8_n_0 -1 0 5145 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_9_n_0 -1 0 5150 (_arch (_uni))))
		(_sig (_int Divider0_carry__0_n_0 -1 0 5155 (_arch (_uni))))
		(_sig (_int Divider0_carry__0_n_1 -1 0 5160 (_arch (_uni))))
		(_sig (_int Divider0_carry__0_n_2 -1 0 5164 (_arch (_uni))))
		(_sig (_int Divider0_carry__0_n_3 -1 0 5168 (_arch (_uni))))
		(_sig (_int Divider0_carry__1_n_0 -1 0 5172 (_arch (_uni))))
		(_sig (_int Divider0_carry__1_n_1 -1 0 5177 (_arch (_uni))))
		(_sig (_int Divider0_carry__1_n_2 -1 0 5181 (_arch (_uni))))
		(_sig (_int Divider0_carry__1_n_3 -1 0 5185 (_arch (_uni))))
		(_sig (_int Divider0_carry__2_n_0 -1 0 5189 (_arch (_uni))))
		(_sig (_int Divider0_carry__2_n_1 -1 0 5194 (_arch (_uni))))
		(_sig (_int Divider0_carry__2_n_2 -1 0 5198 (_arch (_uni))))
		(_sig (_int Divider0_carry__2_n_3 -1 0 5202 (_arch (_uni))))
		(_sig (_int Divider0_carry__3_n_0 -1 0 5206 (_arch (_uni))))
		(_sig (_int Divider0_carry__3_n_1 -1 0 5211 (_arch (_uni))))
		(_sig (_int Divider0_carry__3_n_2 -1 0 5215 (_arch (_uni))))
		(_sig (_int Divider0_carry__3_n_3 -1 0 5219 (_arch (_uni))))
		(_sig (_int Divider0_carry__4_n_0 -1 0 5223 (_arch (_uni))))
		(_sig (_int Divider0_carry__4_n_1 -1 0 5228 (_arch (_uni))))
		(_sig (_int Divider0_carry__4_n_2 -1 0 5232 (_arch (_uni))))
		(_sig (_int Divider0_carry__4_n_3 -1 0 5236 (_arch (_uni))))
		(_sig (_int Divider0_carry__5_n_3 -1 0 5240 (_arch (_uni))))
		(_sig (_int Divider0_carry_n_0 -1 0 5244 (_arch (_uni))))
		(_sig (_int Divider0_carry_n_1 -1 0 5249 (_arch (_uni))))
		(_sig (_int Divider0_carry_n_2 -1 0 5253 (_arch (_uni))))
		(_sig (_int Divider0_carry_n_3 -1 0 5257 (_arch (_uni))))
		(_sig (_int Divider[26]_i_2_n_0 -1 0 5356 (_arch (_uni))))
		(_sig (_int Divider[26]_i_3_n_0 -1 0 5387 (_arch (_uni))))
		(_sig (_int Divider[26]_i_4_n_0 -1 0 5418 (_arch (_uni))))
		(_sig (_int Divider[26]_i_5_n_0 -1 0 5449 (_arch (_uni))))
		(_sig (_int Divider[26]_i_6_n_0 -1 0 5454 (_arch (_uni))))
		(_sig (_int Divider[26]_i_7_n_0 -1 0 5459 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
	)
	(_comp
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(CARRY4
			(_object
			(_port (_int CO 2 0 0 (_ent (_out))))
			(_port (_int DI 2 0 0 (_ent (_in))))
			(_port (_int O 2 0 0 (_ent (_out))))
			(_port (_int S 2 0 0 (_ent (_in))))
			(_port (_int CI -1 0 7 (_ent (_in ))))
			(_port (_int CYINIT -1 0 7 (_ent (_in ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(GND
			(_object
			(_port (_int G -1 0 7 (_ent (_out )))))))
	(_inst COUNT[2]_i_10 0 4776 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(16)))
			 ((I1) (Divider_reg_n_0_(19)))
			 ((I2) (Divider_reg_n_0_(26)))
			 ((I3) (Divider_reg_n_0_(11)))
			 ((O) (COUNT[2]_i_10_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ffdf"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_4 0 4779 (_comp LUT6)
		(_port
			 ((I0) (COUNT[2]_i_5_n_0))
			 ((I1) (COUNT[2]_i_6_n_0))
			 ((I2) (Divider_reg_n_0_(0)))
			 ((I3) (Divider_reg_n_0_(1)))
			 ((I4) (Divider_reg_n_0_(2)))
			 ((I5) (COUNT[2]_i_7_n_0))
			 ((O) (CEO)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"0000000080000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[2]_i_5 0 4782 (_comp LUT6)
		(_port
			 ((I0) (Divider_reg_n_0_(20)))
			 ((I1) (Divider_reg_n_0_(21)))
			 ((I2) (Divider_reg_n_0_(22)))
			 ((I3) (Divider_reg_n_0_(23)))
			 ((I4) (CE_IBUF))
			 ((I5) (Divider_reg_n_0_(24)))
			 ((O) (COUNT[2]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"8000000000000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[2]_i_6 0 4785 (_comp LUT5)
		(_port
			 ((I0) (Divider_reg_n_0_(3)))
			 ((I1) (Divider_reg_n_0_(4)))
			 ((I2) (Divider_reg_n_0_(5)))
			 ((I3) (Divider_reg_n_0_(6)))
			 ((I4) (COUNT[2]_i_8_n_0))
			 ((O) (COUNT[2]_i_6_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"80000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[2]_i_7 0 4788 (_comp LUT5)
		(_port
			 ((I0) (Divider_reg_n_0_(8)))
			 ((I1) (Divider_reg_n_0_(17)))
			 ((I2) (Divider_reg_n_0_(18)))
			 ((I3) (COUNT[2]_i_9_n_0))
			 ((I4) (COUNT[2]_i_10_n_0))
			 ((O) (COUNT[2]_i_7_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"ffffffef"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[2]_i_8 0 4791 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(15)))
			 ((I1) (Divider_reg_n_0_(14)))
			 ((I2) (Divider_reg_n_0_(13)))
			 ((I3) (Divider_reg_n_0_(7)))
			 ((O) (COUNT[2]_i_8_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"8000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_9 0 4794 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(9)))
			 ((I1) (Divider_reg_n_0_(12)))
			 ((I2) (Divider_reg_n_0_(25)))
			 ((I3) (Divider_reg_n_0_(10)))
			 ((O) (COUNT[2]_i_9_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fffe"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider0_carry 0 4797 (_comp CARRY4)
		(_port
			 ((CI) (<const0>))
			 ((CO(0)) (Divider0_carry_n_3))
			 ((CO(1)) (Divider0_carry_n_2))
			 ((CO(2)) (Divider0_carry_n_1))
			 ((CO(3)) (Divider0_carry_n_0))
			 ((CYINIT) (Divider_reg_n_0_(0)))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(1)))
			 ((O(1)) (data0(2)))
			 ((O(2)) (data0(3)))
			 ((O(3)) (data0(4)))
			 ((S(0)) (Divider_reg_n_0_(1)))
			 ((S(1)) (Divider_reg_n_0_(2)))
			 ((S(2)) (Divider_reg_n_0_(3)))
			 ((S(3)) (Divider_reg_n_0_(4))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__0 0 4798 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry_n_0))
			 ((CO(0)) (Divider0_carry__0_n_3))
			 ((CO(1)) (Divider0_carry__0_n_2))
			 ((CO(2)) (Divider0_carry__0_n_1))
			 ((CO(3)) (Divider0_carry__0_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(5)))
			 ((O(1)) (data0(6)))
			 ((O(2)) (data0(7)))
			 ((O(3)) (data0(8)))
			 ((S(0)) (Divider_reg_n_0_(5)))
			 ((S(1)) (Divider_reg_n_0_(6)))
			 ((S(2)) (Divider_reg_n_0_(7)))
			 ((S(3)) (Divider_reg_n_0_(8))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__1 0 4799 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__0_n_0))
			 ((CO(0)) (Divider0_carry__1_n_3))
			 ((CO(1)) (Divider0_carry__1_n_2))
			 ((CO(2)) (Divider0_carry__1_n_1))
			 ((CO(3)) (Divider0_carry__1_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(9)))
			 ((O(1)) (data0(10)))
			 ((O(2)) (data0(11)))
			 ((O(3)) (data0(12)))
			 ((S(0)) (Divider_reg_n_0_(9)))
			 ((S(1)) (Divider_reg_n_0_(10)))
			 ((S(2)) (Divider_reg_n_0_(11)))
			 ((S(3)) (Divider_reg_n_0_(12))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__2 0 4800 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__1_n_0))
			 ((CO(0)) (Divider0_carry__2_n_3))
			 ((CO(1)) (Divider0_carry__2_n_2))
			 ((CO(2)) (Divider0_carry__2_n_1))
			 ((CO(3)) (Divider0_carry__2_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(13)))
			 ((O(1)) (data0(14)))
			 ((O(2)) (data0(15)))
			 ((O(3)) (data0(16)))
			 ((S(0)) (Divider_reg_n_0_(13)))
			 ((S(1)) (Divider_reg_n_0_(14)))
			 ((S(2)) (Divider_reg_n_0_(15)))
			 ((S(3)) (Divider_reg_n_0_(16))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__3 0 4801 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__2_n_0))
			 ((CO(0)) (Divider0_carry__3_n_3))
			 ((CO(1)) (Divider0_carry__3_n_2))
			 ((CO(2)) (Divider0_carry__3_n_1))
			 ((CO(3)) (Divider0_carry__3_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(17)))
			 ((O(1)) (data0(18)))
			 ((O(2)) (data0(19)))
			 ((O(3)) (data0(20)))
			 ((S(0)) (Divider_reg_n_0_(17)))
			 ((S(1)) (Divider_reg_n_0_(18)))
			 ((S(2)) (Divider_reg_n_0_(19)))
			 ((S(3)) (Divider_reg_n_0_(20))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__4 0 4802 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__3_n_0))
			 ((CO(0)) (Divider0_carry__4_n_3))
			 ((CO(1)) (Divider0_carry__4_n_2))
			 ((CO(2)) (Divider0_carry__4_n_1))
			 ((CO(3)) (Divider0_carry__4_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(21)))
			 ((O(1)) (data0(22)))
			 ((O(2)) (data0(23)))
			 ((O(3)) (data0(24)))
			 ((S(0)) (Divider_reg_n_0_(21)))
			 ((S(1)) (Divider_reg_n_0_(22)))
			 ((S(2)) (Divider_reg_n_0_(23)))
			 ((S(3)) (Divider_reg_n_0_(24))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__5 0 4803 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__4_n_0))
			 ((CO(0)) (Divider0_carry__5_n_3))
			 ((CO(1)) (_string \"Z"\))
			 ((CO(2)) (_string \"Z"\))
			 ((CO(3)) (_string \"Z"\))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(25)))
			 ((O(1)) (data0(26)))
			 ((O(2)) (_string \"Z"\))
			 ((O(3)) (_string \"Z"\))
			 ((S(0)) (Divider_reg_n_0_(25)))
			 ((S(1)) (Divider_reg_n_0_(26)))
			 ((S(2)) (<const0>))
			 ((S(3)) (<const0>)))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider[0]_i_1 0 4804 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (Divider_reg_n_0_(0)))
			 ((O) (Divider(0))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"00000000ffffffbf"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[10]_i_1 0 4807 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(10)))
			 ((O) (Divider(10))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[11]_i_1 0 4810 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(11)))
			 ((O) (Divider(11))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[12]_i_1 0 4813 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(12)))
			 ((O) (Divider(12))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[13]_i_1 0 4816 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(13)))
			 ((O) (Divider(13))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[14]_i_1 0 4819 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(14)))
			 ((O) (Divider(14))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[15]_i_1 0 4822 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(15)))
			 ((O) (Divider(15))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[16]_i_1 0 4825 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(16)))
			 ((O) (Divider(16))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[17]_i_1 0 4828 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(17)))
			 ((O) (Divider(17))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[18]_i_1 0 4831 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(18)))
			 ((O) (Divider(18))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[19]_i_1 0 4834 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(19)))
			 ((O) (Divider(19))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[1]_i_1 0 4837 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(1)))
			 ((O) (Divider(1))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[20]_i_1 0 4840 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(20)))
			 ((O) (Divider(20))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[21]_i_1 0 4843 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(21)))
			 ((O) (Divider(21))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[22]_i_1 0 4846 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(22)))
			 ((O) (Divider(22))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[23]_i_1 0 4849 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(23)))
			 ((O) (Divider(23))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[24]_i_1 0 4852 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(24)))
			 ((O) (Divider(24))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[25]_i_1 0 4855 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(25)))
			 ((O) (Divider(25))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[26]_i_1 0 4858 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(26)))
			 ((O) (Divider(26))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[26]_i_2 0 4861 (_comp LUT5)
		(_port
			 ((I0) (Divider[26]_i_5_n_0))
			 ((I1) (Divider_reg_n_0_(9)))
			 ((I2) (Divider_reg_n_0_(8)))
			 ((I3) (Divider_reg_n_0_(11)))
			 ((I4) (Divider_reg_n_0_(10)))
			 ((O) (Divider[26]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"fffffffe"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst Divider[26]_i_3 0 4864 (_comp LUT5)
		(_port
			 ((I0) (Divider_reg_n_0_(26)))
			 ((I1) (Divider_reg_n_0_(7)))
			 ((I2) (Divider_reg_n_0_(18)))
			 ((I3) (Divider[26]_i_6_n_0))
			 ((I4) (Divider[26]_i_7_n_0))
			 ((O) (Divider[26]_i_3_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"ffffff7f"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst Divider[26]_i_4 0 4867 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(6)))
			 ((I1) (Divider_reg_n_0_(25)))
			 ((I2) (Divider_reg_n_0_(5)))
			 ((I3) (Divider_reg_n_0_(4)))
			 ((O) (Divider[26]_i_4_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"dfff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[26]_i_5 0 4870 (_comp LUT6)
		(_port
			 ((I0) (Divider_reg_n_0_(14)))
			 ((I1) (Divider_reg_n_0_(13)))
			 ((I2) (Divider_reg_n_0_(2)))
			 ((I3) (Divider_reg_n_0_(3)))
			 ((I4) (Divider_reg_n_0_(12)))
			 ((I5) (Divider_reg_n_0_(17)))
			 ((O) (Divider[26]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffffffff7fff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[26]_i_6 0 4873 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(24)))
			 ((I1) (Divider_reg_n_0_(21)))
			 ((I2) (Divider_reg_n_0_(23)))
			 ((I3) (Divider_reg_n_0_(19)))
			 ((O) (Divider[26]_i_6_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ff7f"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[26]_i_7 0 4876 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(20)))
			 ((I1) (Divider_reg_n_0_(1)))
			 ((I2) (Divider_reg_n_0_(22)))
			 ((I3) (Divider_reg_n_0_(0)))
			 ((O) (Divider[26]_i_7_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"7fff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[2]_i_1 0 4879 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(2)))
			 ((O) (Divider(2))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[3]_i_1 0 4882 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(3)))
			 ((O) (Divider(3))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[4]_i_1 0 4885 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(4)))
			 ((O) (Divider(4))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[5]_i_1 0 4888 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(5)))
			 ((O) (Divider(5))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[6]_i_1 0 4891 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(6)))
			 ((O) (Divider(6))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[7]_i_1 0 4894 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(7)))
			 ((O) (Divider(7))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[8]_i_1 0 4897 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(8)))
			 ((O) (Divider(8))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider[9]_i_1 0 4900 (_comp LUT6)
		(_port
			 ((I0) (Divider[26]_i_2_n_0))
			 ((I1) (Divider_reg_n_0_(15)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider[26]_i_3_n_0))
			 ((I4) (Divider[26]_i_4_n_0))
			 ((I5) (data0(9)))
			 ((O) (Divider(9))))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst Divider_reg[0] 0 4903 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(0)))
			 ((Q) (Divider_reg_n_0_(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[10] 0 4906 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(10)))
			 ((Q) (Divider_reg_n_0_(10))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[11] 0 4909 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(11)))
			 ((Q) (Divider_reg_n_0_(11))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[12] 0 4912 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(12)))
			 ((Q) (Divider_reg_n_0_(12))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[13] 0 4915 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(13)))
			 ((Q) (Divider_reg_n_0_(13))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[14] 0 4918 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(14)))
			 ((Q) (Divider_reg_n_0_(14))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[15] 0 4921 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(15)))
			 ((Q) (Divider_reg_n_0_(15))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[16] 0 4924 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(16)))
			 ((Q) (Divider_reg_n_0_(16))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[17] 0 4927 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(17)))
			 ((Q) (Divider_reg_n_0_(17))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[18] 0 4930 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(18)))
			 ((Q) (Divider_reg_n_0_(18))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[19] 0 4933 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(19)))
			 ((Q) (Divider_reg_n_0_(19))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[1] 0 4936 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(1)))
			 ((Q) (Divider_reg_n_0_(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[20] 0 4939 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(20)))
			 ((Q) (Divider_reg_n_0_(20))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[21] 0 4942 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(21)))
			 ((Q) (Divider_reg_n_0_(21))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[22] 0 4945 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(22)))
			 ((Q) (Divider_reg_n_0_(22))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[23] 0 4948 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(23)))
			 ((Q) (Divider_reg_n_0_(23))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[24] 0 4951 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(24)))
			 ((Q) (Divider_reg_n_0_(24))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[25] 0 4954 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(25)))
			 ((Q) (Divider_reg_n_0_(25))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[26] 0 4957 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(26)))
			 ((Q) (Divider_reg_n_0_(26))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[2] 0 4960 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(2)))
			 ((Q) (Divider_reg_n_0_(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[3] 0 4963 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(3)))
			 ((Q) (Divider_reg_n_0_(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[4] 0 4966 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(4)))
			 ((Q) (Divider_reg_n_0_(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[5] 0 4969 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(5)))
			 ((Q) (Divider_reg_n_0_(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[6] 0 4972 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(6)))
			 ((Q) (Divider_reg_n_0_(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[7] 0 4975 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(7)))
			 ((Q) (Divider_reg_n_0_(7))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[8] 0 4978 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(8)))
			 ((Q) (Divider_reg_n_0_(8))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[9] 0 4981 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(9)))
			 ((Q) (Divider_reg_n_0_(9))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst GND 0 4984 (_comp GND)
		(_port
			 ((G) (<const0>)))
		(_use (_ent hdi_primitives GND)
			(_port
				((G) (G))))))
(_unit EDIF 1.0.4.38 (Second_counter 0 7 (Second_counter 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51535552550606470757140b045407575257075654)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 0 0 4328 (_ent (_out))))
		(_port (_int CEO -1 0 4316 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 4317 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 4318 (_ent (_in ))))
		(_port (_int COUNT_reg[0] -1 0 4319 (_ent (_in ))))
		(_port (_int COUNT_reg[3] -1 0 4320 (_ent (_in ))))
		(_port (_int En2_reg -1 0 4322 (_ent (_out ))))
		(_port (_int En2_reg_0 -1 0 4323 (_ent (_out ))))
		(_port (_int ENABLE2 -1 0 4321 (_ent (_in ))))
		(_port (_int NET7792 -1 0 4324 (_ent (_in ))))
		(_port (_int NET7800 -1 0 4325 (_ent (_in ))))
		(_port (_int NET7808 -1 0 4326 (_ent (_in ))))
		(_sig (_int COUNT_reg[1][0] -1 0 4356 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][1] -1 0 4361 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][2] -1 0 4366 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][3] -1 0 4371 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][4] -1 0 4376 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][5] -1 0 4381 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][6] -1 0 4386 (_arch (_uni))))
		(_sig (_int D[0] -1 0 4396 (_arch (_uni))))
		(_sig (_int D[1] -1 0 4401 (_arch (_uni))))
		(_sig (_int D[2] -1 0 4406 (_arch (_uni))))
		(_sig (_int D[3] -1 0 4411 (_arch (_uni))))
		(_sig (_int D[4] -1 0 4416 (_arch (_uni))))
		(_sig (_int D[5] -1 0 4421 (_arch (_uni))))
		(_sig (_int D[6] -1 0 4426 (_arch (_uni))))
		(_sig (_int tens_sec_n_1 -1 0 4462 (_arch (_uni))))
		(_sig (_int unit_sec_n_1 -1 0 4467 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_prcs
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1][0]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1][1]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1][2]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1][3]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1][4]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1][5]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1][6]))))))
		))
	(_comp
		(Counter
			(_object
			(_port (_int D 0 0 0 (_ent (_out))))
			(_port (_int CEO -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int En2_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in ))))
			(_port (_int NET7792 -1 0 7 (_ent (_in ))))
			(_port (_int NET7800 -1 0 7 (_ent (_in ))))))
		(Counter_2
			(_object
			(_port (_int CEO -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[3]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[3]_2 -1 0 7 (_ent (_in ))))
			(_port (_int En2_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in ))))
			(_port (_int NET7808 -1 0 7 (_ent (_in )))))))
	(_inst tens_sec 0 4331 (_comp Counter)
		(_port
			 ((CEO) (CEO))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]_0) (tens_sec_n_1))
			 ((COUNT_reg[2]_0) (unit_sec_n_1))
			 ((D(0)) (D(0)))
			 ((D(1)) (D(1)))
			 ((D(2)) (D(2)))
			 ((D(3)) (D(3)))
			 ((D(4)) (D(4)))
			 ((D(5)) (D(5)))
			 ((D(6)) (D(6)))
			 ((En2_reg) (En2_reg_0))
			 ((ENABLE2) (ENABLE2))
			 ((NET7792) (NET7792))
			 ((NET7800) (NET7800)))
		(_use (_ent . Counter)
			(_port
				((D) (D))
				((CEO) (CEO))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((En2_reg) (En2_reg))
				((ENABLE2) (ENABLE2))
				((NET7792) (NET7792))
				((NET7800) (NET7800)))))
	(_inst unit_sec 0 4332 (_comp Counter_2)
		(_port
			 ((CEO) (CEO))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]_0) (COUNT_reg[0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[3]_0) (unit_sec_n_1))
			 ((COUNT_reg[3]_1) (COUNT_reg[3]))
			 ((COUNT_reg[3]_2) (tens_sec_n_1))
			 ((En2_reg) (En2_reg))
			 ((ENABLE2) (ENABLE2))
			 ((NET7808) (NET7808)))
		(_use (_ent . Counter_2)
			(_port
				((CEO) (CEO))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[3]_0) (COUNT_reg[3]_0))
				((COUNT_reg[3]_1) (COUNT_reg[3]_1))
				((COUNT_reg[3]_2) (COUNT_reg[3]_2))
				((En2_reg) (En2_reg))
				((ENABLE2) (ENABLE2))
				((NET7808) (NET7808))))))
(_unit EDIF 1.0.4.38 (Second_counter_6 0 7 (Second_counter_6 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 51535552550606470757140b045407575257075654)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 0 0 3006 (_ent (_out))))
		(_port (_int CEO -1 0 2994 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 2995 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 2996 (_ent (_in ))))
		(_port (_int COUNT_reg[0] -1 0 2997 (_ent (_in ))))
		(_port (_int COUNT_reg[3] -1 0 2998 (_ent (_in ))))
		(_port (_int En1_reg -1 0 3000 (_ent (_out ))))
		(_port (_int En1_reg_0 -1 0 3001 (_ent (_out ))))
		(_port (_int ENABLE1 -1 0 2999 (_ent (_in ))))
		(_port (_int NET7772 -1 0 3002 (_ent (_in ))))
		(_port (_int NET7776 -1 0 3003 (_ent (_in ))))
		(_port (_int NET7780 -1 0 3004 (_ent (_in ))))
		(_sig (_int COUNT_reg[1][0] -1 0 3034 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][1] -1 0 3039 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][2] -1 0 3044 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][3] -1 0 3049 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][4] -1 0 3054 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][5] -1 0 3059 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][6] -1 0 3064 (_arch (_uni))))
		(_sig (_int D[0] -1 0 3074 (_arch (_uni))))
		(_sig (_int D[1] -1 0 3079 (_arch (_uni))))
		(_sig (_int D[2] -1 0 3084 (_arch (_uni))))
		(_sig (_int D[3] -1 0 3089 (_arch (_uni))))
		(_sig (_int D[4] -1 0 3094 (_arch (_uni))))
		(_sig (_int D[5] -1 0 3099 (_arch (_uni))))
		(_sig (_int D[6] -1 0 3104 (_arch (_uni))))
		(_sig (_int tens_sec_n_1 -1 0 3140 (_arch (_uni))))
		(_sig (_int unit_sec_n_1 -1 0 3145 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_prcs
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1][0]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1][1]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1][2]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1][3]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1][4]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1][5]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1][6]))))))
		))
	(_comp
		(Counter_7
			(_object
			(_port (_int D 0 0 0 (_ent (_out))))
			(_port (_int CEO -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int En1_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in ))))
			(_port (_int NET7772 -1 0 7 (_ent (_in ))))
			(_port (_int NET7776 -1 0 7 (_ent (_in ))))))
		(Counter_8
			(_object
			(_port (_int CEO -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[3]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[3]_2 -1 0 7 (_ent (_in ))))
			(_port (_int En1_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in ))))
			(_port (_int NET7780 -1 0 7 (_ent (_in )))))))
	(_inst tens_sec 0 3009 (_comp Counter_7)
		(_port
			 ((CEO) (CEO))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]_0) (tens_sec_n_1))
			 ((COUNT_reg[2]_0) (unit_sec_n_1))
			 ((D(0)) (D(0)))
			 ((D(1)) (D(1)))
			 ((D(2)) (D(2)))
			 ((D(3)) (D(3)))
			 ((D(4)) (D(4)))
			 ((D(5)) (D(5)))
			 ((D(6)) (D(6)))
			 ((En1_reg) (En1_reg_0))
			 ((ENABLE1) (ENABLE1))
			 ((NET7772) (NET7772))
			 ((NET7776) (NET7776)))
		(_use (_ent . Counter_7)
			(_port
				((D) (D))
				((CEO) (CEO))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((En1_reg) (En1_reg))
				((ENABLE1) (ENABLE1))
				((NET7772) (NET7772))
				((NET7776) (NET7776)))))
	(_inst unit_sec 0 3010 (_comp Counter_8)
		(_port
			 ((CEO) (CEO))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]_0) (COUNT_reg[0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[3]_0) (unit_sec_n_1))
			 ((COUNT_reg[3]_1) (COUNT_reg[3]))
			 ((COUNT_reg[3]_2) (tens_sec_n_1))
			 ((En1_reg) (En1_reg))
			 ((ENABLE1) (ENABLE1))
			 ((NET7780) (NET7780)))
		(_use (_ent . Counter_8)
			(_port
				((CEO) (CEO))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[3]_0) (COUNT_reg[3]_0))
				((COUNT_reg[3]_1) (COUNT_reg[3]_1))
				((COUNT_reg[3]_2) (COUNT_reg[3]_2))
				((En1_reg) (En1_reg))
				((ENABLE1) (ENABLE1))
				((NET7780) (NET7780))))))
(_unit EDIF 1.0.4.38 (Seven_seg_driver 0 7 (Seven_seg_driver 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 515355525507034754571408565652575457565407)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int counter1_reg 0 0 1704 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_sig (_int counter2 1 0 1748 (_arch (_uni))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int counter2_reg 2 0 1460 (_ent (_out))))
		(_sig (_int p_0_in 0 0 1804 (_arch (_uni))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int Q 3 0 1459 (_ent (_out))))
		(_sig (_int seg_out 3 0 1824 (_arch (_uni))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_port (_int seg_select_reg 4 0 1461 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 1442 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 1443 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 1444 (_ent (_in ))))
		(_port (_int seg_out_reg[0]_0 -1 0 1445 (_ent (_in ))))
		(_port (_int seg_out_reg[0]_1 -1 0 1446 (_ent (_in ))))
		(_port (_int seg_out_reg[1]_0 -1 0 1447 (_ent (_in ))))
		(_port (_int seg_out_reg[1]_1 -1 0 1448 (_ent (_in ))))
		(_port (_int seg_out_reg[2]_0 -1 0 1449 (_ent (_in ))))
		(_port (_int seg_out_reg[2]_1 -1 0 1450 (_ent (_in ))))
		(_port (_int seg_out_reg[3]_0 -1 0 1451 (_ent (_in ))))
		(_port (_int seg_out_reg[3]_1 -1 0 1452 (_ent (_in ))))
		(_port (_int seg_out_reg[4]_0 -1 0 1453 (_ent (_in ))))
		(_port (_int seg_out_reg[4]_1 -1 0 1454 (_ent (_in ))))
		(_port (_int seg_out_reg[5]_0 -1 0 1455 (_ent (_in ))))
		(_port (_int seg_out_reg[5]_1 -1 0 1456 (_ent (_in ))))
		(_port (_int seg_out_reg[6]_0 -1 0 1457 (_ent (_in ))))
		(_port (_int seg_out_reg[6]_1 -1 0 1458 (_ent (_in ))))
		(_sig (_int <const1> -1 0 1600 (_arch (_uni))))
		(_sig (_int counter2[0]_i_1_n_0 -1 0 1738 (_arch (_uni))))
		(_sig (_int counter2[1]_i_1_n_0 -1 0 1743 (_arch (_uni))))
		(_sig (_int counter2[2]_i_1_n_0 -1 0 1768 (_arch (_uni))))
		(_sig (_int counter2_reg[1]_0[0] -1 0 1773 (_arch (_uni))))
		(_sig (_int counter2_reg[1]_0[1] -1 0 1789 (_arch (_uni))))
		(_sig (_int Q[0] -1 0 1669 (_arch (_uni))))
		(_sig (_int Q[1] -1 0 1674 (_arch (_uni))))
		(_sig (_int Q[2] -1 0 1679 (_arch (_uni))))
		(_sig (_int Q[3] -1 0 1684 (_arch (_uni))))
		(_sig (_int Q[4] -1 0 1689 (_arch (_uni))))
		(_sig (_int Q[5] -1 0 1694 (_arch (_uni))))
		(_sig (_int Q[6] -1 0 1699 (_arch (_uni))))
		(_sig (_int seg_out[6]_i_1_n_0 -1 0 1859 (_arch (_uni))))
		(_sig (_int seg_select[0]_i_1_n_0 -1 0 1950 (_arch (_uni))))
		(_sig (_int seg_select[1]_i_1_n_0 -1 0 1955 (_arch (_uni))))
		(_sig (_int seg_select[2]_i_1_n_0 -1 0 1960 (_arch (_uni))))
		(_sig (_int seg_select[3]_i_1_n_0 -1 0 1965 (_arch (_uni))))
		(_sig (_int seg_select[4]_i_1_n_0 -1 0 1970 (_arch (_uni))))
		(_sig (_int seg_select[5]_i_1_n_0 -1 0 1975 (_arch (_uni))))
		(_sig (_int seg_select[6]_i_1_n_0 -1 0 1980 (_arch (_uni))))
		(_sig (_int seg_select[7]_i_1_n_0 -1 0 1985 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[0] -1 0 1990 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[1] -1 0 1995 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[2] -1 0 2000 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[3] -1 0 2005 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[4] -1 0 2010 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[5] -1 0 2015 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[6] -1 0 2020 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[7] -1 0 2025 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_prcs
			(line_4(_arch -1 0 0 ((_alias((counter2_reg(0)) (counter2_reg[1]_0[0]))))))
			(line_5(_arch -1 0 0 ((_alias((counter2_reg(1)) (counter2_reg[1]_0[1]))))))
			(line_27(_arch -1 0 0 ((_alias((seg_select_reg(0)) (seg_select_reg[7]_0[0]))))))
			(line_28(_arch -1 0 0 ((_alias((seg_select_reg(1)) (seg_select_reg[7]_0[1]))))))
			(line_29(_arch -1 0 0 ((_alias((seg_select_reg(2)) (seg_select_reg[7]_0[2]))))))
			(line_30(_arch -1 0 0 ((_alias((seg_select_reg(3)) (seg_select_reg[7]_0[3]))))))
			(line_31(_arch -1 0 0 ((_alias((seg_select_reg(4)) (seg_select_reg[7]_0[4]))))))
			(line_32(_arch -1 0 0 ((_alias((seg_select_reg(5)) (seg_select_reg[7]_0[5]))))))
			(line_33(_arch -1 0 0 ((_alias((seg_select_reg(6)) (seg_select_reg[7]_0[6]))))))
			(line_34(_arch -1 0 0 ((_alias((seg_select_reg(7)) (seg_select_reg[7]_0[7]))))))
		))
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT2
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(MUXF7
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))
			(_port (_int S -1 0 7 (_ent (_in ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst counter1[0]_i_1 0 1465 (_comp LUT1)
		(_port
			 ((I0) (counter1_reg(0)))
			 ((O) (p_0_in(0))))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst counter1[1]_i_1 0 1469 (_comp LUT2)
		(_port
			 ((I0) (counter1_reg(0)))
			 ((I1) (counter1_reg(1)))
			 ((O) (p_0_in(1))))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"6"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst counter1[2]_i_1 0 1473 (_comp LUT3)
		(_port
			 ((I0) (counter1_reg(0)))
			 ((I1) (counter1_reg(1)))
			 ((I2) (counter1_reg(2)))
			 ((O) (p_0_in(2))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"78"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst counter1[3]_i_1 0 1477 (_comp LUT4)
		(_port
			 ((I0) (counter1_reg(2)))
			 ((I1) (counter1_reg(1)))
			 ((I2) (counter1_reg(0)))
			 ((I3) (counter1_reg(3)))
			 ((O) (p_0_in(3))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"7f80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst counter1_reg[0] 0 1481 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (p_0_in(0)))
			 ((Q) (counter1_reg(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter1_reg[1] 0 1484 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (p_0_in(1)))
			 ((Q) (counter1_reg(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter1_reg[2] 0 1487 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (p_0_in(2)))
			 ((Q) (counter1_reg(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter1_reg[3] 0 1490 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (p_0_in(3)))
			 ((Q) (counter1_reg(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter2[0]_i_1 0 1493 (_comp LUT6)
		(_port
			 ((I0) (counter1_reg(0)))
			 ((I1) (counter1_reg(1)))
			 ((I2) (counter1_reg(2)))
			 ((I3) (counter1_reg(3)))
			 ((I4) (CE_IBUF))
			 ((I5) (counter2_reg(0)))
			 ((O) (counter2[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"7fffffff80000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst counter2[1]_i_1 0 1496 (_comp LUT3)
		(_port
			 ((I0) (counter2_reg(0)))
			 ((I1) (seg_out[6]_i_1_n_0))
			 ((I2) (counter2_reg(1)))
			 ((O) (counter2[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"78"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst counter2[2]_i_1 0 1500 (_comp LUT4)
		(_port
			 ((I0) (counter2_reg(1)))
			 ((I1) (counter2_reg(0)))
			 ((I2) (seg_out[6]_i_1_n_0))
			 ((I3) (counter2(2)))
			 ((O) (counter2[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"7f80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst counter2_reg[0] 0 1504 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (counter2[0]_i_1_n_0))
			 ((Q) (counter2_reg(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter2_reg[1] 0 1507 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (counter2[1]_i_1_n_0))
			 ((Q) (counter2_reg(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter2_reg[2] 0 1510 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (counter2[2]_i_1_n_0))
			 ((Q) (counter2(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out[6]_i_1 0 1513 (_comp LUT5)
		(_port
			 ((I0) (CE_IBUF))
			 ((I1) (counter1_reg(3)))
			 ((I2) (counter1_reg(2)))
			 ((I3) (counter1_reg(1)))
			 ((I4) (counter1_reg(0)))
			 ((O) (seg_out[6]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"80000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst seg_out_reg[0] 0 1516 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(0)))
			 ((Q) (Q(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[0]_i_1 0 1519 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[0]_0))
			 ((I1) (seg_out_reg[0]_1))
			 ((O) (seg_out(0)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[1] 0 1520 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(1)))
			 ((Q) (Q(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[1]_i_1 0 1523 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[1]_0))
			 ((I1) (seg_out_reg[1]_1))
			 ((O) (seg_out(1)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[2] 0 1524 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(2)))
			 ((Q) (Q(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[2]_i_1 0 1527 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[2]_0))
			 ((I1) (seg_out_reg[2]_1))
			 ((O) (seg_out(2)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[3] 0 1528 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(3)))
			 ((Q) (Q(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[3]_i_1 0 1531 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[3]_0))
			 ((I1) (seg_out_reg[3]_1))
			 ((O) (seg_out(3)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[4] 0 1532 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(4)))
			 ((Q) (Q(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[4]_i_1 0 1535 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[4]_0))
			 ((I1) (seg_out_reg[4]_1))
			 ((O) (seg_out(4)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[5] 0 1536 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(5)))
			 ((Q) (Q(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[5]_i_1 0 1539 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[5]_0))
			 ((I1) (seg_out_reg[5]_1))
			 ((O) (seg_out(5)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[6] 0 1540 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(6)))
			 ((Q) (Q(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[6]_i_2 0 1543 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[6]_0))
			 ((I1) (seg_out_reg[6]_1))
			 ((O) (seg_out(6)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_select[0]_i_1 0 1544 (_comp LUT3)
		(_port
			 ((I0) (counter2(2)))
			 ((I1) (counter2_reg(0)))
			 ((I2) (counter2_reg(1)))
			 ((O) (seg_select[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"01"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[1]_i_1 0 1548 (_comp LUT3)
		(_port
			 ((I0) (counter2(2)))
			 ((I1) (counter2_reg(0)))
			 ((I2) (counter2_reg(1)))
			 ((O) (seg_select[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"04"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[2]_i_1 0 1552 (_comp LUT3)
		(_port
			 ((I0) (counter2_reg(0)))
			 ((I1) (counter2_reg(1)))
			 ((I2) (counter2(2)))
			 ((O) (seg_select[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"04"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[3]_i_1 0 1556 (_comp LUT3)
		(_port
			 ((I0) (counter2_reg(1)))
			 ((I1) (counter2_reg(0)))
			 ((I2) (counter2(2)))
			 ((O) (seg_select[3]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"08"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[4]_i_1 0 1560 (_comp LUT3)
		(_port
			 ((I0) (counter2_reg(0)))
			 ((I1) (counter2(2)))
			 ((I2) (counter2_reg(1)))
			 ((O) (seg_select[4]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"04"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[5]_i_1 0 1564 (_comp LUT3)
		(_port
			 ((I0) (counter2(2)))
			 ((I1) (counter2_reg(0)))
			 ((I2) (counter2_reg(1)))
			 ((O) (seg_select[5]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"08"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[6]_i_1 0 1568 (_comp LUT3)
		(_port
			 ((I0) (counter2_reg(1)))
			 ((I1) (counter2(2)))
			 ((I2) (counter2_reg(0)))
			 ((O) (seg_select[6]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"08"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[7]_i_1 0 1572 (_comp LUT3)
		(_port
			 ((I0) (counter2_reg(1)))
			 ((I1) (counter2(2)))
			 ((I2) (counter2_reg(0)))
			 ((O) (seg_select[7]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select_reg[0] 0 1576 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_select[0]_i_1_n_0))
			 ((Q) (seg_select_reg(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[1] 0 1579 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_select[1]_i_1_n_0))
			 ((Q) (seg_select_reg(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[2] 0 1582 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_select[2]_i_1_n_0))
			 ((Q) (seg_select_reg(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[3] 0 1585 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_select[3]_i_1_n_0))
			 ((Q) (seg_select_reg(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[4] 0 1588 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_select[4]_i_1_n_0))
			 ((Q) (seg_select_reg(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[5] 0 1591 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_select[5]_i_1_n_0))
			 ((Q) (seg_select_reg(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[6] 0 1594 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_select[6]_i_1_n_0))
			 ((Q) (seg_select_reg(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[7] 0 1597 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_select[7]_i_1_n_0))
			 ((Q) (seg_select_reg(7))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst VCC 0 1464 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Switch 0 7 (Switch 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 5153555357060c465557420b085452565657585655)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_port (_int CE_IBUF -1 0 4684 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 4685 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 4686 (_ent (_in ))))
		(_port (_int ENABLE1 -1 0 4687 (_ent (_out ))))
		(_port (_int ENABLE2 -1 0 4688 (_ent (_out ))))
		(_port (_int SELECT_IBUF -1 0 4689 (_ent (_in ))))
		(_port (_int STOP_IBUF -1 0 4690 (_ent (_in ))))
		(_sig (_int <const1> -1 0 4708 (_arch (_uni))))
		(_sig (_int En1 -1 0 4742 (_arch (_uni))))
		(_sig (_int En2_i_1_n_0 -1 0 4747 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
	)
	(_comp
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst En1_i_1 0 4693 (_comp LUT3)
		(_port
			 ((I0) (STOP_IBUF))
			 ((I1) (CE_IBUF))
			 ((I2) (SELECT_IBUF))
			 ((O) (En1)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"04"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst En1_reg 0 4697 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (En1))
			 ((Q) (ENABLE1)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst En2_i_1 0 4700 (_comp LUT3)
		(_port
			 ((I0) (STOP_IBUF))
			 ((I1) (CE_IBUF))
			 ((I2) (SELECT_IBUF))
			 ((O) (En2_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"40"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst En2_reg 0 4704 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (En2_i_1_n_0))
			 ((Q) (ENABLE2)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst VCC 0 4707 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Timer_Clock 0 7 (Timer_Clock 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 515352525906514754564308565552570257075752)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_port (_int BUS4122 0 0 3166 (_ent (_out))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int COUNT_reg 1 0 3161 (_ent (_in))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 2 0 3169 (_ent (_out))))
		(_port (_int CEO -1 0 3158 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 3159 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 3160 (_ent (_in ))))
		(_port (_int ENABLE1 -1 0 3162 (_ent (_in ))))
		(_port (_int NET7772 -1 0 3163 (_ent (_in ))))
		(_port (_int NET7776 -1 0 3164 (_ent (_in ))))
		(_port (_int NET7780 -1 0 3165 (_ent (_in ))))
		(_sig (_int BUS4122[0] -1 0 3174 (_arch (_uni))))
		(_sig (_int BUS4122[1] -1 0 3179 (_arch (_uni))))
		(_sig (_int BUS4122[2] -1 0 3184 (_arch (_uni))))
		(_sig (_int BUS4122[3] -1 0 3189 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][0] -1 0 3216 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[0] -1 0 3251 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[1] -1 0 3256 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[2] -1 0 3261 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[3] -1 0 3266 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[4] -1 0 3271 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[5] -1 0 3276 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[6] -1 0 3281 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][1] -1 0 3221 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][2] -1 0 3226 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][3] -1 0 3231 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][4] -1 0 3236 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][5] -1 0 3241 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][6] -1 0 3246 (_arch (_uni))))
		(_sig (_int D[0] -1 0 3286 (_arch (_uni))))
		(_sig (_int D[1] -1 0 3291 (_arch (_uni))))
		(_sig (_int D[2] -1 0 3296 (_arch (_uni))))
		(_sig (_int D[3] -1 0 3301 (_arch (_uni))))
		(_sig (_int D[4] -1 0 3306 (_arch (_uni))))
		(_sig (_int D[5] -1 0 3311 (_arch (_uni))))
		(_sig (_int D[6] -1 0 3316 (_arch (_uni))))
		(_sig (_int min_n_7 -1 0 3341 (_arch (_uni))))
		(_sig (_int sec_n_0 -1 0 3346 (_arch (_uni))))
		(_sig (_int sec_n_1 -1 0 3351 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1][0]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1][1]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1][2]))))))
			(line_12(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1][3]))))))
			(line_13(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1][4]))))))
			(line_14(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1][5]))))))
			(line_15(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1][6]))))))
			(line_16(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1]_0[0]))))))
			(line_17(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1]_0[1]))))))
			(line_18(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1]_0[2]))))))
			(line_19(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1]_0[3]))))))
			(line_20(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1]_0[4]))))))
			(line_21(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1]_0[5]))))))
			(line_22(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1]_0[6]))))))
		))
	(_comp
		(Minute_counter_5
			(_object
			(_port (_int BUS4122 4 0 0 (_ent (_out))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0] -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[1]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3] -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[3]_1 -1 0 7 (_ent (_in ))))))
		(Second_counter_6
			(_object
			(_port (_int D 2 0 0 (_ent (_out))))
			(_port (_int CEO -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0] -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[3] -1 0 7 (_ent (_in ))))
			(_port (_int En1_reg -1 0 7 (_ent (_out ))))
			(_port (_int En1_reg_0 -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in ))))
			(_port (_int NET7772 -1 0 7 (_ent (_in ))))
			(_port (_int NET7776 -1 0 7 (_ent (_in ))))
			(_port (_int NET7780 -1 0 7 (_ent (_in )))))))
	(_inst min 0 3172 (_comp Minute_counter_5)
		(_port
			 ((BUS4122(0)) (BUS4122(2)))
			 ((BUS4122(1)) (BUS4122(3)))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]) (BUS4122(0)))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1]_0) (BUS4122(1)))
			 ((COUNT_reg[3]) (min_n_7))
			 ((COUNT_reg[3]_0) (sec_n_0))
			 ((COUNT_reg[3]_1) (sec_n_1)))
		(_use (_ent . Minute_counter_5)
			(_port
				((BUS4122) (BUS4122))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]) (COUNT_reg[0]))
				((COUNT_reg[1]_0) (COUNT_reg[1]_0))
				((COUNT_reg[3]) (COUNT_reg[3]))
				((COUNT_reg[3]_0) (COUNT_reg[3]_0))
				((COUNT_reg[3]_1) (COUNT_reg[3]_1)))))
	(_inst sec 0 3173 (_comp Second_counter_6)
		(_port
			 ((CEO) (CEO))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[0]) (COUNT_reg(0)))
			 ((COUNT_reg[3]) (min_n_7))
			 ((D(0)) (D(0)))
			 ((D(1)) (D(1)))
			 ((D(2)) (D(2)))
			 ((D(3)) (D(3)))
			 ((D(4)) (D(4)))
			 ((D(5)) (D(5)))
			 ((D(6)) (D(6)))
			 ((En1_reg) (sec_n_0))
			 ((En1_reg_0) (sec_n_1))
			 ((ENABLE1) (ENABLE1))
			 ((NET7772) (NET7772))
			 ((NET7776) (NET7776))
			 ((NET7780) (NET7780)))
		(_use (_ent . Second_counter_6)
			(_port
				((D) (D))
				((CEO) (CEO))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]) (COUNT_reg[0]))
				((COUNT_reg[3]) (COUNT_reg[3]))
				((En1_reg) (En1_reg))
				((En1_reg_0) (En1_reg_0))
				((ENABLE1) (ENABLE1))
				((NET7772) (NET7772))
				((NET7776) (NET7776))
				((NET7780) (NET7780))))))
(_unit EDIF 1.0.4.38 (Timer_Clock_1 0 7 (Timer_Clock_1 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 616362616936617764667338666562673267376762)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_port (_int BUS4100 0 0 4486 (_ent (_out))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int COUNT_reg 1 0 4481 (_ent (_in))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 2 0 4489 (_ent (_out))))
		(_port (_int CEO -1 0 4478 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 4479 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 4480 (_ent (_in ))))
		(_port (_int ENABLE2 -1 0 4482 (_ent (_in ))))
		(_port (_int NET7792 -1 0 4483 (_ent (_in ))))
		(_port (_int NET7800 -1 0 4484 (_ent (_in ))))
		(_port (_int NET7808 -1 0 4485 (_ent (_in ))))
		(_sig (_int BUS4100[0] -1 0 4494 (_arch (_uni))))
		(_sig (_int BUS4100[1] -1 0 4499 (_arch (_uni))))
		(_sig (_int BUS4100[2] -1 0 4504 (_arch (_uni))))
		(_sig (_int BUS4100[3] -1 0 4509 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][0] -1 0 4536 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[0] -1 0 4571 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[1] -1 0 4576 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[2] -1 0 4581 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[3] -1 0 4586 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[4] -1 0 4591 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[5] -1 0 4596 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[6] -1 0 4601 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][1] -1 0 4541 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][2] -1 0 4546 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][3] -1 0 4551 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][4] -1 0 4556 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][5] -1 0 4561 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][6] -1 0 4566 (_arch (_uni))))
		(_sig (_int D[0] -1 0 4606 (_arch (_uni))))
		(_sig (_int D[1] -1 0 4611 (_arch (_uni))))
		(_sig (_int D[2] -1 0 4616 (_arch (_uni))))
		(_sig (_int D[3] -1 0 4621 (_arch (_uni))))
		(_sig (_int D[4] -1 0 4626 (_arch (_uni))))
		(_sig (_int D[5] -1 0 4631 (_arch (_uni))))
		(_sig (_int D[6] -1 0 4636 (_arch (_uni))))
		(_sig (_int min_n_7 -1 0 4661 (_arch (_uni))))
		(_sig (_int sec_n_0 -1 0 4666 (_arch (_uni))))
		(_sig (_int sec_n_1 -1 0 4671 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1][0]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1][1]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1][2]))))))
			(line_12(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1][3]))))))
			(line_13(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1][4]))))))
			(line_14(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1][5]))))))
			(line_15(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1][6]))))))
			(line_16(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1]_0[0]))))))
			(line_17(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1]_0[1]))))))
			(line_18(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1]_0[2]))))))
			(line_19(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1]_0[3]))))))
			(line_20(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1]_0[4]))))))
			(line_21(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1]_0[5]))))))
			(line_22(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1]_0[6]))))))
		))
	(_comp
		(Minute_counter
			(_object
			(_port (_int BUS4100 4 0 0 (_ent (_out))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0] -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[1]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3] -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[3]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[3]_1 -1 0 7 (_ent (_in ))))))
		(Second_counter
			(_object
			(_port (_int D 2 0 0 (_ent (_out))))
			(_port (_int CEO -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0] -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[3] -1 0 7 (_ent (_in ))))
			(_port (_int En2_reg -1 0 7 (_ent (_out ))))
			(_port (_int En2_reg_0 -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in ))))
			(_port (_int NET7792 -1 0 7 (_ent (_in ))))
			(_port (_int NET7800 -1 0 7 (_ent (_in ))))
			(_port (_int NET7808 -1 0 7 (_ent (_in )))))))
	(_inst min 0 4492 (_comp Minute_counter)
		(_port
			 ((BUS4100(0)) (BUS4100(2)))
			 ((BUS4100(1)) (BUS4100(3)))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]) (BUS4100(0)))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1]_0[6:0]))
			 ((COUNT_reg[1]_0) (BUS4100(1)))
			 ((COUNT_reg[3]) (min_n_7))
			 ((COUNT_reg[3]_0) (sec_n_0))
			 ((COUNT_reg[3]_1) (sec_n_1)))
		(_use (_ent . Minute_counter)
			(_port
				((BUS4100) (BUS4100))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]) (COUNT_reg[0]))
				((COUNT_reg[1]_0) (COUNT_reg[1]_0))
				((COUNT_reg[3]) (COUNT_reg[3]))
				((COUNT_reg[3]_0) (COUNT_reg[3]_0))
				((COUNT_reg[3]_1) (COUNT_reg[3]_1)))))
	(_inst sec 0 4493 (_comp Second_counter)
		(_port
			 ((CEO) (CEO))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[0]) (COUNT_reg(0)))
			 ((COUNT_reg[3]) (min_n_7))
			 ((D(0)) (D(0)))
			 ((D(1)) (D(1)))
			 ((D(2)) (D(2)))
			 ((D(3)) (D(3)))
			 ((D(4)) (D(4)))
			 ((D(5)) (D(5)))
			 ((D(6)) (D(6)))
			 ((En2_reg) (sec_n_0))
			 ((En2_reg_0) (sec_n_1))
			 ((ENABLE2) (ENABLE2))
			 ((NET7792) (NET7792))
			 ((NET7800) (NET7800))
			 ((NET7808) (NET7808)))
		(_use (_ent . Second_counter)
			(_port
				((D) (D))
				((CEO) (CEO))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]) (COUNT_reg[0]))
				((COUNT_reg[3]) (COUNT_reg[3]))
				((En2_reg) (En2_reg))
				((En2_reg_0) (En2_reg_0))
				((ENABLE2) (ENABLE2))
				((NET7792) (NET7792))
				((NET7800) (NET7800))
				((NET7808) (NET7808))))))
(_unit EDIF 1.0.4.38 (Timer_Setter 0 7 (Timer_Setter 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 616362616936617764667338666462676466656665)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_port (_int CE_IBUF -1 0 5883 (_ent (_in ))))
		(_port (_int CEO -1 0 5882 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 5884 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 5885 (_ent (_in ))))
		(_port (_int D1_IBUF -1 0 5886 (_ent (_in ))))
		(_port (_int D2_IBUF -1 0 5887 (_ent (_in ))))
		(_port (_int D3_IBUF -1 0 5888 (_ent (_in ))))
		(_port (_int D4_IBUF -1 0 5889 (_ent (_in ))))
		(_port (_int D5_IBUF -1 0 5890 (_ent (_in ))))
		(_port (_int D6_IBUF -1 0 5891 (_ent (_in ))))
		(_port (_int D7_IBUF -1 0 5892 (_ent (_in ))))
		(_port (_int D8_IBUF -1 0 5893 (_ent (_in ))))
		(_port (_int ENABLE1 -1 0 5894 (_ent (_in ))))
		(_port (_int ENABLE2 -1 0 5895 (_ent (_in ))))
		(_port (_int NET7772 -1 0 5896 (_ent (_out ))))
		(_port (_int NET7776 -1 0 5897 (_ent (_out ))))
		(_port (_int NET7780 -1 0 5898 (_ent (_out ))))
		(_port (_int NET7792 -1 0 5899 (_ent (_out ))))
		(_port (_int NET7800 -1 0 5900 (_ent (_out ))))
		(_port (_int NET7808 -1 0 5901 (_ent (_out ))))
		(_port (_int r_D1_reg_0 -1 0 5904 (_ent (_out ))))
		(_port (_int r_D5_reg_0 -1 0 5905 (_ent (_out ))))
		(_port (_int Set_Impulse_IBUF -1 0 5903 (_ent (_in ))))
		(_port (_int STOP_IBUF -1 0 5902 (_ent (_in ))))
		(_sig (_int NET7768 -1 0 6064 (_arch (_uni))))
		(_sig (_int NET7784 -1 0 6084 (_arch (_uni))))
		(_sig (_int r_D1 -1 0 6128 (_arch (_uni))))
		(_sig (_int r_D2 -1 0 6138 (_arch (_uni))))
		(_sig (_int r_D3 -1 0 6143 (_arch (_uni))))
		(_sig (_int r_D4 -1 0 6148 (_arch (_uni))))
		(_sig (_int r_D5 -1 0 6153 (_arch (_uni))))
		(_sig (_int r_D6 -1 0 6163 (_arch (_uni))))
		(_sig (_int r_D7 -1 0 6168 (_arch (_uni))))
		(_sig (_int r_D8 -1 0 6173 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
	)
	(_comp
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[3]_i_1__1 0 5908 (_comp LUT3)
		(_port
			 ((I0) (NET7784))
			 ((I1) (CEO))
			 ((I2) (ENABLE2))
			 ((O) (r_D5_reg_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"c8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT[3]_i_1__4 0 5912 (_comp LUT3)
		(_port
			 ((I0) (NET7768))
			 ((I1) (ENABLE1))
			 ((I2) (CEO))
			 ((O) (r_D1_reg_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"e0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D1_i_1 0 5916 (_comp LUT3)
		(_port
			 ((I0) (STOP_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (D1_IBUF))
			 ((O) (r_D1)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D1_reg 0 5920 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D1))
			 ((Q) (NET7768)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D2_i_1 0 5923 (_comp LUT3)
		(_port
			 ((I0) (STOP_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (D2_IBUF))
			 ((O) (r_D2)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D2_reg 0 5927 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D2))
			 ((Q) (NET7772)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D3_i_1 0 5930 (_comp LUT3)
		(_port
			 ((I0) (STOP_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (D3_IBUF))
			 ((O) (r_D3)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D3_reg 0 5934 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D3))
			 ((Q) (NET7776)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D4_i_1 0 5937 (_comp LUT3)
		(_port
			 ((I0) (STOP_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (D4_IBUF))
			 ((O) (r_D4)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D4_reg 0 5941 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D4))
			 ((Q) (NET7780)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D5_i_1 0 5944 (_comp LUT3)
		(_port
			 ((I0) (STOP_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (D5_IBUF))
			 ((O) (r_D5)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D5_reg 0 5948 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D5))
			 ((Q) (NET7784)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D6_i_1 0 5951 (_comp LUT3)
		(_port
			 ((I0) (STOP_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (D6_IBUF))
			 ((O) (r_D6)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D6_reg 0 5955 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D6))
			 ((Q) (NET7792)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D7_i_1 0 5958 (_comp LUT3)
		(_port
			 ((I0) (STOP_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (D7_IBUF))
			 ((O) (r_D7)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D7_reg 0 5962 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D7))
			 ((Q) (NET7800)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D8_i_1 0 5965 (_comp LUT3)
		(_port
			 ((I0) (STOP_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (D8_IBUF))
			 ((O) (r_D8)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D8_reg 0 5969 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D8))
			 ((Q) (NET7808)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q))))))
(_unit EDIF 1.0.4.38 (Top 0 7 (Top 0 7))
	(_version vef)
	(_time 1737916875170 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code 61636261363735746567273a306465673766616465)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1737916875170))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int BUS4100 0 0 6240 (_arch (_uni))))
		(_sig (_int BUS4122 0 0 6260 (_arch (_uni))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_sig (_int counter2 1 0 6574 (_arch (_uni))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_sig (_int digit_to_7seg 2 0 6726 (_arch (_uni))))
		(_sig (_int digit_to_7seg0 2 0 6586 (_arch (_uni))))
		(_sig (_int digit_to_7seg0_2 2 0 6621 (_arch (_uni))))
		(_sig (_int digit_to_7seg2 2 0 6656 (_arch (_uni))))
		(_sig (_int digit_to_7seg2_0 2 0 6691 (_arch (_uni))))
		(_sig (_int digit_to_7seg_1 2 0 6761 (_arch (_uni))))
		(_port (_int seg_out 2 0 6198 (_ent (_out))))
		(_sig (_int seg_out_OBUF 2 0 6831 (_arch (_uni))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_port (_int seg_select 3 0 6199 (_ent (_out))))
		(_sig (_int seg_select_OBUF 3 0 6906 (_arch (_uni))))
		(_port (_int CE -1 0 6184 (_ent (_in ))))
		(_port (_int CLK -1 0 6185 (_ent (_in ))))
		(_port (_int CLR -1 0 6186 (_ent (_in ))))
		(_port (_int D1 -1 0 6187 (_ent (_in ))))
		(_port (_int D2 -1 0 6188 (_ent (_in ))))
		(_port (_int D3 -1 0 6189 (_ent (_in ))))
		(_port (_int D4 -1 0 6190 (_ent (_in ))))
		(_port (_int D5 -1 0 6191 (_ent (_in ))))
		(_port (_int D6 -1 0 6192 (_ent (_in ))))
		(_port (_int D7 -1 0 6193 (_ent (_in ))))
		(_port (_int D8 -1 0 6194 (_ent (_in ))))
		(_port (_int SELECT -1 0 6195 (_ent (_in ))))
		(_port (_int Set_Impulse -1 0 6197 (_ent (_in ))))
		(_port (_int STOP -1 0 6196 (_ent (_in ))))
		(_sig (_int CE_IBUF -1 0 6292 (_arch (_uni))))
		(_sig (_int CEO -1 0 6285 (_arch (_uni))))
		(_sig (_int CLK_IBUF -1 0 6307 (_arch (_uni))))
		(_sig (_int CLK_IBUF_BUFG -1 0 6312 (_arch (_uni))))
		(_sig (_int CLR_IBUF -1 0 6329 (_arch (_uni))))
		(_sig (_int D1_IBUF -1 0 6346 (_arch (_uni))))
		(_sig (_int D2_IBUF -1 0 6356 (_arch (_uni))))
		(_sig (_int D3_IBUF -1 0 6366 (_arch (_uni))))
		(_sig (_int D4_IBUF -1 0 6376 (_arch (_uni))))
		(_sig (_int D5_IBUF -1 0 6386 (_arch (_uni))))
		(_sig (_int D6_IBUF -1 0 6396 (_arch (_uni))))
		(_sig (_int D7_IBUF -1 0 6406 (_arch (_uni))))
		(_sig (_int D8_IBUF -1 0 6416 (_arch (_uni))))
		(_sig (_int ENABLE1 -1 0 6421 (_arch (_uni))))
		(_sig (_int ENABLE2 -1 0 6427 (_arch (_uni))))
		(_sig (_int NET7772 -1 0 6433 (_arch (_uni))))
		(_sig (_int NET7776 -1 0 6438 (_arch (_uni))))
		(_sig (_int NET7780 -1 0 6443 (_arch (_uni))))
		(_sig (_int NET7792 -1 0 6448 (_arch (_uni))))
		(_sig (_int NET7800 -1 0 6453 (_arch (_uni))))
		(_sig (_int NET7808 -1 0 6458 (_arch (_uni))))
		(_sig (_int seg_out[0] -1 0 6796 (_arch (_uni))))
		(_sig (_int seg_out[1] -1 0 6801 (_arch (_uni))))
		(_sig (_int seg_out[2] -1 0 6806 (_arch (_uni))))
		(_sig (_int seg_out[3] -1 0 6811 (_arch (_uni))))
		(_sig (_int seg_out[4] -1 0 6816 (_arch (_uni))))
		(_sig (_int seg_out[5] -1 0 6821 (_arch (_uni))))
		(_sig (_int seg_out[6] -1 0 6826 (_arch (_uni))))
		(_sig (_int seg_select[0] -1 0 6866 (_arch (_uni))))
		(_sig (_int seg_select[1] -1 0 6871 (_arch (_uni))))
		(_sig (_int seg_select[2] -1 0 6876 (_arch (_uni))))
		(_sig (_int seg_select[3] -1 0 6881 (_arch (_uni))))
		(_sig (_int seg_select[4] -1 0 6886 (_arch (_uni))))
		(_sig (_int seg_select[5] -1 0 6891 (_arch (_uni))))
		(_sig (_int seg_select[6] -1 0 6896 (_arch (_uni))))
		(_sig (_int seg_select[7] -1 0 6901 (_arch (_uni))))
		(_sig (_int SELECT_IBUF -1 0 6468 (_arch (_uni))))
		(_sig (_int Set_Impulse_IBUF -1 0 6489 (_arch (_uni))))
		(_sig (_int STOP_IBUF -1 0 6478 (_arch (_uni))))
		(_sig (_int U13_n_0 -1 0 6494 (_arch (_uni))))
		(_sig (_int U13_n_1 -1 0 6499 (_arch (_uni))))
		(_sig (_int U13_n_2 -1 0 6504 (_arch (_uni))))
		(_sig (_int U13_n_3 -1 0 6509 (_arch (_uni))))
		(_sig (_int U13_n_4 -1 0 6514 (_arch (_uni))))
		(_sig (_int U13_n_5 -1 0 6519 (_arch (_uni))))
		(_sig (_int U13_n_6 -1 0 6524 (_arch (_uni))))
		(_sig (_int U14_n_0 -1 0 6529 (_arch (_uni))))
		(_sig (_int U14_n_1 -1 0 6534 (_arch (_uni))))
		(_sig (_int U14_n_2 -1 0 6539 (_arch (_uni))))
		(_sig (_int U14_n_3 -1 0 6544 (_arch (_uni))))
		(_sig (_int U14_n_4 -1 0 6549 (_arch (_uni))))
		(_sig (_int U14_n_5 -1 0 6554 (_arch (_uni))))
		(_sig (_int U14_n_6 -1 0 6559 (_arch (_uni))))
		(_sig (_int U8_n_6 -1 0 6564 (_arch (_uni))))
		(_sig (_int U8_n_7 -1 0 6569 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
	)
	(_comp
		(IBUF
			(_object
			(_port (_int I -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(BUFG
			(_object
			(_port (_int I -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(OBUF
			(_object
			(_port (_int I -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(Decoder
			(_object
			(_port (_int BUS4122 0 0 0 (_ent (_in))))
			(_port (_int counter2 1 0 0 (_ent (_in))))
			(_port (_int D 2 0 0 (_ent (_in))))
			(_port (_int seg1_reg 2 0 0 (_ent (_in))))
			(_port (_int seg3_reg 2 0 0 (_ent (_in))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int seg3_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[1]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[2]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[3]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[4]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[5]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[6]_0 -1 0 7 (_ent (_out ))))))
		(Decoder_0
			(_object
			(_port (_int BUS4100 0 0 0 (_ent (_in))))
			(_port (_int counter2 1 0 0 (_ent (_in))))
			(_port (_int D 2 0 0 (_ent (_in))))
			(_port (_int seg1_reg 2 0 0 (_ent (_in))))
			(_port (_int seg3_reg 2 0 0 (_ent (_in))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int seg3_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[1]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[2]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[3]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[4]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[5]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[6]_0 -1 0 7 (_ent (_out ))))))
		(Seven_seg_driver
			(_object
			(_port (_int counter2_reg 1 0 0 (_ent (_out))))
			(_port (_int Q 2 0 0 (_ent (_out))))
			(_port (_int seg_select_reg 3 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[1]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[1]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[2]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[3]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[3]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[4]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[4]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[5]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[5]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[6]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[6]_1 -1 0 7 (_ent (_in ))))))
		(Timer_Clock
			(_object
			(_port (_int BUS4122 0 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 8 0 0 (_ent (_in))))
			(_port (_int D 2 0 0 (_ent (_out))))
			(_port (_int CEO -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in ))))
			(_port (_int NET7772 -1 0 7 (_ent (_in ))))
			(_port (_int NET7776 -1 0 7 (_ent (_in ))))
			(_port (_int NET7780 -1 0 7 (_ent (_in ))))))
		(Timer_Clock_1
			(_object
			(_port (_int BUS4100 0 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 8 0 0 (_ent (_in))))
			(_port (_int D 2 0 0 (_ent (_out))))
			(_port (_int CEO -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in ))))
			(_port (_int NET7792 -1 0 7 (_ent (_in ))))
			(_port (_int NET7800 -1 0 7 (_ent (_in ))))
			(_port (_int NET7808 -1 0 7 (_ent (_in ))))))
		(Switch
			(_object
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_out ))))
			(_port (_int SELECT_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int STOP_IBUF -1 0 7 (_ent (_in ))))))
		(Prescaler
			(_object
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CEO -1 0 7 (_ent (_out ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))))
		(Timer_Setter
			(_object
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CEO -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D1_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D2_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D3_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D4_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D5_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D6_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D7_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D8_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in ))))
			(_port (_int NET7772 -1 0 7 (_ent (_out ))))
			(_port (_int NET7776 -1 0 7 (_ent (_out ))))
			(_port (_int NET7780 -1 0 7 (_ent (_out ))))
			(_port (_int NET7792 -1 0 7 (_ent (_out ))))
			(_port (_int NET7800 -1 0 7 (_ent (_out ))))
			(_port (_int NET7808 -1 0 7 (_ent (_out ))))
			(_port (_int r_D1_reg_0 -1 0 7 (_ent (_out ))))
			(_port (_int r_D5_reg_0 -1 0 7 (_ent (_out ))))
			(_port (_int Set_Impulse_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int STOP_IBUF -1 0 7 (_ent (_in )))))))
	(_inst CE_IBUF_inst 0 6202 (_comp IBUF)
		(_port
			 ((I) (CE))
			 ((O) (CE_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst CLK_IBUF_BUFG_inst 0 6203 (_comp BUFG)
		(_port
			 ((I) (CLK_IBUF))
			 ((O) (CLK_IBUF_BUFG)))
		(_use (_ent hdi_primitives BUFG)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst CLK_IBUF_inst 0 6204 (_comp IBUF)
		(_port
			 ((I) (CLK))
			 ((O) (CLK_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst CLR_IBUF_inst 0 6205 (_comp IBUF)
		(_port
			 ((I) (CLR))
			 ((O) (CLR_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D1_IBUF_inst 0 6206 (_comp IBUF)
		(_port
			 ((I) (D1))
			 ((O) (D1_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D2_IBUF_inst 0 6207 (_comp IBUF)
		(_port
			 ((I) (D2))
			 ((O) (D2_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D3_IBUF_inst 0 6208 (_comp IBUF)
		(_port
			 ((I) (D3))
			 ((O) (D3_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D4_IBUF_inst 0 6209 (_comp IBUF)
		(_port
			 ((I) (D4))
			 ((O) (D4_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D5_IBUF_inst 0 6210 (_comp IBUF)
		(_port
			 ((I) (D5))
			 ((O) (D5_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D6_IBUF_inst 0 6211 (_comp IBUF)
		(_port
			 ((I) (D6))
			 ((O) (D6_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D7_IBUF_inst 0 6212 (_comp IBUF)
		(_port
			 ((I) (D7))
			 ((O) (D7_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D8_IBUF_inst 0 6213 (_comp IBUF)
		(_port
			 ((I) (D8))
			 ((O) (D8_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[0]_inst 0 6225 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(0)))
			 ((O) (seg_out(0))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[1]_inst 0 6226 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(1)))
			 ((O) (seg_out(1))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[2]_inst 0 6227 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(2)))
			 ((O) (seg_out(2))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[3]_inst 0 6228 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(3)))
			 ((O) (seg_out(3))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[4]_inst 0 6229 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(4)))
			 ((O) (seg_out(4))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[5]_inst 0 6230 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(5)))
			 ((O) (seg_out(5))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[6]_inst 0 6231 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(6)))
			 ((O) (seg_out(6))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[0]_inst 0 6232 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(0)))
			 ((O) (seg_select(0))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[1]_inst 0 6233 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(1)))
			 ((O) (seg_select(1))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[2]_inst 0 6234 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(2)))
			 ((O) (seg_select(2))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[3]_inst 0 6235 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(3)))
			 ((O) (seg_select(3))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[4]_inst 0 6236 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(4)))
			 ((O) (seg_select(4))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[5]_inst 0 6237 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(5)))
			 ((O) (seg_select(5))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[6]_inst 0 6238 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(6)))
			 ((O) (seg_select(6))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[7]_inst 0 6239 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(7)))
			 ((O) (seg_select(7))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst SELECT_IBUF_inst 0 6214 (_comp IBUF)
		(_port
			 ((I) (SELECT))
			 ((O) (SELECT_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst Set_Impulse_IBUF_inst 0 6216 (_comp IBUF)
		(_port
			 ((I) (Set_Impulse))
			 ((O) (Set_Impulse_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst STOP_IBUF_inst 0 6215 (_comp IBUF)
		(_port
			 ((I) (STOP))
			 ((O) (STOP_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst U13 0 6217 (_comp Decoder)
		(_port
			 ((BUS4122(0)) (BUS4122(0)))
			 ((BUS4122(1)) (BUS4122(1)))
			 ((BUS4122(2)) (BUS4122(2)))
			 ((BUS4122(3)) (BUS4122(3)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((counter2(0)) (counter2(0)))
			 ((counter2(1)) (counter2(1)))
			 ((D(0)) (digit_to_7seg(0)))
			 ((D(1)) (digit_to_7seg(1)))
			 ((D(2)) (digit_to_7seg(2)))
			 ((D(3)) (digit_to_7seg(3)))
			 ((D(4)) (digit_to_7seg(4)))
			 ((D(5)) (digit_to_7seg(5)))
			 ((D(6)) (digit_to_7seg(6)))
			 ((seg1_reg(0)) (digit_to_7seg0(0)))
			 ((seg1_reg(1)) (digit_to_7seg0(1)))
			 ((seg1_reg(2)) (digit_to_7seg0(2)))
			 ((seg1_reg(3)) (digit_to_7seg0(3)))
			 ((seg1_reg(4)) (digit_to_7seg0(4)))
			 ((seg1_reg(5)) (digit_to_7seg0(5)))
			 ((seg1_reg(6)) (digit_to_7seg0(6)))
			 ((seg3_reg[0]_0) (U13_n_0))
			 ((seg3_reg[1]_0) (U13_n_1))
			 ((seg3_reg[2]_0) (U13_n_2))
			 ((seg3_reg[3]_0) (U13_n_3))
			 ((seg3_reg[4]_0) (U13_n_4))
			 ((seg3_reg[5]_0) (U13_n_5))
			 ((seg3_reg[6]_0) (U13_n_6))
			 ((seg3_reg(0)) (digit_to_7seg2(0)))
			 ((seg3_reg(1)) (digit_to_7seg2(1)))
			 ((seg3_reg(2)) (digit_to_7seg2(2)))
			 ((seg3_reg(3)) (digit_to_7seg2(3)))
			 ((seg3_reg(4)) (digit_to_7seg2(4)))
			 ((seg3_reg(5)) (digit_to_7seg2(5)))
			 ((seg3_reg(6)) (digit_to_7seg2(6))))
		(_use (_ent . Decoder)
			(_port
				((BUS4122) (BUS4122))
				((counter2) (counter2))
				((D) (D))
				((seg1_reg) (seg1_reg))
				((seg3_reg) (seg3_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((seg3_reg[0]_0) (seg3_reg[0]_0))
				((seg3_reg[1]_0) (seg3_reg[1]_0))
				((seg3_reg[2]_0) (seg3_reg[2]_0))
				((seg3_reg[3]_0) (seg3_reg[3]_0))
				((seg3_reg[4]_0) (seg3_reg[4]_0))
				((seg3_reg[5]_0) (seg3_reg[5]_0))
				((seg3_reg[6]_0) (seg3_reg[6]_0)))))
	(_inst U14 0 6218 (_comp Decoder_0)
		(_port
			 ((BUS4100(0)) (BUS4100(0)))
			 ((BUS4100(1)) (BUS4100(1)))
			 ((BUS4100(2)) (BUS4100(2)))
			 ((BUS4100(3)) (BUS4100(3)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((counter2(0)) (counter2(0)))
			 ((counter2(1)) (counter2(1)))
			 ((D(0)) (digit_to_7seg_1(0)))
			 ((D(1)) (digit_to_7seg_1(1)))
			 ((D(2)) (digit_to_7seg_1(2)))
			 ((D(3)) (digit_to_7seg_1(3)))
			 ((D(4)) (digit_to_7seg_1(4)))
			 ((D(5)) (digit_to_7seg_1(5)))
			 ((D(6)) (digit_to_7seg_1(6)))
			 ((seg1_reg(0)) (digit_to_7seg0_2(0)))
			 ((seg1_reg(1)) (digit_to_7seg0_2(1)))
			 ((seg1_reg(2)) (digit_to_7seg0_2(2)))
			 ((seg1_reg(3)) (digit_to_7seg0_2(3)))
			 ((seg1_reg(4)) (digit_to_7seg0_2(4)))
			 ((seg1_reg(5)) (digit_to_7seg0_2(5)))
			 ((seg1_reg(6)) (digit_to_7seg0_2(6)))
			 ((seg3_reg[0]_0) (U14_n_0))
			 ((seg3_reg[1]_0) (U14_n_1))
			 ((seg3_reg[2]_0) (U14_n_2))
			 ((seg3_reg[3]_0) (U14_n_3))
			 ((seg3_reg[4]_0) (U14_n_4))
			 ((seg3_reg[5]_0) (U14_n_5))
			 ((seg3_reg[6]_0) (U14_n_6))
			 ((seg3_reg(0)) (digit_to_7seg2_0(0)))
			 ((seg3_reg(1)) (digit_to_7seg2_0(1)))
			 ((seg3_reg(2)) (digit_to_7seg2_0(2)))
			 ((seg3_reg(3)) (digit_to_7seg2_0(3)))
			 ((seg3_reg(4)) (digit_to_7seg2_0(4)))
			 ((seg3_reg(5)) (digit_to_7seg2_0(5)))
			 ((seg3_reg(6)) (digit_to_7seg2_0(6))))
		(_use (_ent . Decoder_0)
			(_port
				((BUS4100) (BUS4100))
				((counter2) (counter2))
				((D) (D))
				((seg1_reg) (seg1_reg))
				((seg3_reg) (seg3_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((seg3_reg[0]_0) (seg3_reg[0]_0))
				((seg3_reg[1]_0) (seg3_reg[1]_0))
				((seg3_reg[2]_0) (seg3_reg[2]_0))
				((seg3_reg[3]_0) (seg3_reg[3]_0))
				((seg3_reg[4]_0) (seg3_reg[4]_0))
				((seg3_reg[5]_0) (seg3_reg[5]_0))
				((seg3_reg[6]_0) (seg3_reg[6]_0)))))
	(_inst U15 0 6219 (_comp Seven_seg_driver)
		(_port
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((counter2_reg(0)) (counter2(0)))
			 ((counter2_reg(1)) (counter2(1)))
			 ((Q(0)) (seg_out_OBUF(0)))
			 ((Q(1)) (seg_out_OBUF(1)))
			 ((Q(2)) (seg_out_OBUF(2)))
			 ((Q(3)) (seg_out_OBUF(3)))
			 ((Q(4)) (seg_out_OBUF(4)))
			 ((Q(5)) (seg_out_OBUF(5)))
			 ((Q(6)) (seg_out_OBUF(6)))
			 ((seg_out_reg[0]_0) (U13_n_0))
			 ((seg_out_reg[0]_1) (U14_n_0))
			 ((seg_out_reg[1]_0) (U13_n_1))
			 ((seg_out_reg[1]_1) (U14_n_1))
			 ((seg_out_reg[2]_0) (U13_n_2))
			 ((seg_out_reg[2]_1) (U14_n_2))
			 ((seg_out_reg[3]_0) (U13_n_3))
			 ((seg_out_reg[3]_1) (U14_n_3))
			 ((seg_out_reg[4]_0) (U13_n_4))
			 ((seg_out_reg[4]_1) (U14_n_4))
			 ((seg_out_reg[5]_0) (U13_n_5))
			 ((seg_out_reg[5]_1) (U14_n_5))
			 ((seg_out_reg[6]_0) (U13_n_6))
			 ((seg_out_reg[6]_1) (U14_n_6))
			 ((seg_select_reg(0)) (seg_select_OBUF(0)))
			 ((seg_select_reg(1)) (seg_select_OBUF(1)))
			 ((seg_select_reg(2)) (seg_select_OBUF(2)))
			 ((seg_select_reg(3)) (seg_select_OBUF(3)))
			 ((seg_select_reg(4)) (seg_select_OBUF(4)))
			 ((seg_select_reg(5)) (seg_select_OBUF(5)))
			 ((seg_select_reg(6)) (seg_select_OBUF(6)))
			 ((seg_select_reg(7)) (seg_select_OBUF(7))))
		(_use (_ent . Seven_seg_driver)
			(_port
				((counter2_reg) (counter2_reg))
				((Q) (Q))
				((seg_select_reg) (seg_select_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((seg_out_reg[0]_0) (seg_out_reg[0]_0))
				((seg_out_reg[0]_1) (seg_out_reg[0]_1))
				((seg_out_reg[1]_0) (seg_out_reg[1]_0))
				((seg_out_reg[1]_1) (seg_out_reg[1]_1))
				((seg_out_reg[2]_0) (seg_out_reg[2]_0))
				((seg_out_reg[2]_1) (seg_out_reg[2]_1))
				((seg_out_reg[3]_0) (seg_out_reg[3]_0))
				((seg_out_reg[3]_1) (seg_out_reg[3]_1))
				((seg_out_reg[4]_0) (seg_out_reg[4]_0))
				((seg_out_reg[4]_1) (seg_out_reg[4]_1))
				((seg_out_reg[5]_0) (seg_out_reg[5]_0))
				((seg_out_reg[5]_1) (seg_out_reg[5]_1))
				((seg_out_reg[6]_0) (seg_out_reg[6]_0))
				((seg_out_reg[6]_1) (seg_out_reg[6]_1)))))
	(_inst U3 0 6220 (_comp Timer_Clock)
		(_port
			 ((BUS4122(0)) (BUS4122(0)))
			 ((BUS4122(1)) (BUS4122(1)))
			 ((BUS4122(2)) (BUS4122(2)))
			 ((BUS4122(3)) (BUS4122(3)))
			 ((CEO) (CEO))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg(0)) (U8_n_7))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0(0)))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0(1)))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0(2)))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0(3)))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0(4)))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0(5)))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0(6)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2(0)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2(1)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2(2)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2(3)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2(4)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2(5)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2(6)))
			 ((D(0)) (digit_to_7seg(0)))
			 ((D(1)) (digit_to_7seg(1)))
			 ((D(2)) (digit_to_7seg(2)))
			 ((D(3)) (digit_to_7seg(3)))
			 ((D(4)) (digit_to_7seg(4)))
			 ((D(5)) (digit_to_7seg(5)))
			 ((D(6)) (digit_to_7seg(6)))
			 ((ENABLE1) (ENABLE1))
			 ((NET7772) (NET7772))
			 ((NET7776) (NET7776))
			 ((NET7780) (NET7780)))
		(_use (_ent . Timer_Clock)
			(_port
				((BUS4122) (BUS4122))
				((COUNT_reg) (COUNT_reg))
				((D) (D))
				((CEO) (CEO))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((ENABLE1) (ENABLE1))
				((NET7772) (NET7772))
				((NET7776) (NET7776))
				((NET7780) (NET7780)))))
	(_inst U4 0 6221 (_comp Timer_Clock_1)
		(_port
			 ((BUS4100(0)) (BUS4100(0)))
			 ((BUS4100(1)) (BUS4100(1)))
			 ((BUS4100(2)) (BUS4100(2)))
			 ((BUS4100(3)) (BUS4100(3)))
			 ((CEO) (CEO))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg(0)) (U8_n_6))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0_2(0)))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0_2(1)))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0_2(2)))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0_2(3)))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0_2(4)))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0_2(5)))
			 ((COUNT_reg[1][6:0]) (digit_to_7seg0_2(6)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2_0(0)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2_0(1)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2_0(2)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2_0(3)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2_0(4)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2_0(5)))
			 ((COUNT_reg[1]_0[6:0]) (digit_to_7seg2_0(6)))
			 ((D(0)) (digit_to_7seg_1(0)))
			 ((D(1)) (digit_to_7seg_1(1)))
			 ((D(2)) (digit_to_7seg_1(2)))
			 ((D(3)) (digit_to_7seg_1(3)))
			 ((D(4)) (digit_to_7seg_1(4)))
			 ((D(5)) (digit_to_7seg_1(5)))
			 ((D(6)) (digit_to_7seg_1(6)))
			 ((ENABLE2) (ENABLE2))
			 ((NET7792) (NET7792))
			 ((NET7800) (NET7800))
			 ((NET7808) (NET7808)))
		(_use (_ent . Timer_Clock_1)
			(_port
				((BUS4100) (BUS4100))
				((COUNT_reg) (COUNT_reg))
				((D) (D))
				((CEO) (CEO))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((ENABLE2) (ENABLE2))
				((NET7792) (NET7792))
				((NET7800) (NET7800))
				((NET7808) (NET7808)))))
	(_inst U5 0 6222 (_comp Switch)
		(_port
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((ENABLE1) (ENABLE1))
			 ((ENABLE2) (ENABLE2))
			 ((SELECT_IBUF) (SELECT_IBUF))
			 ((STOP_IBUF) (STOP_IBUF)))
		(_use (_ent . Switch)
			(_port
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((ENABLE1) (ENABLE1))
				((ENABLE2) (ENABLE2))
				((SELECT_IBUF) (SELECT_IBUF))
				((STOP_IBUF) (STOP_IBUF)))))
	(_inst U6 0 6223 (_comp Prescaler)
		(_port
			 ((CE_IBUF) (CE_IBUF))
			 ((CEO) (CEO))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF)))
		(_use (_ent . Prescaler)
			(_port
				((CE_IBUF) (CE_IBUF))
				((CEO) (CEO))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF)))))
	(_inst U8 0 6224 (_comp Timer_Setter)
		(_port
			 ((CE_IBUF) (CE_IBUF))
			 ((CEO) (CEO))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((D1_IBUF) (D1_IBUF))
			 ((D2_IBUF) (D2_IBUF))
			 ((D3_IBUF) (D3_IBUF))
			 ((D4_IBUF) (D4_IBUF))
			 ((D5_IBUF) (D5_IBUF))
			 ((D6_IBUF) (D6_IBUF))
			 ((D7_IBUF) (D7_IBUF))
			 ((D8_IBUF) (D8_IBUF))
			 ((ENABLE1) (ENABLE1))
			 ((ENABLE2) (ENABLE2))
			 ((NET7772) (NET7772))
			 ((NET7776) (NET7776))
			 ((NET7780) (NET7780))
			 ((NET7792) (NET7792))
			 ((NET7800) (NET7800))
			 ((NET7808) (NET7808))
			 ((r_D1_reg_0) (U8_n_7))
			 ((r_D5_reg_0) (U8_n_6))
			 ((Set_Impulse_IBUF) (Set_Impulse_IBUF))
			 ((STOP_IBUF) (STOP_IBUF)))
		(_use (_ent . Timer_Setter)
			(_port
				((CE_IBUF) (CE_IBUF))
				((CEO) (CEO))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((D1_IBUF) (D1_IBUF))
				((D2_IBUF) (D2_IBUF))
				((D3_IBUF) (D3_IBUF))
				((D4_IBUF) (D4_IBUF))
				((D5_IBUF) (D5_IBUF))
				((D6_IBUF) (D6_IBUF))
				((D7_IBUF) (D7_IBUF))
				((D8_IBUF) (D8_IBUF))
				((ENABLE1) (ENABLE1))
				((ENABLE2) (ENABLE2))
				((NET7772) (NET7772))
				((NET7776) (NET7776))
				((NET7780) (NET7780))
				((NET7792) (NET7792))
				((NET7800) (NET7800))
				((NET7808) (NET7808))
				((r_D1_reg_0) (r_D1_reg_0))
				((r_D5_reg_0) (r_D5_reg_0))
				((Set_Impulse_IBUF) (Set_Impulse_IBUF))
				((STOP_IBUF) (STOP_IBUF))))))
