--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 71669739 paths analyzed, 520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.155ns.
--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_1 (FF)
  Destination:          test/M_state_q_FSM_FFd10_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.059ns (Levels of Logic = 13)
  Clock Path Skew:      -0.061ns (0.681 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_1 to test/M_state_q_FSM_FFd10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.B5       net (fanout=3)        0.854   test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.BMUX     Tilo                  0.337   test/alu/adder/N71
                                                       test/Mmux__n0744_rs_cy<4>1121
    SLICE_X9Y31.D3       net (fanout=2)        0.621   test/Mmux__n0744_rs_cy<4>112
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X12Y29.C2      net (fanout=17)       1.231   M_test_out[3]
    SLICE_X12Y29.C       Tilo                  0.255   test/M_state_q_FSM_FFd37
                                                       test/M_state_q_FSM_FFd37-In11
    SLICE_X13Y30.C5      net (fanout=5)        0.399   test/M_state_q_FSM_FFd37-In1
    SLICE_X13Y30.C       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q_FSM_FFd10-In1
    SLICE_X13Y26.CX      net (fanout=3)        1.575   test/M_state_q_FSM_FFd10-In
    SLICE_X13Y26.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd10_2
                                                       test/M_state_q_FSM_FFd10_2
    -------------------------------------------------  ---------------------------
    Total                                     19.059ns (3.987ns logic, 15.072ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_1 (FF)
  Destination:          test/M_state_q_FSM_FFd27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.057ns (Levels of Logic = 13)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_1 to test/M_state_q_FSM_FFd27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.B5       net (fanout=3)        0.854   test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.BMUX     Tilo                  0.337   test/alu/adder/N71
                                                       test/Mmux__n0744_rs_cy<4>1121
    SLICE_X9Y31.D3       net (fanout=2)        0.621   test/Mmux__n0744_rs_cy<4>112
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X16Y24.D5      net (fanout=17)       1.190   M_test_out[3]
    SLICE_X16Y24.D       Tilo                  0.254   test/M_state_q_FSM_FFd15-In1
                                                       test/M_state_q_FSM_FFd15-In11
    SLICE_X10Y31.C5      net (fanout=21)       1.236   test/M_state_q_FSM_FFd15-In1
    SLICE_X10Y31.C       Tilo                  0.235   M_state_q_FSM_FFd28
                                                       test/M_state_q_FSM_FFd27-In1
    SLICE_X11Y34.AX      net (fanout=1)        0.802   test/M_state_q_FSM_FFd27-In
    SLICE_X11Y34.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd27_1
                                                       test/M_state_q_FSM_FFd27_1
    -------------------------------------------------  ---------------------------
    Total                                     19.057ns (3.962ns logic, 15.095ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_1 (FF)
  Destination:          test/M_state_q_FSM_FFd14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.023ns (Levels of Logic = 14)
  Clock Path Skew:      -0.024ns (0.718 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_1 to test/M_state_q_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.B5       net (fanout=3)        0.854   test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.BMUX     Tilo                  0.337   test/alu/adder/N71
                                                       test/Mmux__n0744_rs_cy<4>1121
    SLICE_X9Y31.D3       net (fanout=2)        0.621   test/Mmux__n0744_rs_cy<4>112
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X12Y24.B2      net (fanout=17)       1.038   M_test_out[3]
    SLICE_X12Y24.B       Tilo                  0.254   test/N527
                                                       test/M_state_q_FSM_FFd14-In1_SW0
    SLICE_X12Y24.A5      net (fanout=1)        0.247   test/N519
    SLICE_X12Y24.A       Tilo                  0.254   test/N527
                                                       test/M_state_q_FSM_FFd14-In2
    SLICE_X11Y31.C3      net (fanout=1)        1.631   test/M_state_q_FSM_FFd14-In2
    SLICE_X11Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd14
                                                       test/M_state_q_FSM_FFd14-In3
                                                       test/M_state_q_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                     19.023ns (4.240ns logic, 14.783ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_1 (FF)
  Destination:          test/M_state_q_FSM_FFd36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.989ns (Levels of Logic = 14)
  Clock Path Skew:      -0.054ns (0.688 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_1 to test/M_state_q_FSM_FFd36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.B5       net (fanout=3)        0.854   test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.BMUX     Tilo                  0.337   test/alu/adder/N71
                                                       test/Mmux__n0744_rs_cy<4>1121
    SLICE_X9Y31.D3       net (fanout=2)        0.621   test/Mmux__n0744_rs_cy<4>112
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X15Y27.C2      net (fanout=17)       1.577   M_test_out[3]
    SLICE_X15Y27.C       Tilo                  0.259   test/N207
                                                       test/M_state_q_FSM_FFd39-In11_SW3
    SLICE_X13Y30.B5      net (fanout=6)        0.726   test/N401
    SLICE_X13Y30.B       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q_FSM_FFd36-In2_SW0
    SLICE_X12Y29.B3      net (fanout=1)        0.603   test/N213
    SLICE_X12Y29.CLK     Tas                   0.339   test/M_state_q_FSM_FFd37
                                                       test/M_state_q_FSM_FFd36-In2
                                                       test/M_state_q_FSM_FFd36
    -------------------------------------------------  ---------------------------
    Total                                     18.989ns (4.216ns logic, 14.773ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_state_q_FSM_FFd10_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.993ns (Levels of Logic = 13)
  Clock Path Skew:      -0.020ns (0.288 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_state_q_FSM_FFd10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.525   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X9Y31.C6       net (fanout=11)       1.189   test/M_state_q_FSM_FFd45
    SLICE_X9Y31.C        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_lut<0>1_SW0
    SLICE_X9Y31.D5       net (fanout=4)        0.249   test/N75
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X12Y29.C2      net (fanout=17)       1.231   M_test_out[3]
    SLICE_X12Y29.C       Tilo                  0.255   test/M_state_q_FSM_FFd37
                                                       test/M_state_q_FSM_FFd37-In11
    SLICE_X13Y30.C5      net (fanout=5)        0.399   test/M_state_q_FSM_FFd37-In1
    SLICE_X13Y30.C       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q_FSM_FFd10-In1
    SLICE_X13Y26.CX      net (fanout=3)        1.575   test/M_state_q_FSM_FFd10-In
    SLICE_X13Y26.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd10_2
                                                       test/M_state_q_FSM_FFd10_2
    -------------------------------------------------  ---------------------------
    Total                                     18.993ns (3.958ns logic, 15.035ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_state_q_FSM_FFd27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.991ns (Levels of Logic = 13)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_state_q_FSM_FFd27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.525   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X9Y31.C6       net (fanout=11)       1.189   test/M_state_q_FSM_FFd45
    SLICE_X9Y31.C        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_lut<0>1_SW0
    SLICE_X9Y31.D5       net (fanout=4)        0.249   test/N75
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X16Y24.D5      net (fanout=17)       1.190   M_test_out[3]
    SLICE_X16Y24.D       Tilo                  0.254   test/M_state_q_FSM_FFd15-In1
                                                       test/M_state_q_FSM_FFd15-In11
    SLICE_X10Y31.C5      net (fanout=21)       1.236   test/M_state_q_FSM_FFd15-In1
    SLICE_X10Y31.C       Tilo                  0.235   M_state_q_FSM_FFd28
                                                       test/M_state_q_FSM_FFd27-In1
    SLICE_X11Y34.AX      net (fanout=1)        0.802   test/M_state_q_FSM_FFd27-In
    SLICE_X11Y34.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd27_1
                                                       test/M_state_q_FSM_FFd27_1
    -------------------------------------------------  ---------------------------
    Total                                     18.991ns (3.933ns logic, 15.058ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd43 (FF)
  Destination:          test/M_state_q_FSM_FFd10_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.965ns (Levels of Logic = 12)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd43 to test/M_state_q_FSM_FFd10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   test/M_state_q_FSM_FFd43_2
                                                       test/M_state_q_FSM_FFd43
    SLICE_X9Y31.D2       net (fanout=23)       1.669   test/M_state_q_FSM_FFd43
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X12Y29.C2      net (fanout=17)       1.231   M_test_out[3]
    SLICE_X12Y29.C       Tilo                  0.255   test/M_state_q_FSM_FFd37
                                                       test/M_state_q_FSM_FFd37-In11
    SLICE_X13Y30.C5      net (fanout=5)        0.399   test/M_state_q_FSM_FFd37-In1
    SLICE_X13Y30.C       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q_FSM_FFd10-In1
    SLICE_X13Y26.CX      net (fanout=3)        1.575   test/M_state_q_FSM_FFd10-In
    SLICE_X13Y26.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd10_2
                                                       test/M_state_q_FSM_FFd10_2
    -------------------------------------------------  ---------------------------
    Total                                     18.965ns (3.699ns logic, 15.266ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_1 (FF)
  Destination:          test/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.912ns (Levels of Logic = 13)
  Clock Path Skew:      -0.056ns (0.686 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_1 to test/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.B5       net (fanout=3)        0.854   test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.BMUX     Tilo                  0.337   test/alu/adder/N71
                                                       test/Mmux__n0744_rs_cy<4>1121
    SLICE_X9Y31.D3       net (fanout=2)        0.621   test/Mmux__n0744_rs_cy<4>112
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X16Y29.A3      net (fanout=17)       1.420   M_test_out[3]
    SLICE_X16Y29.A       Tilo                  0.254   test/M_state_q_FSM_FFd44
                                                       test/M_state_q_FSM_FFd39-In11
    SLICE_X21Y21.C1      net (fanout=16)       1.639   test/M_state_q_FSM_FFd39-In1
    SLICE_X21Y21.CLK     Tas                   0.373   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<10>1
                                                       test/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.912ns (3.986ns logic, 14.926ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd43 (FF)
  Destination:          test/M_state_q_FSM_FFd27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.963ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd43 to test/M_state_q_FSM_FFd27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   test/M_state_q_FSM_FFd43_2
                                                       test/M_state_q_FSM_FFd43
    SLICE_X9Y31.D2       net (fanout=23)       1.669   test/M_state_q_FSM_FFd43
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X16Y24.D5      net (fanout=17)       1.190   M_test_out[3]
    SLICE_X16Y24.D       Tilo                  0.254   test/M_state_q_FSM_FFd15-In1
                                                       test/M_state_q_FSM_FFd15-In11
    SLICE_X10Y31.C5      net (fanout=21)       1.236   test/M_state_q_FSM_FFd15-In1
    SLICE_X10Y31.C       Tilo                  0.235   M_state_q_FSM_FFd28
                                                       test/M_state_q_FSM_FFd27-In1
    SLICE_X11Y34.AX      net (fanout=1)        0.802   test/M_state_q_FSM_FFd27-In
    SLICE_X11Y34.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd27_1
                                                       test/M_state_q_FSM_FFd27_1
    -------------------------------------------------  ---------------------------
    Total                                     18.963ns (3.674ns logic, 15.289ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  1.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd43_1 (FF)
  Destination:          test/M_state_q_FSM_FFd10_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.945ns (Levels of Logic = 13)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd43_1 to test/M_state_q_FSM_FFd10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.CQ      Tcko                  0.525   test/M_state_q_FSM_FFd43_2
                                                       test/M_state_q_FSM_FFd43_1
    SLICE_X9Y31.C2       net (fanout=2)        1.141   test/M_state_q_FSM_FFd43_1
    SLICE_X9Y31.C        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_lut<0>1_SW0
    SLICE_X9Y31.D5       net (fanout=4)        0.249   test/N75
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X12Y29.C2      net (fanout=17)       1.231   M_test_out[3]
    SLICE_X12Y29.C       Tilo                  0.255   test/M_state_q_FSM_FFd37
                                                       test/M_state_q_FSM_FFd37-In11
    SLICE_X13Y30.C5      net (fanout=5)        0.399   test/M_state_q_FSM_FFd37-In1
    SLICE_X13Y30.C       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q_FSM_FFd10-In1
    SLICE_X13Y26.CX      net (fanout=3)        1.575   test/M_state_q_FSM_FFd10-In
    SLICE_X13Y26.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd10_2
                                                       test/M_state_q_FSM_FFd10_2
    -------------------------------------------------  ---------------------------
    Total                                     18.945ns (3.958ns logic, 14.987ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_state_q_FSM_FFd14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.957ns (Levels of Logic = 14)
  Clock Path Skew:      0.010ns (0.630 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_state_q_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.525   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X9Y31.C6       net (fanout=11)       1.189   test/M_state_q_FSM_FFd45
    SLICE_X9Y31.C        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_lut<0>1_SW0
    SLICE_X9Y31.D5       net (fanout=4)        0.249   test/N75
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X12Y24.B2      net (fanout=17)       1.038   M_test_out[3]
    SLICE_X12Y24.B       Tilo                  0.254   test/N527
                                                       test/M_state_q_FSM_FFd14-In1_SW0
    SLICE_X12Y24.A5      net (fanout=1)        0.247   test/N519
    SLICE_X12Y24.A       Tilo                  0.254   test/N527
                                                       test/M_state_q_FSM_FFd14-In2
    SLICE_X11Y31.C3      net (fanout=1)        1.631   test/M_state_q_FSM_FFd14-In2
    SLICE_X11Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd14
                                                       test/M_state_q_FSM_FFd14-In3
                                                       test/M_state_q_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                     18.957ns (4.211ns logic, 14.746ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  1.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_1 (FF)
  Destination:          test/M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.892ns (Levels of Logic = 13)
  Clock Path Skew:      -0.053ns (0.689 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_1 to test/M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.B5       net (fanout=3)        0.854   test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.BMUX     Tilo                  0.337   test/alu/adder/N71
                                                       test/Mmux__n0744_rs_cy<4>1121
    SLICE_X9Y31.D3       net (fanout=2)        0.621   test/Mmux__n0744_rs_cy<4>112
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X16Y24.D5      net (fanout=17)       1.190   M_test_out[3]
    SLICE_X16Y24.D       Tilo                  0.254   test/M_state_q_FSM_FFd15-In1
                                                       test/M_state_q_FSM_FFd15-In11
    SLICE_X14Y31.D5      net (fanout=21)       1.188   test/M_state_q_FSM_FFd15-In1
    SLICE_X14Y31.D       Tilo                  0.235   test/M_state_q_FSM_FFd30_1
                                                       test/M_state_q_FSM_FFd30-In1
    SLICE_X14Y31.AX      net (fanout=1)        0.685   test/M_state_q_FSM_FFd30-In
    SLICE_X14Y31.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd30_1
                                                       test/M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     18.892ns (3.962ns logic, 14.930ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd43_1 (FF)
  Destination:          test/M_state_q_FSM_FFd27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.943ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd43_1 to test/M_state_q_FSM_FFd27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.CQ      Tcko                  0.525   test/M_state_q_FSM_FFd43_2
                                                       test/M_state_q_FSM_FFd43_1
    SLICE_X9Y31.C2       net (fanout=2)        1.141   test/M_state_q_FSM_FFd43_1
    SLICE_X9Y31.C        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_lut<0>1_SW0
    SLICE_X9Y31.D5       net (fanout=4)        0.249   test/N75
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X16Y24.D5      net (fanout=17)       1.190   M_test_out[3]
    SLICE_X16Y24.D       Tilo                  0.254   test/M_state_q_FSM_FFd15-In1
                                                       test/M_state_q_FSM_FFd15-In11
    SLICE_X10Y31.C5      net (fanout=21)       1.236   test/M_state_q_FSM_FFd15-In1
    SLICE_X10Y31.C       Tilo                  0.235   M_state_q_FSM_FFd28
                                                       test/M_state_q_FSM_FFd27-In1
    SLICE_X11Y34.AX      net (fanout=1)        0.802   test/M_state_q_FSM_FFd27-In
    SLICE_X11Y34.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd27_1
                                                       test/M_state_q_FSM_FFd27_1
    -------------------------------------------------  ---------------------------
    Total                                     18.943ns (3.933ns logic, 15.010ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_1 (FF)
  Destination:          test/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.878ns (Levels of Logic = 13)
  Clock Path Skew:      -0.058ns (0.684 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_1 to test/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.B5       net (fanout=3)        0.854   test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.BMUX     Tilo                  0.337   test/alu/adder/N71
                                                       test/Mmux__n0744_rs_cy<4>1121
    SLICE_X9Y31.D3       net (fanout=2)        0.621   test/Mmux__n0744_rs_cy<4>112
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X16Y29.C6      net (fanout=17)       1.192   M_test_out[3]
    SLICE_X16Y29.C       Tilo                  0.255   test/M_state_q_FSM_FFd44
                                                       test/M_state_q_FSM_FFd39-In11_2
    SLICE_X20Y22.B2      net (fanout=15)       1.866   test/M_state_q_FSM_FFd39-In111
    SLICE_X20Y22.CLK     Tas                   0.339   test/M_counter_q[3]
                                                       test/M_state_q_M_counter_d<1>1
                                                       test/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                     18.878ns (3.953ns logic, 14.925ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_state_q_FSM_FFd36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.923ns (Levels of Logic = 14)
  Clock Path Skew:      -0.013ns (0.295 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_state_q_FSM_FFd36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.525   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X9Y31.C6       net (fanout=11)       1.189   test/M_state_q_FSM_FFd45
    SLICE_X9Y31.C        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_lut<0>1_SW0
    SLICE_X9Y31.D5       net (fanout=4)        0.249   test/N75
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X15Y27.C2      net (fanout=17)       1.577   M_test_out[3]
    SLICE_X15Y27.C       Tilo                  0.259   test/N207
                                                       test/M_state_q_FSM_FFd39-In11_SW3
    SLICE_X13Y30.B5      net (fanout=6)        0.726   test/N401
    SLICE_X13Y30.B       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q_FSM_FFd36-In2_SW0
    SLICE_X12Y29.B3      net (fanout=1)        0.603   test/N213
    SLICE_X12Y29.CLK     Tas                   0.339   test/M_state_q_FSM_FFd37
                                                       test/M_state_q_FSM_FFd36-In2
                                                       test/M_state_q_FSM_FFd36
    -------------------------------------------------  ---------------------------
    Total                                     18.923ns (4.187ns logic, 14.736ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  1.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_1 (FF)
  Destination:          test/M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.867ns (Levels of Logic = 13)
  Clock Path Skew:      -0.058ns (0.684 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_1 to test/M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.B5       net (fanout=3)        0.854   test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.BMUX     Tilo                  0.337   test/alu/adder/N71
                                                       test/Mmux__n0744_rs_cy<4>1121
    SLICE_X9Y31.D3       net (fanout=2)        0.621   test/Mmux__n0744_rs_cy<4>112
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X16Y29.C6      net (fanout=17)       1.192   M_test_out[3]
    SLICE_X16Y29.C       Tilo                  0.255   test/M_state_q_FSM_FFd44
                                                       test/M_state_q_FSM_FFd39-In11_2
    SLICE_X20Y22.A2      net (fanout=15)       1.855   test/M_state_q_FSM_FFd39-In111
    SLICE_X20Y22.CLK     Tas                   0.339   test/M_counter_q[3]
                                                       test/M_state_q_M_counter_d<0>2
                                                       test/M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.867ns (3.953ns logic, 14.914ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_1 (FF)
  Destination:          test/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.866ns (Levels of Logic = 13)
  Clock Path Skew:      -0.058ns (0.684 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_1 to test/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.B5       net (fanout=3)        0.854   test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.BMUX     Tilo                  0.337   test/alu/adder/N71
                                                       test/Mmux__n0744_rs_cy<4>1121
    SLICE_X9Y31.D3       net (fanout=2)        0.621   test/Mmux__n0744_rs_cy<4>112
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X16Y29.C6      net (fanout=17)       1.192   M_test_out[3]
    SLICE_X16Y29.C       Tilo                  0.255   test/M_state_q_FSM_FFd44
                                                       test/M_state_q_FSM_FFd39-In11_2
    SLICE_X20Y22.C2      net (fanout=15)       1.854   test/M_state_q_FSM_FFd39-In111
    SLICE_X20Y22.CLK     Tas                   0.339   test/M_counter_q[3]
                                                       test/M_state_q_M_counter_d<2>1
                                                       test/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     18.866ns (3.953ns logic, 14.913ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  1.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd43 (FF)
  Destination:          test/M_state_q_FSM_FFd14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.929ns (Levels of Logic = 13)
  Clock Path Skew:      0.008ns (0.630 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd43 to test/M_state_q_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   test/M_state_q_FSM_FFd43_2
                                                       test/M_state_q_FSM_FFd43
    SLICE_X9Y31.D2       net (fanout=23)       1.669   test/M_state_q_FSM_FFd43
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X12Y24.B2      net (fanout=17)       1.038   M_test_out[3]
    SLICE_X12Y24.B       Tilo                  0.254   test/N527
                                                       test/M_state_q_FSM_FFd14-In1_SW0
    SLICE_X12Y24.A5      net (fanout=1)        0.247   test/N519
    SLICE_X12Y24.A       Tilo                  0.254   test/N527
                                                       test/M_state_q_FSM_FFd14-In2
    SLICE_X11Y31.C3      net (fanout=1)        1.631   test/M_state_q_FSM_FFd14-In2
    SLICE_X11Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd14
                                                       test/M_state_q_FSM_FFd14-In3
                                                       test/M_state_q_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                     18.929ns (3.952ns logic, 14.977ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_1 (FF)
  Destination:          test/M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.879ns (Levels of Logic = 13)
  Clock Path Skew:      -0.026ns (0.716 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_1 to test/M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.B5       net (fanout=3)        0.854   test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.BMUX     Tilo                  0.337   test/alu/adder/N71
                                                       test/Mmux__n0744_rs_cy<4>1121
    SLICE_X9Y31.D3       net (fanout=2)        0.621   test/Mmux__n0744_rs_cy<4>112
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X13Y32.B1      net (fanout=17)       1.510   M_test_out[3]
    SLICE_X13Y32.B       Tilo                  0.259   M_state_q__n0623<9>1
                                                       test/M_alu_out[7]_GND_3_o_equal_305_o<7>1_SW6
    SLICE_X10Y30.B3      net (fanout=1)        1.088   test/N379
    SLICE_X10Y30.B       Tilo                  0.235   test/M_state_q_FSM_FFd40_1
                                                       test/M_state_q_FSM_FFd31-In1
    SLICE_X11Y29.BX      net (fanout=1)        0.447   test/M_state_q_FSM_FFd31-In
    SLICE_X11Y29.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd31
                                                       test/M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     18.879ns (3.967ns logic, 14.912ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  1.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd43 (FF)
  Destination:          test/M_state_q_FSM_FFd36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.895ns (Levels of Logic = 13)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd43 to test/M_state_q_FSM_FFd36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   test/M_state_q_FSM_FFd43_2
                                                       test/M_state_q_FSM_FFd43
    SLICE_X9Y31.D2       net (fanout=23)       1.669   test/M_state_q_FSM_FFd43
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X15Y27.C2      net (fanout=17)       1.577   M_test_out[3]
    SLICE_X15Y27.C       Tilo                  0.259   test/N207
                                                       test/M_state_q_FSM_FFd39-In11_SW3
    SLICE_X13Y30.B5      net (fanout=6)        0.726   test/N401
    SLICE_X13Y30.B       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q_FSM_FFd36-In2_SW0
    SLICE_X12Y29.B3      net (fanout=1)        0.603   test/N213
    SLICE_X12Y29.CLK     Tas                   0.339   test/M_state_q_FSM_FFd37
                                                       test/M_state_q_FSM_FFd36-In2
                                                       test/M_state_q_FSM_FFd36
    -------------------------------------------------  ---------------------------
    Total                                     18.895ns (3.928ns logic, 14.967ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd43_1 (FF)
  Destination:          test/M_state_q_FSM_FFd14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.909ns (Levels of Logic = 14)
  Clock Path Skew:      0.008ns (0.630 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd43_1 to test/M_state_q_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.CQ      Tcko                  0.525   test/M_state_q_FSM_FFd43_2
                                                       test/M_state_q_FSM_FFd43_1
    SLICE_X9Y31.C2       net (fanout=2)        1.141   test/M_state_q_FSM_FFd43_1
    SLICE_X9Y31.C        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_lut<0>1_SW0
    SLICE_X9Y31.D5       net (fanout=4)        0.249   test/N75
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X12Y24.B2      net (fanout=17)       1.038   M_test_out[3]
    SLICE_X12Y24.B       Tilo                  0.254   test/N527
                                                       test/M_state_q_FSM_FFd14-In1_SW0
    SLICE_X12Y24.A5      net (fanout=1)        0.247   test/N519
    SLICE_X12Y24.A       Tilo                  0.254   test/N527
                                                       test/M_state_q_FSM_FFd14-In2
    SLICE_X11Y31.C3      net (fanout=1)        1.631   test/M_state_q_FSM_FFd14-In2
    SLICE_X11Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd14
                                                       test/M_state_q_FSM_FFd14-In3
                                                       test/M_state_q_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                     18.909ns (4.211ns logic, 14.698ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd43_1 (FF)
  Destination:          test/M_state_q_FSM_FFd36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.875ns (Levels of Logic = 14)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd43_1 to test/M_state_q_FSM_FFd36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.CQ      Tcko                  0.525   test/M_state_q_FSM_FFd43_2
                                                       test/M_state_q_FSM_FFd43_1
    SLICE_X9Y31.C2       net (fanout=2)        1.141   test/M_state_q_FSM_FFd43_1
    SLICE_X9Y31.C        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_lut<0>1_SW0
    SLICE_X9Y31.D5       net (fanout=4)        0.249   test/N75
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X15Y27.C2      net (fanout=17)       1.577   M_test_out[3]
    SLICE_X15Y27.C       Tilo                  0.259   test/N207
                                                       test/M_state_q_FSM_FFd39-In11_SW3
    SLICE_X13Y30.B5      net (fanout=6)        0.726   test/N401
    SLICE_X13Y30.B       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q_FSM_FFd36-In2_SW0
    SLICE_X12Y29.B3      net (fanout=1)        0.603   test/N213
    SLICE_X12Y29.CLK     Tas                   0.339   test/M_state_q_FSM_FFd37
                                                       test/M_state_q_FSM_FFd36-In2
                                                       test/M_state_q_FSM_FFd36
    -------------------------------------------------  ---------------------------
    Total                                     18.875ns (4.187ns logic, 14.688ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  1.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_1 (FF)
  Destination:          test/M_state_q_FSM_FFd29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.812ns (Levels of Logic = 14)
  Clock Path Skew:      -0.054ns (0.688 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_1 to test/M_state_q_FSM_FFd29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.B5       net (fanout=3)        0.854   test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.BMUX     Tilo                  0.337   test/alu/adder/N71
                                                       test/Mmux__n0744_rs_cy<4>1121
    SLICE_X9Y31.D3       net (fanout=2)        0.621   test/Mmux__n0744_rs_cy<4>112
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X15Y27.C2      net (fanout=17)       1.577   M_test_out[3]
    SLICE_X15Y27.C       Tilo                  0.259   test/N207
                                                       test/M_state_q_FSM_FFd39-In11_SW3
    SLICE_X13Y29.C6      net (fanout=6)        0.576   test/N401
    SLICE_X13Y29.C       Tilo                  0.259   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_FSM_FFd29-In1_SW2
    SLICE_X13Y29.A2      net (fanout=1)        0.542   test/N204
    SLICE_X13Y29.CLK     Tas                   0.373   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_FSM_FFd29-In1
                                                       test/M_state_q_FSM_FFd29
    -------------------------------------------------  ---------------------------
    Total                                     18.812ns (4.250ns logic, 14.562ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  1.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.846ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.293 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.525   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X9Y31.C6       net (fanout=11)       1.189   test/M_state_q_FSM_FFd45
    SLICE_X9Y31.C        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_lut<0>1_SW0
    SLICE_X9Y31.D5       net (fanout=4)        0.249   test/N75
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X16Y29.A3      net (fanout=17)       1.420   M_test_out[3]
    SLICE_X16Y29.A       Tilo                  0.254   test/M_state_q_FSM_FFd44
                                                       test/M_state_q_FSM_FFd39-In11
    SLICE_X21Y21.C1      net (fanout=16)       1.639   test/M_state_q_FSM_FFd39-In1
    SLICE_X21Y21.CLK     Tas                   0.373   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<10>1
                                                       test/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.846ns (3.957ns logic, 14.889ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  1.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd15_1 (FF)
  Destination:          test/M_state_q_FSM_FFd10_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.815ns (Levels of Logic = 13)
  Clock Path Skew:      -0.035ns (0.681 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd15_1 to test/M_state_q_FSM_FFd10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.CQ      Tcko                  0.525   M_state_q_FSM_FFd15
                                                       test/M_state_q_FSM_FFd15_1
    SLICE_X9Y31.C3       net (fanout=3)        1.011   test/M_state_q_FSM_FFd15_1
    SLICE_X9Y31.C        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_lut<0>1_SW0
    SLICE_X9Y31.D5       net (fanout=4)        0.249   test/N75
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X12Y29.C2      net (fanout=17)       1.231   M_test_out[3]
    SLICE_X12Y29.C       Tilo                  0.255   test/M_state_q_FSM_FFd37
                                                       test/M_state_q_FSM_FFd37-In11
    SLICE_X13Y30.C5      net (fanout=5)        0.399   test/M_state_q_FSM_FFd37-In1
    SLICE_X13Y30.C       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q_FSM_FFd10-In1
    SLICE_X13Y26.CX      net (fanout=3)        1.575   test/M_state_q_FSM_FFd10-In
    SLICE_X13Y26.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd10_2
                                                       test/M_state_q_FSM_FFd10_2
    -------------------------------------------------  ---------------------------
    Total                                     18.815ns (3.958ns logic, 14.857ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd44 (FF)
  Destination:          test/M_state_q_FSM_FFd10_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.826ns (Levels of Logic = 13)
  Clock Path Skew:      -0.023ns (0.288 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd44 to test/M_state_q_FSM_FFd10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.CQ      Tcko                  0.525   test/M_state_q_FSM_FFd44
                                                       test/M_state_q_FSM_FFd44
    SLICE_X9Y33.A1       net (fanout=20)       1.500   test/M_state_q_FSM_FFd44
    SLICE_X9Y33.A        Tilo                  0.259   test/Mmux_M_alu_op1713
                                                       test/Mmux__n0744_rs_cy<4>1111
    SLICE_X9Y33.B4       net (fanout=5)        0.578   test/Mmux__n0744_rs_cy<4>111
    SLICE_X9Y33.B        Tilo                  0.259   test/Mmux_M_alu_op1713
                                                       test/Mmux_M_alu_op17111
    SLICE_X6Y31.A5       net (fanout=6)        0.754   test/Mmux_M_alu_op1711
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X12Y29.C2      net (fanout=17)       1.231   M_test_out[3]
    SLICE_X12Y29.C       Tilo                  0.255   test/M_state_q_FSM_FFd37
                                                       test/M_state_q_FSM_FFd37-In11
    SLICE_X13Y30.C5      net (fanout=5)        0.399   test/M_state_q_FSM_FFd37-In1
    SLICE_X13Y30.C       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q_FSM_FFd10-In1
    SLICE_X13Y26.CX      net (fanout=3)        1.575   test/M_state_q_FSM_FFd10-In
    SLICE_X13Y26.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd10_2
                                                       test/M_state_q_FSM_FFd10_2
    -------------------------------------------------  ---------------------------
    Total                                     18.826ns (3.958ns logic, 14.868ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  1.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_1 (FF)
  Destination:          test/M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.819ns (Levels of Logic = 13)
  Clock Path Skew:      -0.024ns (0.718 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_1 to test/M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.B5       net (fanout=3)        0.854   test/M_state_q_FSM_FFd48_1
    SLICE_X9Y32.BMUX     Tilo                  0.337   test/alu/adder/N71
                                                       test/Mmux__n0744_rs_cy<4>1121
    SLICE_X9Y31.D3       net (fanout=2)        0.621   test/Mmux__n0744_rs_cy<4>112
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X16Y24.D5      net (fanout=17)       1.190   M_test_out[3]
    SLICE_X16Y24.D       Tilo                  0.254   test/M_state_q_FSM_FFd15-In1
                                                       test/M_state_q_FSM_FFd15-In11
    SLICE_X11Y30.A6      net (fanout=21)       1.112   test/M_state_q_FSM_FFd15-In1
    SLICE_X11Y30.A       Tilo                  0.259   test/M_state_q_FSM_FFd17_2
                                                       test/M_state_q_FSM_FFd17-In1
    SLICE_X10Y31.BX      net (fanout=3)        0.664   test/M_state_q_FSM_FFd17-In
    SLICE_X10Y31.CLK     Tdick                 0.114   M_state_q_FSM_FFd28
                                                       test/M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     18.819ns (3.986ns logic, 14.833ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd43_2 (FF)
  Destination:          test/M_state_q_FSM_FFd27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.839ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd43_2 to test/M_state_q_FSM_FFd27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.525   test/M_state_q_FSM_FFd43_2
                                                       test/M_state_q_FSM_FFd43_2
    SLICE_X11Y33.B4      net (fanout=1)        1.359   test/M_state_q_FSM_FFd43_2
    SLICE_X11Y33.B       Tilo                  0.259   test/M_alu_op1[0]
                                                       test/M_state_q_M_counter_d<0>111_SW0
    SLICE_X12Y33.D6      net (fanout=3)        0.575   test/N12
    SLICE_X12Y33.D       Tilo                  0.254   M_state_q_FSM_FFd15
                                                       test/M_state_q_Mmux__n0744_rs_A<8>1
    SLICE_X9Y33.D3       net (fanout=3)        1.258   test/Mmux__n0744_rs_A[8]
    SLICE_X9Y33.D        Tilo                  0.259   test/Mmux_M_alu_op1713
                                                       test/Mmux_M_alu_op1713
    SLICE_X7Y29.B5       net (fanout=5)        1.005   test/Mmux_M_alu_op1713
    SLICE_X7Y29.B        Tilo                  0.259   test/Mmux_M_alu_op1714
                                                       test/Mmux_M_alu_op1714_1
    SLICE_X7Y27.A5       net (fanout=12)       0.499   test/Mmux_M_alu_op1714
    SLICE_X7Y27.A        Tilo                  0.259   test/alu/Mmux_out83
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_411
    SLICE_X8Y24.DX       net (fanout=1)        1.023   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
    SLICE_X8Y24.COUT     Tdxcy                 0.109   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
    SLICE_X8Y25.BMUX     Tcinb                 0.310   test/alu/Madd__n0319_lut[3]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_xor<7>
    SLICE_X7Y25.C1       net (fanout=22)       0.889   test/alu/PWR_5_o_PWR_5_o_MuLt_21_OUT[6]
    SLICE_X7Y25.C        Tilo                  0.259   test/alu/adder/N296
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW2
    SLICE_X7Y25.A2       net (fanout=1)        0.542   test/alu/adder/N297
    SLICE_X7Y25.A        Tilo                  0.259   test/alu/adder/N296
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X14Y35.A1      net (fanout=4)        2.571   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X14Y35.A       Tilo                  0.235   test/alu/N330
                                                       test/alu/Mmux_out611
    SLICE_X14Y36.D2      net (fanout=4)        0.751   test/alu/Mmux_out616
    SLICE_X14Y36.CMUX    Topdc                 0.402   test/alu/N248
                                                       test/alu/Mmux_out615_SW1_F
                                                       test/alu/Mmux_out615_SW1
    SLICE_X14Y30.A2      net (fanout=1)        0.993   test/alu/N504
    SLICE_X14Y30.A       Tilo                  0.235   M_state_q_FSM_FFd38
                                                       test/alu/Mmux_out619
    SLICE_X16Y24.D3      net (fanout=18)       1.106   M_test_out[4]
    SLICE_X16Y24.D       Tilo                  0.254   test/M_state_q_FSM_FFd15-In1
                                                       test/M_state_q_FSM_FFd15-In11
    SLICE_X10Y31.C5      net (fanout=21)       1.236   test/M_state_q_FSM_FFd15-In1
    SLICE_X10Y31.C       Tilo                  0.235   M_state_q_FSM_FFd28
                                                       test/M_state_q_FSM_FFd27-In1
    SLICE_X11Y34.AX      net (fanout=1)        0.802   test/M_state_q_FSM_FFd27-In
    SLICE_X11Y34.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd27_1
                                                       test/M_state_q_FSM_FFd27_1
    -------------------------------------------------  ---------------------------
    Total                                     18.839ns (4.227ns logic, 14.612ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  1.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd45 (FF)
  Destination:          test/M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.826ns (Levels of Logic = 13)
  Clock Path Skew:      -0.012ns (0.296 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd45 to test/M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.525   test/M_state_q_FSM_FFd45
                                                       test/M_state_q_FSM_FFd45
    SLICE_X9Y31.C6       net (fanout=11)       1.189   test/M_state_q_FSM_FFd45
    SLICE_X9Y31.C        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_lut<0>1_SW0
    SLICE_X9Y31.D5       net (fanout=4)        0.249   test/N75
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X16Y24.D5      net (fanout=17)       1.190   M_test_out[3]
    SLICE_X16Y24.D       Tilo                  0.254   test/M_state_q_FSM_FFd15-In1
                                                       test/M_state_q_FSM_FFd15-In11
    SLICE_X14Y31.D5      net (fanout=21)       1.188   test/M_state_q_FSM_FFd15-In1
    SLICE_X14Y31.D       Tilo                  0.235   test/M_state_q_FSM_FFd30_1
                                                       test/M_state_q_FSM_FFd30-In1
    SLICE_X14Y31.AX      net (fanout=1)        0.685   test/M_state_q_FSM_FFd30-In
    SLICE_X14Y31.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd30_1
                                                       test/M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     18.826ns (3.933ns logic, 14.893ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  1.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd43 (FF)
  Destination:          test/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.818ns (Levels of Logic = 12)
  Clock Path Skew:      -0.017ns (0.293 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd43 to test/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   test/M_state_q_FSM_FFd43_2
                                                       test/M_state_q_FSM_FFd43
    SLICE_X9Y31.D2       net (fanout=23)       1.669   test/M_state_q_FSM_FFd43
    SLICE_X9Y31.D        Tilo                  0.259   test/N246
                                                       test/Mmux__n0744_rs_cy<4>11_SW0
    SLICE_X6Y31.A2       net (fanout=1)        1.561   test/N246
    SLICE_X6Y31.A        Tilo                  0.235   test/M_alu_op1[6]
                                                       test/Mmux__n0744_rs_cy<4>11
    SLICE_X8Y29.A6       net (fanout=6)        0.679   test/Mmux__n0744_rs_cy[4]
    SLICE_X8Y29.A        Tilo                  0.254   test/alu/Msub_op2[7]_op1[7]_sub_13_OUT_lut[3]
                                                       test/Mmux_M_alu_op1311_1
    SLICE_X11Y21.C1      net (fanout=2)        1.350   test/Mmux_M_alu_op1311
    SLICE_X11Y21.C       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451_SW0
    SLICE_X11Y21.A3      net (fanout=2)        1.482   test/alu/adder/N306
    SLICE_X11Y21.A       Tilo                  0.259   test/alu/adder/N306
                                                       test/alu/adder/Mmux_n019451
    SLICE_X11Y18.D1      net (fanout=15)       0.977   test/alu/Madd_op2[7]_GND_5_o_add_16_OUT_lut[1]
    SLICE_X11Y18.D       Tilo                  0.259   test/alu/Mmux__n051812
                                                       test/alu/adder/Mmux__n0518121
    SLICE_X12Y16.A3      net (fanout=3)        1.066   test/alu/Mmux__n051812
    SLICE_X12Y16.A       Tilo                  0.254   test/alu/Mmux_out318
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X12Y23.D1      net (fanout=12)       1.801   test/alu/Madd_n0237_lut[2]
    SLICE_X12Y23.D       Tilo                  0.254   test/alu/N317
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW3
    SLICE_X12Y23.A3      net (fanout=1)        0.358   test/alu/N317
    SLICE_X12Y23.A       Tilo                  0.254   test/alu/N317
                                                       test/alu/Mmux_out517
    SLICE_X11Y25.A3      net (fanout=3)        1.118   test/alu/Mmux_out518
    SLICE_X11Y25.A       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out518
    SLICE_X16Y29.A3      net (fanout=17)       1.420   M_test_out[3]
    SLICE_X16Y29.A       Tilo                  0.254   test/M_state_q_FSM_FFd44
                                                       test/M_state_q_FSM_FFd39-In11
    SLICE_X21Y21.C1      net (fanout=16)       1.639   test/M_state_q_FSM_FFd39-In1
    SLICE_X21Y21.CLK     Tas                   0.373   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<10>1
                                                       test/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.818ns (3.698ns logic, 15.120ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd43_2/CLK
  Logical resource: test/M_state_q_FSM_FFd43/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd43_2/CLK
  Logical resource: test/M_state_q_FSM_FFd43_1/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd43_2/CLK
  Logical resource: test/M_state_q_FSM_FFd43_2/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd37/CLK
  Logical resource: test/M_state_q_FSM_FFd36/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd37/CLK
  Logical resource: test/M_state_q_FSM_FFd37/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd42/CLK
  Logical resource: test/M_state_q_FSM_FFd39/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd42/CLK
  Logical resource: test/M_state_q_FSM_FFd40/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd42/CLK
  Logical resource: test/M_state_q_FSM_FFd42/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd15/CLK
  Logical resource: test/M_state_q_FSM_FFd15_1/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd15/CLK
  Logical resource: test/M_state_q_FSM_FFd15/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd45/CLK
  Logical resource: test/M_state_q_FSM_FFd41/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd45/CLK
  Logical resource: test/M_state_q_FSM_FFd45/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd44/CLK
  Logical resource: test/M_state_q_FSM_FFd44_1/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd44/CLK
  Logical resource: test/M_state_q_FSM_FFd44/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[3]/CLK
  Logical resource: test/M_counter_q_0/CK
  Location pin: SLICE_X20Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[3]/CLK
  Logical resource: test/M_counter_q_1/CK
  Location pin: SLICE_X20Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[3]/CLK
  Logical resource: test/M_counter_q_2/CK
  Location pin: SLICE_X20Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[3]/CLK
  Logical resource: test/M_counter_q_3/CK
  Location pin: SLICE_X20Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[7]/CLK
  Logical resource: test/M_counter_q_4/CK
  Location pin: SLICE_X20Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[7]/CLK
  Logical resource: test/M_counter_q_5/CK
  Location pin: SLICE_X20Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[7]/CLK
  Logical resource: test/M_counter_q_6/CK
  Location pin: SLICE_X20Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[7]/CLK
  Logical resource: test/M_counter_q_7/CK
  Location pin: SLICE_X20Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: test/M_state_q_FSM_FFd48_3/SR
  Logical resource: test/M_state_q_FSM_FFd47/SR
  Location pin: SLICE_X10Y35.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X14Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X14Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X14Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X14Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X14Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X14Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.155|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 71669739 paths, 0 nets, and 3378 connections

Design statistics:
   Minimum period:  19.155ns{1}   (Maximum frequency:  52.206MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 19 23:14:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



