{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534320252703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534320252710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 15 16:04:12 2018 " "Processing started: Wed Aug 15 16:04:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534320252710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534320252710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WIFI_ESP8266 -c WIFI_ESP8266 " "Command: quartus_map --read_settings_files=on --write_settings_files=off WIFI_ESP8266 -c WIFI_ESP8266" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534320252710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1534320253451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1534320253451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wifi_esp8266.v 1 1 " "Found 1 design units, including 1 entities, in source file wifi_esp8266.v" { { "Info" "ISGN_ENTITY_NAME" "1 WIFI_ESP8266 " "Found entity 1: WIFI_ESP8266" {  } { { "WIFI_ESP8266.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB13_WIFI_ESP8266/WIFI_ESP8266.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534320262431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534320262431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_bus/baud.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_bus/baud.v" { { "Info" "ISGN_ENTITY_NAME" "1 Baud " "Found entity 1: Baud" {  } { { "Uart_Bus/Baud.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB13_WIFI_ESP8266/Uart_Bus/Baud.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534320262433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534320262433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_bus/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_bus/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Tx " "Found entity 1: Uart_Tx" {  } { { "Uart_Bus/Uart_Tx.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB13_WIFI_ESP8266/Uart_Bus/Uart_Tx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534320262434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534320262434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_bus/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_bus/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Rx " "Found entity 1: Uart_Rx" {  } { { "Uart_Bus/Uart_Rx.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB13_WIFI_ESP8266/Uart_Bus/Uart_Rx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534320262436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534320262436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_scan " "Found entity 1: Segment_scan" {  } { { "Segment_scan.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB13_WIFI_ESP8266/Segment_scan.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534320262438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534320262438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WIFI_ESP8266 " "Elaborating entity \"WIFI_ESP8266\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1534320262475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud Baud:Baud_tx " "Elaborating entity \"Baud\" for hierarchy \"Baud:Baud_tx\"" {  } { { "WIFI_ESP8266.v" "Baud_tx" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB13_WIFI_ESP8266/WIFI_ESP8266.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534320262563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Tx Uart_Tx:Uart_Tx_uut " "Elaborating entity \"Uart_Tx\" for hierarchy \"Uart_Tx:Uart_Tx_uut\"" {  } { { "WIFI_ESP8266.v" "Uart_Tx_uut" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB13_WIFI_ESP8266/WIFI_ESP8266.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534320262564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Rx Uart_Rx:Uart_Rx_uut " "Elaborating entity \"Uart_Rx\" for hierarchy \"Uart_Rx:Uart_Rx_uut\"" {  } { { "WIFI_ESP8266.v" "Uart_Rx_uut" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB13_WIFI_ESP8266/WIFI_ESP8266.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534320262565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_scan Segment_scan:Segment_scan_uut " "Elaborating entity \"Segment_scan\" for hierarchy \"Segment_scan:Segment_scan_uut\"" {  } { { "WIFI_ESP8266.v" "Segment_scan_uut" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB13_WIFI_ESP8266/WIFI_ESP8266.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534320262567 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Uart_Bus/Uart_Tx.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB13_WIFI_ESP8266/Uart_Bus/Uart_Tx.v" 29 -1 0 } } { "WIFI_ESP8266.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB13_WIFI_ESP8266/WIFI_ESP8266.v" 218 -1 0 } } { "WIFI_ESP8266.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB13_WIFI_ESP8266/WIFI_ESP8266.v" 172 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1534320263317 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1534320263317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1534320263548 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534320264504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1534320264670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534320264670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "574 " "Implemented 574 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1534320264758 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1534320264758 ""} { "Info" "ICUT_CUT_TM_LCELLS" "566 " "Implemented 566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1534320264758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1534320264758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534320264799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 15 16:04:24 2018 " "Processing ended: Wed Aug 15 16:04:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534320264799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534320264799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534320264799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534320264799 ""}
