
centos-preinstalled/grotty:     file format elf32-littlearm


Disassembly of section .init:

00008e7c <.init>:
    8e7c:	push	{r3, lr}
    8e80:	bl	95ac <fputs@plt+0x494>
    8e84:	pop	{r3, pc}

Disassembly of section .plt:

00008e88 <abort@plt-0x14>:
    8e88:	push	{lr}		; (str lr, [sp, #-4]!)
    8e8c:	ldr	lr, [pc, #4]	; 8e98 <abort@plt-0x4>
    8e90:	add	lr, pc, lr
    8e94:	ldr	pc, [lr, #8]!
    8e98:	andeq	r9, r1, r8, ror #2

00008e9c <abort@plt>:
    8e9c:	add	ip, pc, #0, 12
    8ea0:	add	ip, ip, #102400	; 0x19000
    8ea4:	ldr	pc, [ip, #360]!	; 0x168

00008ea8 <__libc_start_main@plt>:
    8ea8:	add	ip, pc, #0, 12
    8eac:	add	ip, ip, #102400	; 0x19000
    8eb0:	ldr	pc, [ip, #352]!	; 0x160

00008eb4 <setbuf@plt>:
    8eb4:	add	ip, pc, #0, 12
    8eb8:	add	ip, ip, #102400	; 0x19000
    8ebc:	ldr	pc, [ip, #344]!	; 0x158

00008ec0 <__gmon_start__@plt>:
    8ec0:	add	ip, pc, #0, 12
    8ec4:	add	ip, ip, #102400	; 0x19000
    8ec8:	ldr	pc, [ip, #336]!	; 0x150

00008ecc <strncpy@plt>:
    8ecc:	add	ip, pc, #0, 12
    8ed0:	add	ip, ip, #102400	; 0x19000
    8ed4:	ldr	pc, [ip, #328]!	; 0x148

00008ed8 <fclose@plt>:
    8ed8:	add	ip, pc, #0, 12
    8edc:	add	ip, ip, #102400	; 0x19000
    8ee0:	ldr	pc, [ip, #320]!	; 0x140

00008ee4 <fgets@plt>:
    8ee4:	add	ip, pc, #0, 12
    8ee8:	add	ip, ip, #102400	; 0x19000
    8eec:	ldr	pc, [ip, #312]!	; 0x138

00008ef0 <getenv@plt>:
    8ef0:	add	ip, pc, #0, 12
    8ef4:	add	ip, ip, #102400	; 0x19000
    8ef8:	ldr	pc, [ip, #304]!	; 0x130

00008efc <__printf_chk@plt>:
    8efc:	add	ip, pc, #0, 12
    8f00:	add	ip, ip, #102400	; 0x19000
    8f04:	ldr	pc, [ip, #296]!	; 0x128

00008f08 <_IO_getc@plt>:
    8f08:	add	ip, pc, #0, 12
    8f0c:	add	ip, ip, #102400	; 0x19000
    8f10:	ldr	pc, [ip, #288]!	; 0x120

00008f14 <strchr@plt>:
    8f14:	add	ip, pc, #0, 12
    8f18:	add	ip, ip, #102400	; 0x19000
    8f1c:	ldr	pc, [ip, #280]!	; 0x118

00008f20 <strcasecmp@plt>:
    8f20:	add	ip, pc, #0, 12
    8f24:	add	ip, ip, #102400	; 0x19000
    8f28:	ldr	pc, [ip, #272]!	; 0x110

00008f2c <stpcpy@plt>:
    8f2c:	add	ip, pc, #0, 12
    8f30:	add	ip, ip, #102400	; 0x19000
    8f34:	ldr	pc, [ip, #264]!	; 0x108

00008f38 <fopen@plt>:
    8f38:	add	ip, pc, #0, 12
    8f3c:	add	ip, ip, #102400	; 0x19000
    8f40:	ldr	pc, [ip, #256]!	; 0x100

00008f44 <__cxa_end_cleanup@plt>:
    8f44:	add	ip, pc, #0, 12
    8f48:	add	ip, ip, #102400	; 0x19000
    8f4c:	ldr	pc, [ip, #248]!	; 0xf8

00008f50 <ungetc@plt>:
    8f50:	add	ip, pc, #0, 12
    8f54:	add	ip, ip, #102400	; 0x19000
    8f58:	ldr	pc, [ip, #240]!	; 0xf0

00008f5c <_exit@plt>:
    8f5c:	add	ip, pc, #0, 12
    8f60:	add	ip, ip, #102400	; 0x19000
    8f64:	ldr	pc, [ip, #232]!	; 0xe8

00008f68 <free@plt>:
    8f68:	add	ip, pc, #0, 12
    8f6c:	add	ip, ip, #102400	; 0x19000
    8f70:	ldr	pc, [ip, #224]!	; 0xe0

00008f74 <write@plt>:
    8f74:	add	ip, pc, #0, 12
    8f78:	add	ip, ip, #102400	; 0x19000
    8f7c:	ldr	pc, [ip, #216]!	; 0xd8

00008f80 <fflush@plt>:
    8f80:	add	ip, pc, #0, 12
    8f84:	add	ip, ip, #102400	; 0x19000
    8f88:	ldr	pc, [ip, #208]!	; 0xd0

00008f8c <strlen@plt>:
    8f8c:	add	ip, pc, #0, 12
    8f90:	add	ip, ip, #102400	; 0x19000
    8f94:	ldr	pc, [ip, #200]!	; 0xc8

00008f98 <sscanf@plt>:
    8f98:	add	ip, pc, #0, 12
    8f9c:	add	ip, ip, #102400	; 0x19000
    8fa0:	ldr	pc, [ip, #192]!	; 0xc0

00008fa4 <memcpy@plt>:
    8fa4:	add	ip, pc, #0, 12
    8fa8:	add	ip, ip, #102400	; 0x19000
    8fac:	ldr	pc, [ip, #184]!	; 0xb8

00008fb0 <setlocale@plt>:
    8fb0:	add	ip, pc, #0, 12
    8fb4:	add	ip, ip, #102400	; 0x19000
    8fb8:	ldr	pc, [ip, #176]!	; 0xb0

00008fbc <strtol@plt>:
    8fbc:	add	ip, pc, #0, 12
    8fc0:	add	ip, ip, #102400	; 0x19000
    8fc4:	ldr	pc, [ip, #168]!	; 0xa8

00008fc8 <strcpy@plt>:
    8fc8:	add	ip, pc, #0, 12
    8fcc:	add	ip, ip, #102400	; 0x19000
    8fd0:	ldr	pc, [ip, #160]!	; 0xa0

00008fd4 <__aeabi_uidiv@plt>:
    8fd4:	add	ip, pc, #0, 12
    8fd8:	add	ip, ip, #102400	; 0x19000
    8fdc:	ldr	pc, [ip, #152]!	; 0x98

00008fe0 <__cxa_pure_virtual@plt>:
    8fe0:	add	ip, pc, #0, 12
    8fe4:	add	ip, ip, #102400	; 0x19000
    8fe8:	ldr	pc, [ip, #144]!	; 0x90

00008fec <fwrite@plt>:
    8fec:	add	ip, pc, #0, 12
    8ff0:	add	ip, ip, #102400	; 0x19000
    8ff4:	ldr	pc, [ip, #136]!	; 0x88

00008ff8 <_Znaj@plt>:
    8ff8:	add	ip, pc, #0, 12
    8ffc:	add	ip, ip, #102400	; 0x19000
    9000:	ldr	pc, [ip, #128]!	; 0x80

00009004 <__aeabi_uidivmod@plt>:
    9004:	add	ip, pc, #0, 12
    9008:	add	ip, ip, #102400	; 0x19000
    900c:	ldr	pc, [ip, #120]!	; 0x78

00009010 <__ctype_b_loc@plt>:
    9010:	add	ip, pc, #0, 12
    9014:	add	ip, ip, #102400	; 0x19000
    9018:	ldr	pc, [ip, #112]!	; 0x70

0000901c <malloc@plt>:
    901c:	add	ip, pc, #0, 12
    9020:	add	ip, ip, #102400	; 0x19000
    9024:	ldr	pc, [ip, #104]!	; 0x68

00009028 <__stack_chk_fail@plt>:
    9028:	add	ip, pc, #0, 12
    902c:	add	ip, ip, #102400	; 0x19000
    9030:	ldr	pc, [ip, #96]!	; 0x60

00009034 <__fprintf_chk@plt>:
    9034:	add	ip, pc, #0, 12
    9038:	add	ip, ip, #102400	; 0x19000
    903c:	ldr	pc, [ip, #88]!	; 0x58

00009040 <fputc@plt>:
    9040:	add	ip, pc, #0, 12
    9044:	add	ip, ip, #102400	; 0x19000
    9048:	ldr	pc, [ip, #80]!	; 0x50

0000904c <strtok@plt>:
    904c:	add	ip, pc, #0, 12
    9050:	add	ip, ip, #102400	; 0x19000
    9054:	ldr	pc, [ip, #72]!	; 0x48

00009058 <strcat@plt>:
    9058:	add	ip, pc, #0, 12
    905c:	add	ip, ip, #102400	; 0x19000
    9060:	ldr	pc, [ip, #64]!	; 0x40

00009064 <_ZdaPv@plt>:
    9064:	add	ip, pc, #0, 12
    9068:	add	ip, ip, #102400	; 0x19000
    906c:	ldr	pc, [ip, #56]!	; 0x38

00009070 <__aeabi_atexit@plt>:
    9070:	add	ip, pc, #0, 12
    9074:	add	ip, ip, #102400	; 0x19000
    9078:	ldr	pc, [ip, #48]!	; 0x30

0000907c <__aeabi_idiv@plt>:
    907c:	add	ip, pc, #0, 12
    9080:	add	ip, ip, #102400	; 0x19000
    9084:	ldr	pc, [ip, #40]!	; 0x28

00009088 <__aeabi_idivmod@plt>:
    9088:	add	ip, pc, #0, 12
    908c:	add	ip, ip, #102400	; 0x19000
    9090:	ldr	pc, [ip, #32]!

00009094 <tan@plt>:
    9094:	add	ip, pc, #0, 12
    9098:	add	ip, ip, #102400	; 0x19000
    909c:	ldr	pc, [ip, #24]!

000090a0 <__sprintf_chk@plt>:
    90a0:	add	ip, pc, #0, 12
    90a4:	add	ip, ip, #102400	; 0x19000
    90a8:	ldr	pc, [ip, #16]!

000090ac <wcwidth@plt>:
    90ac:	add	ip, pc, #0, 12
    90b0:	add	ip, ip, #102400	; 0x19000
    90b4:	ldr	pc, [ip, #8]!

000090b8 <strncmp@plt>:
    90b8:	add	ip, pc, #0, 12
    90bc:	add	ip, ip, #102400	; 0x19000
    90c0:	ldr	pc, [ip, #0]!

000090c4 <__gxx_personality_v0@plt>:
    90c4:	add	ip, pc, #0, 12
    90c8:	add	ip, ip, #24, 20	; 0x18000
    90cc:	ldr	pc, [ip, #4088]!	; 0xff8

000090d0 <ferror@plt>:
    90d0:	add	ip, pc, #0, 12
    90d4:	add	ip, ip, #24, 20	; 0x18000
    90d8:	ldr	pc, [ip, #4080]!	; 0xff0

000090dc <__strcpy_chk@plt>:
    90dc:	add	ip, pc, #0, 12
    90e0:	add	ip, ip, #24, 20	; 0x18000
    90e4:	ldr	pc, [ip, #4072]!	; 0xfe8

000090e8 <_IO_putc@plt>:
    90e8:	add	ip, pc, #0, 12
    90ec:	add	ip, ip, #24, 20	; 0x18000
    90f0:	ldr	pc, [ip, #4064]!	; 0xfe0

000090f4 <strcmp@plt>:
    90f4:	add	ip, pc, #0, 12
    90f8:	add	ip, ip, #24, 20	; 0x18000
    90fc:	ldr	pc, [ip, #4056]!	; 0xfd8

00009100 <exit@plt>:
    9100:	add	ip, pc, #0, 12
    9104:	add	ip, ip, #24, 20	; 0x18000
    9108:	ldr	pc, [ip, #4048]!	; 0xfd0

0000910c <__errno_location@plt>:
    910c:	add	ip, pc, #0, 12
    9110:	add	ip, ip, #24, 20	; 0x18000
    9114:	ldr	pc, [ip, #4040]!	; 0xfc8

00009118 <fputs@plt>:
    9118:	add	ip, pc, #0, 12
    911c:	add	ip, ip, #24, 20	; 0x18000
    9120:	ldr	pc, [ip, #4032]!	; 0xfc0

Disassembly of section .text:

00009128 <_Znwj@@Base-0xbc78>:
    9128:	push	{r4, lr}
    912c:	mov	r4, r0
    9130:	bl	8f8c <strlen@plt>
    9134:	mov	r1, r4
    9138:	pop	{r4, lr}
    913c:	mov	r2, r0
    9140:	mov	r0, #2
    9144:	b	8f74 <write@plt>
    9148:	ldr	r3, [r1]
    914c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9150:	movw	r8, #26784	; 0x68a0
    9154:	movt	r8, #2
    9158:	sub	sp, sp, #20
    915c:	mov	r6, r0
    9160:	movw	r0, #24996	; 0x61a4
    9164:	movt	r0, #1
    9168:	str	r3, [r8]
    916c:	mov	r5, r1
    9170:	bl	8ef0 <getenv@plt>
    9174:	movw	sl, #12368	; 0x3050
    9178:	movt	sl, #2
    917c:	ldr	r1, [pc, #588]	; 93d0 <fputs@plt+0x2b8>
    9180:	movw	r7, #8428	; 0x20ec
    9184:	movw	r9, #12376	; 0x3058
    9188:	movw	fp, #26824	; 0x68c8
    918c:	movt	r7, #2
    9190:	movt	r9, #2
    9194:	movt	fp, #2
    9198:	cmp	r0, #0
    919c:	ldr	r0, [sl]
    91a0:	movwne	r3, #12376	; 0x3058
    91a4:	movtne	r3, #2
    91a8:	movne	r2, #1
    91ac:	strne	r2, [r3]
    91b0:	bl	8eb4 <setbuf@plt>
    91b4:	movw	r1, #26716	; 0x685c
    91b8:	mov	r0, #0
    91bc:	movt	r1, #1
    91c0:	bl	8fb0 <setlocale@plt>
    91c4:	mov	r4, #0
    91c8:	str	r4, [sp]
    91cc:	movw	r2, #25092	; 0x6204
    91d0:	mov	r0, r6
    91d4:	movt	r2, #1
    91d8:	mov	r1, r5
    91dc:	ldr	r3, [pc, #496]	; 93d4 <fputs@plt+0x2bc>
    91e0:	bl	13b40 <fputs@plt+0xaa28>
    91e4:	mov	ip, #0
    91e8:	cmn	r0, #1
    91ec:	beq	9380 <fputs@plt+0x268>
    91f0:	cmp	r0, #100	; 0x64
    91f4:	beq	9378 <fputs@plt+0x260>
    91f8:	ble	9254 <fputs@plt+0x13c>
    91fc:	cmp	r0, #111	; 0x6f
    9200:	beq	9370 <fputs@plt+0x258>
    9204:	ble	9298 <fputs@plt+0x180>
    9208:	cmp	r0, #117	; 0x75
    920c:	beq	9368 <fputs@plt+0x250>
    9210:	ble	9330 <fputs@plt+0x218>
    9214:	cmp	r0, #118	; 0x76
    9218:	beq	92f8 <fputs@plt+0x1e0>
    921c:	cmp	r0, #256	; 0x100
    9220:	bne	92b8 <fputs@plt+0x1a0>
    9224:	movw	r1, #12364	; 0x304c
    9228:	movt	r1, #2
    922c:	ldr	r3, [r8]
    9230:	movw	r2, #25044	; 0x61d4
    9234:	ldr	r0, [r1]
    9238:	movt	r2, #1
    923c:	mov	r1, #1
    9240:	str	ip, [sp, #12]
    9244:	bl	9034 <__fprintf_chk@plt>
    9248:	ldr	ip, [sp, #12]
    924c:	mov	r0, ip
    9250:	bl	9100 <exit@plt>
    9254:	cmp	r0, #73	; 0x49
    9258:	beq	91c8 <fputs@plt+0xb0>
    925c:	bgt	92cc <fputs@plt+0x1b4>
    9260:	cmp	r0, #66	; 0x42
    9264:	beq	9344 <fputs@plt+0x22c>
    9268:	cmp	r0, #70	; 0x46
    926c:	beq	9324 <fputs@plt+0x20c>
    9270:	cmp	r0, #63	; 0x3f
    9274:	bne	92b8 <fputs@plt+0x1a0>
    9278:	ldr	r0, [sl]
    927c:	movw	r2, #25044	; 0x61d4
    9280:	ldr	r3, [r8]
    9284:	movt	r2, #1
    9288:	mov	r1, #1
    928c:	bl	9034 <__fprintf_chk@plt>
    9290:	mov	r0, #1
    9294:	bl	9100 <exit@plt>
    9298:	cmp	r0, #104	; 0x68
    929c:	beq	935c <fputs@plt+0x244>
    92a0:	cmp	r0, #105	; 0x69
    92a4:	moveq	r3, #1
    92a8:	streq	r3, [r9, #24]
    92ac:	beq	91c4 <fputs@plt+0xac>
    92b0:	cmp	r0, #102	; 0x66
    92b4:	beq	9350 <fputs@plt+0x238>
    92b8:	movw	r1, #24320	; 0x5f00
    92bc:	movw	r0, #941	; 0x3ad
    92c0:	movt	r1, #1
    92c4:	bl	e438 <fputs@plt+0x5320>
    92c8:	b	91c4 <fputs@plt+0xac>
    92cc:	cmp	r0, #98	; 0x62
    92d0:	streq	ip, [r7, #4]
    92d4:	beq	91c4 <fputs@plt+0xac>
    92d8:	movgt	r3, #1
    92dc:	strgt	r3, [r9]
    92e0:	bgt	91c4 <fputs@plt+0xac>
    92e4:	cmp	r0, #85	; 0x55
    92e8:	moveq	r3, #1
    92ec:	strbeq	r3, [r7]
    92f0:	beq	91c4 <fputs@plt+0xac>
    92f4:	b	92b8 <fputs@plt+0x1a0>
    92f8:	movw	r3, #12240	; 0x2fd0
    92fc:	movt	r3, #2
    9300:	movw	r1, #25012	; 0x61b4
    9304:	mov	r0, #1
    9308:	ldr	r2, [r3]
    930c:	movt	r1, #1
    9310:	str	ip, [sp, #12]
    9314:	bl	8efc <__printf_chk@plt>
    9318:	ldr	ip, [sp, #12]
    931c:	mov	r0, ip
    9320:	bl	9100 <exit@plt>
    9324:	ldr	r0, [fp]
    9328:	bl	12cc0 <fputs@plt+0x9ba8>
    932c:	b	91c4 <fputs@plt+0xac>
    9330:	cmp	r0, #114	; 0x72
    9334:	moveq	r3, #1
    9338:	streq	r3, [r9, #28]
    933c:	beq	91c4 <fputs@plt+0xac>
    9340:	b	92b8 <fputs@plt+0x1a0>
    9344:	mov	r3, #2
    9348:	strb	r3, [r7]
    934c:	b	91c4 <fputs@plt+0xac>
    9350:	mov	r3, #1
    9354:	str	r3, [r9, #40]	; 0x28
    9358:	b	91c4 <fputs@plt+0xac>
    935c:	mov	r3, #1
    9360:	str	r3, [r9, #36]	; 0x24
    9364:	b	91c4 <fputs@plt+0xac>
    9368:	str	ip, [r7, #8]
    936c:	b	91c4 <fputs@plt+0xac>
    9370:	str	ip, [r7, #24]
    9374:	b	91c4 <fputs@plt+0xac>
    9378:	str	ip, [r7, #20]
    937c:	b	91c4 <fputs@plt+0xac>
    9380:	bl	96ec <fputs@plt+0x5d4>
    9384:	movw	r3, #8468	; 0x2114
    9388:	movt	r3, #2
    938c:	ldr	r4, [r3]
    9390:	cmp	r6, r4
    9394:	subgt	r3, r4, #-1073741823	; 0xc0000001
    9398:	addgt	r5, r5, r3, lsl #2
    939c:	ble	93c0 <fputs@plt+0x2a8>
    93a0:	add	r4, r4, #1
    93a4:	ldr	r0, [r5, #4]!
    93a8:	bl	d238 <fputs@plt+0x4120>
    93ac:	cmp	r4, r6
    93b0:	bne	93a0 <fputs@plt+0x288>
    93b4:	mov	r0, #0
    93b8:	add	sp, sp, #20
    93bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    93c0:	movw	r0, #25112	; 0x6218
    93c4:	movt	r0, #1
    93c8:	bl	d238 <fputs@plt+0x4120>
    93cc:	b	93b4 <fputs@plt+0x29c>
    93d0:	andeq	r3, r2, r4, lsl #1
    93d4:	muleq	r1, ip, lr
    93d8:	push	{r4, lr}
    93dc:	movw	r4, #20644	; 0x50a4
    93e0:	movt	r4, #2
    93e4:	add	r0, r4, #4
    93e8:	bl	f0a8 <fputs@plt+0x5f90>
    93ec:	movw	r3, #26816	; 0x68c0
    93f0:	movt	r3, #2
    93f4:	mov	ip, #0
    93f8:	add	r0, r4, #8
    93fc:	movw	r1, #58528	; 0xe4a0
    9400:	ldr	r3, [r3]
    9404:	movw	r2, #24068	; 0x5e04
    9408:	str	ip, [r4, #8]
    940c:	movt	r1, #0
    9410:	movt	r2, #1
    9414:	str	r3, [r4, #32]
    9418:	pop	{r4, lr}
    941c:	b	9070 <__aeabi_atexit@plt>
    9420:	ldr	r0, [pc]	; 9428 <fputs@plt+0x310>
    9424:	b	f0a8 <fputs@plt+0x5f90>
    9428:	andeq	r5, r2, ip, asr #23
    942c:	movw	r3, #23504	; 0x5bd0
    9430:	movt	r3, #2
    9434:	mov	r2, #0
    9438:	str	r2, [r3]
    943c:	bx	lr
    9440:	push	{r4, lr}
    9444:	movw	r4, #23520	; 0x5be0
    9448:	movt	r4, #2
    944c:	mov	r0, r4
    9450:	bl	f0a8 <fputs@plt+0x5f90>
    9454:	add	r0, r4, #4
    9458:	pop	{r4, lr}
    945c:	b	14ef4 <_ZdlPv@@Base+0x104>
    9460:	push	{r4, lr}
    9464:	movw	r4, #23528	; 0x5be8
    9468:	sub	sp, sp, #8
    946c:	movt	r4, #2
    9470:	mov	r3, #0
    9474:	movw	r1, #28740	; 0x7044
    9478:	mov	r0, r4
    947c:	str	r3, [sp]
    9480:	movt	r1, #1
    9484:	movw	r2, #28756	; 0x7054
    9488:	movt	r2, #1
    948c:	bl	1510c <_ZdlPv@@Base+0x31c>
    9490:	mov	r0, r4
    9494:	movw	r1, #21224	; 0x52e8
    9498:	movw	r2, #24068	; 0x5e04
    949c:	movt	r1, #1
    94a0:	movt	r2, #1
    94a4:	add	sp, sp, #8
    94a8:	pop	{r4, lr}
    94ac:	b	9070 <__aeabi_atexit@plt>
    94b0:	push	{r4, lr}
    94b4:	movw	r4, #23648	; 0x5c60
    94b8:	movt	r4, #2
    94bc:	mov	r0, r4
    94c0:	bl	13c6c <fputs@plt+0xab54>
    94c4:	mov	r0, r4
    94c8:	movw	r1, #15332	; 0x3be4
    94cc:	movw	r2, #24068	; 0x5e04
    94d0:	movt	r1, #1
    94d4:	movt	r2, #1
    94d8:	bl	9070 <__aeabi_atexit@plt>
    94dc:	add	r0, r4, #12
    94e0:	pop	{r4, lr}
    94e4:	b	140a4 <fputs@plt+0xaf8c>
    94e8:	push	{r4, lr}
    94ec:	movw	r4, #23712	; 0x5ca0
    94f0:	movt	r4, #2
    94f4:	mov	r0, r4
    94f8:	bl	14a78 <fputs@plt+0xb960>
    94fc:	mov	r0, r4
    9500:	movw	r1, #18272	; 0x4760
    9504:	movw	r2, #24068	; 0x5e04
    9508:	movt	r1, #1
    950c:	movt	r2, #1
    9510:	pop	{r4, lr}
    9514:	b	9070 <__aeabi_atexit@plt>
    9518:	ldr	r0, [pc]	; 9520 <fputs@plt+0x408>
    951c:	b	14ef4 <_ZdlPv@@Base+0x104>
    9520:	muleq	r2, ip, r8
    9524:	push	{r3, r4, r5, lr}
    9528:	mov	r5, #0
    952c:	movw	r4, #26788	; 0x68a4
    9530:	movt	r4, #2
    9534:	mov	r2, r5
    9538:	add	r0, r4, #24
    953c:	movw	r1, #26716	; 0x685c
    9540:	movt	r1, #1
    9544:	str	r5, [r4, #20]
    9548:	bl	15838 <_ZdlPv@@Base+0xa48>
    954c:	add	r0, r4, #28
    9550:	mov	r2, r5
    9554:	movw	r1, #26732	; 0x686c
    9558:	movt	r1, #1
    955c:	pop	{r3, r4, r5, lr}
    9560:	b	15838 <_ZdlPv@@Base+0xa48>
    9564:	movw	r0, #26820	; 0x68c4
    9568:	movt	r0, #2
    956c:	b	f0a8 <fputs@plt+0x5f90>
    9570:	mov	fp, #0
    9574:	mov	lr, #0
    9578:	pop	{r1}		; (ldr r1, [sp], #4)
    957c:	mov	r2, sp
    9580:	push	{r2}		; (str r2, [sp, #-4]!)
    9584:	push	{r0}		; (str r0, [sp, #-4]!)
    9588:	ldr	ip, [pc, #16]	; 95a0 <fputs@plt+0x488>
    958c:	push	{ip}		; (str ip, [sp, #-4]!)
    9590:	ldr	r0, [pc, #12]	; 95a4 <fputs@plt+0x48c>
    9594:	ldr	r3, [pc, #12]	; 95a8 <fputs@plt+0x490>
    9598:	bl	8ea8 <__libc_start_main@plt>
    959c:	bl	8e9c <abort@plt>
    95a0:	strdeq	r5, [r1], -r4
    95a4:	andeq	r9, r0, r8, asr #2
    95a8:	muleq	r1, r0, sp
    95ac:	ldr	r3, [pc, #20]	; 95c8 <fputs@plt+0x4b0>
    95b0:	ldr	r2, [pc, #20]	; 95cc <fputs@plt+0x4b4>
    95b4:	add	r3, pc, r3
    95b8:	ldr	r2, [r3, r2]
    95bc:	cmp	r2, #0
    95c0:	bxeq	lr
    95c4:	b	8ec0 <__gmon_start__@plt>
    95c8:	andeq	r8, r1, r4, asr #20
    95cc:	andeq	r0, r0, r4, ror #1
    95d0:	push	{r3, lr}
    95d4:	movw	r0, #12252	; 0x2fdc
    95d8:	ldr	r3, [pc, #36]	; 9604 <fputs@plt+0x4ec>
    95dc:	movt	r0, #2
    95e0:	rsb	r3, r0, r3
    95e4:	cmp	r3, #6
    95e8:	popls	{r3, pc}
    95ec:	movw	r3, #0
    95f0:	movt	r3, #0
    95f4:	cmp	r3, #0
    95f8:	popeq	{r3, pc}
    95fc:	blx	r3
    9600:	pop	{r3, pc}
    9604:	ldrdeq	r2, [r2], -pc	; <UNPREDICTABLE>
    9608:	push	{r3, lr}
    960c:	movw	r0, #12252	; 0x2fdc
    9610:	movw	r3, #12252	; 0x2fdc
    9614:	movt	r0, #2
    9618:	movt	r3, #2
    961c:	rsb	r3, r0, r3
    9620:	asr	r3, r3, #2
    9624:	add	r3, r3, r3, lsr #31
    9628:	asrs	r1, r3, #1
    962c:	popeq	{r3, pc}
    9630:	movw	r2, #0
    9634:	movt	r2, #0
    9638:	cmp	r2, #0
    963c:	popeq	{r3, pc}
    9640:	blx	r2
    9644:	pop	{r3, pc}
    9648:	push	{r4, lr}
    964c:	movw	r4, #12372	; 0x3054
    9650:	movt	r4, #2
    9654:	ldrb	r3, [r4]
    9658:	cmp	r3, #0
    965c:	popne	{r4, pc}
    9660:	bl	95d0 <fputs@plt+0x4b8>
    9664:	mov	r3, #1
    9668:	strb	r3, [r4]
    966c:	pop	{r4, pc}
    9670:	movw	r0, #7924	; 0x1ef4
    9674:	movt	r0, #2
    9678:	push	{r3, lr}
    967c:	ldr	r3, [r0]
    9680:	cmp	r3, #0
    9684:	beq	969c <fputs@plt+0x584>
    9688:	movw	r3, #0
    968c:	movt	r3, #0
    9690:	cmp	r3, #0
    9694:	beq	969c <fputs@plt+0x584>
    9698:	blx	r3
    969c:	pop	{r3, lr}
    96a0:	b	9608 <fputs@plt+0x4f0>
    96a4:	ldr	r3, [pc, #20]	; 96c0 <fputs@plt+0x5a8>
    96a8:	push	{r4, lr}
    96ac:	mov	r4, r0
    96b0:	str	r3, [r0]
    96b4:	bl	f97c <fputs@plt+0x6864>
    96b8:	mov	r0, r4
    96bc:	pop	{r4, pc}
    96c0:	andeq	r5, r1, r0, lsl lr
    96c4:	ldr	r3, [pc, #28]	; 96e8 <fputs@plt+0x5d0>
    96c8:	push	{r4, lr}
    96cc:	mov	r4, r0
    96d0:	str	r3, [r0]
    96d4:	bl	f97c <fputs@plt+0x6864>
    96d8:	mov	r0, r4
    96dc:	bl	14df0 <_ZdlPv@@Base>
    96e0:	mov	r0, r4
    96e4:	pop	{r4, pc}
    96e8:	andeq	r5, r1, r0, lsl lr
    96ec:	movw	r3, #12376	; 0x3058
    96f0:	movt	r3, #2
    96f4:	ldr	r2, [r3]
    96f8:	cmp	r2, #0
    96fc:	bne	9724 <fputs@plt+0x60c>
    9700:	ldr	r0, [r3, #24]
    9704:	mov	r2, #1
    9708:	ldr	r1, [r3, #28]
    970c:	mov	ip, #3
    9710:	str	r2, [r3, #16]
    9714:	strb	ip, [r3, #12]
    9718:	stmib	r3, {r0, r1}
    971c:	str	r2, [r3, #20]
    9720:	bx	lr
    9724:	movw	r2, #8428	; 0x20ec
    9728:	movt	r2, #2
    972c:	mov	r1, #0
    9730:	str	r1, [r3, #4]
    9734:	ldrb	ip, [r2]
    9738:	ldmib	r2, {r0, r2}
    973c:	str	r1, [r3, #8]
    9740:	strb	ip, [r3, #12]
    9744:	str	r0, [r3, #16]
    9748:	str	r2, [r3, #20]
    974c:	bx	lr
    9750:	mov	r2, #0
    9754:	str	r2, [r0]
    9758:	str	r2, [r0, #4]
    975c:	bx	lr
    9760:	push	{r4, lr}
    9764:	mov	r4, r0
    9768:	mov	r3, #17
    976c:	mov	r0, #136	; 0x88
    9770:	str	r3, [r4, #4]
    9774:	bl	8ff8 <_Znaj@plt>
    9778:	mov	r2, #0
    977c:	add	r3, r0, #8
    9780:	add	ip, r0, #144	; 0x90
    9784:	str	r2, [r3, #-8]
    9788:	add	r3, r3, #8
    978c:	str	r2, [r3, #-12]
    9790:	cmp	r3, ip
    9794:	mov	r1, #0
    9798:	bne	9784 <fputs@plt+0x66c>
    979c:	str	r0, [r4]
    97a0:	mov	r0, r4
    97a4:	str	r1, [r4, #8]
    97a8:	pop	{r4, pc}
    97ac:	ldr	r3, [r0, #4]
    97b0:	push	{r4, r5, r6, lr}
    97b4:	cmp	r3, #0
    97b8:	mov	r5, r0
    97bc:	ldr	r3, [r0]
    97c0:	movne	r4, #0
    97c4:	beq	980c <fputs@plt+0x6f4>
    97c8:	ldr	r0, [r3, r4, lsl #3]
    97cc:	lsl	r6, r4, #3
    97d0:	add	r2, r3, r6
    97d4:	add	r4, r4, #1
    97d8:	cmp	r0, #0
    97dc:	beq	97ec <fputs@plt+0x6d4>
    97e0:	bl	9064 <_ZdaPv@plt>
    97e4:	ldr	r3, [r5]
    97e8:	add	r2, r3, r6
    97ec:	ldr	r0, [r2, #4]
    97f0:	cmp	r0, #0
    97f4:	beq	9800 <fputs@plt+0x6e8>
    97f8:	bl	9064 <_ZdaPv@plt>
    97fc:	ldr	r3, [r5]
    9800:	ldr	r2, [r5, #4]
    9804:	cmp	r2, r4
    9808:	bhi	97c8 <fputs@plt+0x6b0>
    980c:	cmp	r3, #0
    9810:	beq	981c <fputs@plt+0x704>
    9814:	mov	r0, r3
    9818:	bl	9064 <_ZdaPv@plt>
    981c:	mov	r0, r5
    9820:	pop	{r4, r5, r6, pc}
    9824:	push	{r4, lr}
    9828:	mov	r4, r0
    982c:	ldr	r0, [r0, #36]	; 0x24
    9830:	ldr	r3, [pc, #36]	; 985c <fputs@plt+0x744>
    9834:	cmp	r0, #0
    9838:	str	r3, [r4]
    983c:	beq	9844 <fputs@plt+0x72c>
    9840:	bl	9064 <_ZdaPv@plt>
    9844:	add	r0, r4, #68	; 0x44
    9848:	bl	97ac <fputs@plt+0x694>
    984c:	mov	r0, r4
    9850:	bl	de5c <fputs@plt+0x4d44>
    9854:	mov	r0, r4
    9858:	pop	{r4, pc}
    985c:	andeq	r5, r1, r8, lsr #28
    9860:	push	{r4, lr}
    9864:	mov	r4, r0
    9868:	bl	9824 <fputs@plt+0x70c>
    986c:	mov	r0, r4
    9870:	bl	14df0 <_ZdlPv@@Base>
    9874:	mov	r0, r4
    9878:	pop	{r4, pc}
    987c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9880:	subs	r6, r1, #0
    9884:	sub	sp, sp, #12
    9888:	mov	r8, r0
    988c:	str	r2, [sp]
    9890:	beq	9aa0 <fputs@plt+0x988>
    9894:	mov	r0, r6
    9898:	bl	15060 <_ZdlPv@@Base+0x270>
    989c:	ldr	r7, [r8, #4]
    98a0:	mov	r1, r7
    98a4:	str	r0, [sp, #4]
    98a8:	bl	9004 <__aeabi_uidivmod@plt>
    98ac:	ldr	r9, [r8]
    98b0:	mov	r4, r1
    98b4:	b	98d0 <fputs@plt+0x7b8>
    98b8:	bl	90f4 <strcmp@plt>
    98bc:	cmp	r0, #0
    98c0:	beq	9948 <fputs@plt+0x830>
    98c4:	cmp	r4, #0
    98c8:	sub	r4, r4, #1
    98cc:	subeq	r4, r7, #1
    98d0:	ldr	r5, [r9, r4, lsl #3]
    98d4:	lsl	sl, r4, #3
    98d8:	mov	r1, r6
    98dc:	add	fp, r9, sl
    98e0:	cmp	r5, #0
    98e4:	mov	r0, r5
    98e8:	bne	98b8 <fputs@plt+0x7a0>
    98ec:	ldr	r3, [sp]
    98f0:	cmp	r3, #0
    98f4:	beq	9ab4 <fputs@plt+0x99c>
    98f8:	ldr	r1, [r8, #8]
    98fc:	cmp	r7, r1, lsl #2
    9900:	bls	9978 <fputs@plt+0x860>
    9904:	mov	r0, r6
    9908:	bl	8f8c <strlen@plt>
    990c:	add	r0, r0, #1
    9910:	bl	8ff8 <_Znaj@plt>
    9914:	mov	r1, r6
    9918:	bl	8fc8 <strcpy@plt>
    991c:	ldr	r1, [r8]
    9920:	ldr	r4, [r8, #8]
    9924:	add	ip, r1, sl
    9928:	add	r3, r4, #1
    992c:	mov	r2, r0
    9930:	str	r2, [r1, sl]
    9934:	ldr	r2, [sp]
    9938:	str	r2, [ip, #4]
    993c:	str	r3, [r8, #8]
    9940:	add	sp, sp, #12
    9944:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9948:	ldr	r0, [fp, #4]
    994c:	cmp	r0, #0
    9950:	beq	9964 <fputs@plt+0x84c>
    9954:	bl	9064 <_ZdaPv@plt>
    9958:	ldr	r2, [r8]
    995c:	add	fp, r2, sl
    9960:	ldr	r5, [r2, sl]
    9964:	ldr	r2, [sp]
    9968:	mov	r0, r5
    996c:	str	r2, [fp, #4]
    9970:	add	sp, sp, #12
    9974:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9978:	mov	r0, r7
    997c:	bl	150ac <_ZdlPv@@Base+0x2bc>
    9980:	cmp	r0, #266338304	; 0xfe00000
    9984:	mov	r4, r0
    9988:	str	r0, [r8, #4]
    998c:	lslls	r0, r0, #3
    9990:	mvnhi	r0, #0
    9994:	bl	8ff8 <_Znaj@plt>
    9998:	cmp	r4, #0
    999c:	movne	r1, #0
    99a0:	addne	r3, r0, #8
    99a4:	movne	ip, r1
    99a8:	beq	99c4 <fputs@plt+0x8ac>
    99ac:	add	r1, r1, #1
    99b0:	str	ip, [r3, #-8]
    99b4:	cmp	r1, r4
    99b8:	str	ip, [r3, #-4]
    99bc:	add	r3, r3, #8
    99c0:	bne	99ac <fputs@plt+0x894>
    99c4:	cmp	r7, #0
    99c8:	str	r0, [r8]
    99cc:	moveq	r4, r0
    99d0:	beq	9a54 <fputs@plt+0x93c>
    99d4:	mov	r4, #0
    99d8:	mov	fp, r4
    99dc:	ldr	r0, [r9, r4]
    99e0:	cmp	r0, #0
    99e4:	beq	9a40 <fputs@plt+0x928>
    99e8:	add	sl, r9, r4
    99ec:	ldr	r3, [sl, #4]
    99f0:	cmp	r3, #0
    99f4:	beq	9a98 <fputs@plt+0x980>
    99f8:	bl	15060 <_ZdlPv@@Base+0x270>
    99fc:	ldr	r5, [r8, #4]
    9a00:	mov	r1, r5
    9a04:	bl	9004 <__aeabi_uidivmod@plt>
    9a08:	mov	r3, r1
    9a0c:	ldr	r1, [r8]
    9a10:	b	9a20 <fputs@plt+0x908>
    9a14:	cmp	r3, #0
    9a18:	sub	r3, r3, #1
    9a1c:	subeq	r3, r5, #1
    9a20:	ldr	r0, [r1, r3, lsl #3]
    9a24:	add	lr, r1, r3, lsl #3
    9a28:	cmp	r0, #0
    9a2c:	bne	9a14 <fputs@plt+0x8fc>
    9a30:	ldr	r3, [r9, r4]
    9a34:	str	r3, [lr]
    9a38:	ldr	r3, [sl, #4]
    9a3c:	str	r3, [lr, #4]
    9a40:	add	fp, fp, #1
    9a44:	add	r4, r4, #8
    9a48:	cmp	fp, r7
    9a4c:	bne	99dc <fputs@plt+0x8c4>
    9a50:	ldr	r4, [r8]
    9a54:	ldr	r5, [r8, #4]
    9a58:	ldr	r0, [sp, #4]
    9a5c:	mov	r1, r5
    9a60:	bl	9004 <__aeabi_uidivmod@plt>
    9a64:	b	9a74 <fputs@plt+0x95c>
    9a68:	cmp	r1, #0
    9a6c:	sub	r1, r1, #1
    9a70:	subeq	r1, r5, #1
    9a74:	ldr	r0, [r4, r1, lsl #3]
    9a78:	lsl	sl, r1, #3
    9a7c:	cmp	r0, #0
    9a80:	bne	9a68 <fputs@plt+0x950>
    9a84:	cmp	r9, #0
    9a88:	beq	9904 <fputs@plt+0x7ec>
    9a8c:	mov	r0, r9
    9a90:	bl	9064 <_ZdaPv@plt>
    9a94:	b	9904 <fputs@plt+0x7ec>
    9a98:	bl	9064 <_ZdaPv@plt>
    9a9c:	b	9a40 <fputs@plt+0x928>
    9aa0:	movw	r1, #24320	; 0x5f00
    9aa4:	mov	r0, #29
    9aa8:	movt	r1, #1
    9aac:	bl	e438 <fputs@plt+0x5320>
    9ab0:	b	9894 <fputs@plt+0x77c>
    9ab4:	ldr	r0, [sp]
    9ab8:	b	9940 <fputs@plt+0x828>
    9abc:	push	{r4, r5, r6, r7, r8, lr}
    9ac0:	subs	r6, r1, #0
    9ac4:	mov	r5, r0
    9ac8:	beq	9b28 <fputs@plt+0xa10>
    9acc:	mov	r0, r6
    9ad0:	bl	15060 <_ZdlPv@@Base+0x270>
    9ad4:	ldr	r8, [r5, #4]
    9ad8:	mov	r1, r8
    9adc:	bl	9004 <__aeabi_uidivmod@plt>
    9ae0:	ldr	r5, [r5]
    9ae4:	mov	r4, r1
    9ae8:	b	9b04 <fputs@plt+0x9ec>
    9aec:	bl	90f4 <strcmp@plt>
    9af0:	cmp	r0, #0
    9af4:	beq	9b20 <fputs@plt+0xa08>
    9af8:	cmp	r4, #0
    9afc:	sub	r4, r4, #1
    9b00:	subeq	r4, r8, #1
    9b04:	ldr	r3, [r5, r4, lsl #3]
    9b08:	mov	r1, r6
    9b0c:	add	r7, r5, r4, lsl #3
    9b10:	cmp	r3, #0
    9b14:	mov	r0, r3
    9b18:	bne	9aec <fputs@plt+0x9d4>
    9b1c:	pop	{r4, r5, r6, r7, r8, pc}
    9b20:	ldr	r0, [r7, #4]
    9b24:	pop	{r4, r5, r6, r7, r8, pc}
    9b28:	movw	r1, #24320	; 0x5f00
    9b2c:	mov	r0, #29
    9b30:	movt	r1, #1
    9b34:	bl	e438 <fputs@plt+0x5320>
    9b38:	b	9acc <fputs@plt+0x9b4>
    9b3c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9b40:	mov	fp, r1
    9b44:	ldr	r6, [r1]
    9b48:	mov	sl, r0
    9b4c:	cmp	r6, #0
    9b50:	beq	9bbc <fputs@plt+0xaa4>
    9b54:	mov	r0, r6
    9b58:	bl	15060 <_ZdlPv@@Base+0x270>
    9b5c:	ldr	r9, [sl, #4]
    9b60:	mov	r1, r9
    9b64:	bl	9004 <__aeabi_uidivmod@plt>
    9b68:	ldr	r7, [sl]
    9b6c:	mov	r4, r1
    9b70:	b	9b8c <fputs@plt+0xa74>
    9b74:	bl	90f4 <strcmp@plt>
    9b78:	cmp	r0, #0
    9b7c:	beq	9ba8 <fputs@plt+0xa90>
    9b80:	cmp	r4, #0
    9b84:	sub	r4, r4, #1
    9b88:	subeq	r4, r9, #1
    9b8c:	ldr	r5, [r7, r4, lsl #3]
    9b90:	mov	r1, r6
    9b94:	lsl	r8, r4, #3
    9b98:	cmp	r5, #0
    9b9c:	mov	r0, r5
    9ba0:	bne	9b74 <fputs@plt+0xa5c>
    9ba4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9ba8:	str	r5, [fp]
    9bac:	ldr	r3, [sl]
    9bb0:	add	r8, r3, r8
    9bb4:	ldr	r0, [r8, #4]
    9bb8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9bbc:	movw	r1, #24320	; 0x5f00
    9bc0:	mov	r0, #29
    9bc4:	movt	r1, #1
    9bc8:	bl	e438 <fputs@plt+0x5320>
    9bcc:	b	9b54 <fputs@plt+0xa3c>
    9bd0:	mov	r2, #0
    9bd4:	stm	r0, {r1, r2}
    9bd8:	bx	lr
    9bdc:	ldr	ip, [r0]
    9be0:	push	{r4, r5, r6, r7}
    9be4:	ldr	r3, [r0, #4]
    9be8:	ldm	ip, {r6, r7}
    9bec:	cmp	r7, r3
    9bf0:	bls	9c34 <fputs@plt+0xb1c>
    9bf4:	ldr	r5, [r6, r3, lsl #3]
    9bf8:	add	r6, r6, r3, lsl #3
    9bfc:	cmp	r5, #0
    9c00:	moveq	ip, r6
    9c04:	beq	9c1c <fputs@plt+0xb04>
    9c08:	b	9c44 <fputs@plt+0xb2c>
    9c0c:	ldr	r5, [ip, #8]
    9c10:	mov	ip, r4
    9c14:	cmp	r5, #0
    9c18:	bne	9c44 <fputs@plt+0xb2c>
    9c1c:	add	r3, r3, #1
    9c20:	add	r4, ip, #8
    9c24:	cmp	r7, r3
    9c28:	mov	r6, r4
    9c2c:	bhi	9c0c <fputs@plt+0xaf4>
    9c30:	str	r3, [r0, #4]
    9c34:	mov	r1, #0
    9c38:	mov	r0, r1
    9c3c:	pop	{r4, r5, r6, r7}
    9c40:	bx	lr
    9c44:	str	r5, [r1]
    9c48:	mov	r1, #1
    9c4c:	ldr	ip, [r6, #4]
    9c50:	add	r3, r3, #1
    9c54:	pop	{r4, r5, r6, r7}
    9c58:	str	ip, [r2]
    9c5c:	str	r3, [r0, #4]
    9c60:	mov	r0, r1
    9c64:	bx	lr
    9c68:	push	{r4, r5, r6, lr}
    9c6c:	mov	r5, r0
    9c70:	mov	r0, #72	; 0x48
    9c74:	bl	14da0 <_Znwj@@Base>
    9c78:	mov	r1, r5
    9c7c:	mov	r4, r0
    9c80:	bl	100d0 <fputs@plt+0x6fb8>
    9c84:	ldr	r3, [pc, #196]	; 9d50 <fputs@plt+0xc38>
    9c88:	mov	r5, #0
    9c8c:	mov	r1, r5
    9c90:	strb	r5, [r4, #68]	; 0x44
    9c94:	mov	r2, r5
    9c98:	mov	r0, r4
    9c9c:	str	r3, [r4]
    9ca0:	bl	1140c <fputs@plt+0x82f4>
    9ca4:	subs	r6, r0, #0
    9ca8:	bne	9cc4 <fputs@plt+0xbac>
    9cac:	ldr	r3, [r4]
    9cb0:	mov	r0, r4
    9cb4:	ldr	r3, [r3, #4]
    9cb8:	blx	r3
    9cbc:	mov	r0, r6
    9cc0:	pop	{r4, r5, r6, pc}
    9cc4:	mov	r0, r4
    9cc8:	bl	10da8 <fputs@plt+0x7c90>
    9ccc:	cmp	r0, #0
    9cd0:	beq	9d3c <fputs@plt+0xc24>
    9cd4:	mov	r1, r5
    9cd8:	mov	r2, r5
    9cdc:	bl	8fbc <strtol@plt>
    9ce0:	cmp	r0, #0
    9ce4:	andne	r3, r0, #3
    9ce8:	strbne	r3, [r4, #68]	; 0x44
    9cec:	beq	9d3c <fputs@plt+0xc24>
    9cf0:	movw	r2, #12376	; 0x3058
    9cf4:	movt	r2, #2
    9cf8:	ldr	r1, [r2, #20]
    9cfc:	cmp	r1, #0
    9d00:	ldr	r1, [r2, #16]
    9d04:	andeq	r3, r3, #254	; 0xfe
    9d08:	strbeq	r3, [r4, #68]	; 0x44
    9d0c:	cmp	r1, #0
    9d10:	andeq	r3, r3, #253	; 0xfd
    9d14:	strbeq	r3, [r4, #68]	; 0x44
    9d18:	and	r1, r3, #3
    9d1c:	cmp	r1, #3
    9d20:	biceq	r3, r3, #3
    9d24:	ldrbeq	r2, [r2, #12]
    9d28:	moveq	r0, r4
    9d2c:	movne	r0, r4
    9d30:	orreq	r3, r3, r2
    9d34:	strbeq	r3, [r4, #68]	; 0x44
    9d38:	pop	{r4, r5, r6, pc}
    9d3c:	ldrb	r3, [r4, #68]	; 0x44
    9d40:	b	9cf0 <fputs@plt+0xbd8>
    9d44:	mov	r0, r4
    9d48:	bl	14df0 <_ZdlPv@@Base>
    9d4c:	bl	8f44 <__cxa_end_cleanup@plt>
    9d50:	andeq	r5, r1, r0, lsl lr
    9d54:	mov	r0, r1
    9d58:	b	9c68 <fputs@plt+0xb50>
    9d5c:	push	{r4, lr}
    9d60:	mov	r4, r0
    9d64:	bl	100d0 <fputs@plt+0x6fb8>
    9d68:	ldr	r3, [pc, #16]	; 9d80 <fputs@plt+0xc68>
    9d6c:	mov	r2, #0
    9d70:	mov	r0, r4
    9d74:	strb	r2, [r4, #68]	; 0x44
    9d78:	str	r3, [r4]
    9d7c:	pop	{r4, pc}
    9d80:	andeq	r5, r1, r0, lsl lr
    9d84:	push	{r4, lr}
    9d88:	movw	r4, #12376	; 0x3058
    9d8c:	movt	r4, #2
    9d90:	ldr	r3, [r4, #32]
    9d94:	cmp	r3, #0
    9d98:	beq	9db4 <fputs@plt+0xc9c>
    9d9c:	ldr	r1, [r3]
    9da0:	mov	r2, #0
    9da4:	mov	r0, r3
    9da8:	str	r1, [r4, #32]
    9dac:	str	r2, [r3]
    9db0:	pop	{r4, pc}
    9db4:	mov	r0, #20480	; 0x5000
    9db8:	bl	8ff8 <_Znaj@plt>
    9dbc:	movw	r2, #1023	; 0x3ff
    9dc0:	add	r3, r0, #20
    9dc4:	subs	r2, r2, #1
    9dc8:	str	r3, [r3, #-20]	; 0xffffffec
    9dcc:	add	r3, r3, #20
    9dd0:	bne	9dc4 <fputs@plt+0xcac>
    9dd4:	movw	r1, #20460	; 0x4fec
    9dd8:	mov	r3, r0
    9ddc:	str	r2, [r0, r1]
    9de0:	b	9d9c <fputs@plt+0xc84>
    9de4:	cmp	r0, #0
    9de8:	movwne	r3, #12376	; 0x3058
    9dec:	movtne	r3, #2
    9df0:	ldrne	r2, [r3, #32]
    9df4:	strne	r2, [r0]
    9df8:	strne	r0, [r3, #32]
    9dfc:	bx	lr
    9e00:	push	{r3, r4, r5, r6, r7, lr}
    9e04:	mov	r0, #8
    9e08:	mov	r6, r2
    9e0c:	mov	r7, r3
    9e10:	mov	r5, r1
    9e14:	bl	8ff8 <_Znaj@plt>
    9e18:	mov	r3, #0
    9e1c:	mov	r4, #1
    9e20:	mov	ip, r3
    9e24:	mvn	r2, #127	; 0x7f
    9e28:	strb	r5, [r0, #1]
    9e2c:	lsr	r5, r5, #8
    9e30:	strb	r6, [r0, #3]
    9e34:	lsr	r6, r6, #8
    9e38:	strb	r7, [r0, #5]
    9e3c:	lsr	r7, r7, #8
    9e40:	strb	r5, [r0]
    9e44:	strb	r6, [r0, #2]
    9e48:	strb	r7, [r0, #4]
    9e4c:	strb	r2, [r0, #6]
    9e50:	strb	r3, [r0, #7]
    9e54:	ldrb	r3, [r0, ip]
    9e58:	cmp	r3, #0
    9e5c:	strbeq	r4, [r0, ip]
    9e60:	ldrbeq	r3, [r0, #6]
    9e64:	orreq	r3, r3, r4, lsl ip
    9e68:	add	ip, ip, #1
    9e6c:	strbeq	r3, [r0, #6]
    9e70:	cmp	ip, #6
    9e74:	bne	9e54 <fputs@plt+0xd3c>
    9e78:	pop	{r3, r4, r5, r6, r7, pc}
    9e7c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    9e80:	add	r6, r0, #68	; 0x44
    9e84:	ldr	r7, [sp, #32]
    9e88:	ldrsb	r9, [sp, #36]	; 0x24
    9e8c:	bl	9e00 <fputs@plt+0xce8>
    9e90:	mov	r4, r0
    9e94:	mov	r0, r6
    9e98:	mov	r1, r4
    9e9c:	bl	9abc <fputs@plt+0x9a4>
    9ea0:	subs	r5, r0, #0
    9ea4:	movne	r8, #0
    9ea8:	beq	9ecc <fputs@plt+0xdb4>
    9eac:	ldrb	r3, [r5]
    9eb0:	cmp	r4, #0
    9eb4:	strb	r3, [r7]
    9eb8:	beq	9ec4 <fputs@plt+0xdac>
    9ebc:	mov	r0, r4
    9ec0:	bl	9064 <_ZdaPv@plt>
    9ec4:	mov	r0, r8
    9ec8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    9ecc:	mov	r0, #1
    9ed0:	mov	r8, r0
    9ed4:	bl	8ff8 <_Znaj@plt>
    9ed8:	mov	r1, r4
    9edc:	mov	r5, r0
    9ee0:	strb	r9, [r0]
    9ee4:	mov	r2, r5
    9ee8:	mov	r0, r6
    9eec:	bl	987c <fputs@plt+0x764>
    9ef0:	b	9eac <fputs@plt+0xd94>
    9ef4:	push	{r4, r5, r6, r7, lr}
    9ef8:	movw	r6, #12304	; 0x3010
    9efc:	movt	r6, #2
    9f00:	sub	sp, sp, #20
    9f04:	mov	r4, r0
    9f08:	add	r7, r0, #68	; 0x44
    9f0c:	ldr	r3, [r6]
    9f10:	str	r3, [sp, #12]
    9f14:	bl	df34 <fputs@plt+0x4e1c>
    9f18:	ldr	r3, [pc, #444]	; a0dc <fputs@plt+0xfc4>
    9f1c:	mov	r2, #0
    9f20:	mov	r0, r7
    9f24:	str	r2, [r4, #44]	; 0x2c
    9f28:	str	r3, [r4]
    9f2c:	bl	9760 <fputs@plt+0x648>
    9f30:	movw	r3, #23560	; 0x5c08
    9f34:	movt	r3, #2
    9f38:	ldr	r3, [r3]
    9f3c:	cmp	r3, #0
    9f40:	beq	9f5c <fputs@plt+0xe44>
    9f44:	movw	r3, #8428	; 0x20ec
    9f48:	movt	r3, #2
    9f4c:	mov	r1, #9472	; 0x2500
    9f50:	movw	r2, #9474	; 0x2502
    9f54:	str	r1, [r3, #12]
    9f58:	str	r2, [r3, #16]
    9f5c:	mov	r3, #0
    9f60:	add	r5, sp, #11
    9f64:	mov	r1, r3
    9f68:	str	r3, [sp, #4]
    9f6c:	mov	r2, r3
    9f70:	str	r5, [sp]
    9f74:	mov	r0, r4
    9f78:	bl	9e7c <fputs@plt+0xd64>
    9f7c:	movw	r1, #65535	; 0xffff
    9f80:	mov	ip, #7
    9f84:	str	r5, [sp]
    9f88:	mov	r2, r1
    9f8c:	mov	r3, r1
    9f90:	mov	r0, r4
    9f94:	str	ip, [sp, #4]
    9f98:	bl	9e7c <fputs@plt+0xd64>
    9f9c:	mov	r2, #0
    9fa0:	mov	r1, #1
    9fa4:	str	r5, [sp]
    9fa8:	mov	r3, r2
    9fac:	str	r1, [sp, #4]
    9fb0:	mov	r0, r4
    9fb4:	movw	r1, #65535	; 0xffff
    9fb8:	bl	9e7c <fputs@plt+0xd64>
    9fbc:	mov	r1, #0
    9fc0:	mov	r2, #2
    9fc4:	str	r5, [sp]
    9fc8:	mov	r3, r1
    9fcc:	str	r2, [sp, #4]
    9fd0:	mov	r0, r4
    9fd4:	movw	r2, #65535	; 0xffff
    9fd8:	bl	9e7c <fputs@plt+0xd64>
    9fdc:	mov	r1, #0
    9fe0:	mov	r3, #4
    9fe4:	str	r5, [sp]
    9fe8:	mov	r2, r1
    9fec:	str	r3, [sp, #4]
    9ff0:	mov	r0, r4
    9ff4:	movw	r3, #65535	; 0xffff
    9ff8:	bl	9e7c <fputs@plt+0xd64>
    9ffc:	movw	r1, #65535	; 0xffff
    a000:	mov	r3, #3
    a004:	str	r5, [sp]
    a008:	mov	r2, r1
    a00c:	str	r3, [sp, #4]
    a010:	mov	r0, r4
    a014:	mov	r3, #0
    a018:	bl	9e7c <fputs@plt+0xd64>
    a01c:	movw	r1, #65535	; 0xffff
    a020:	mov	r2, #5
    a024:	str	r5, [sp]
    a028:	mov	r3, r1
    a02c:	str	r2, [sp, #4]
    a030:	mov	r0, r4
    a034:	mov	r2, #0
    a038:	bl	9e7c <fputs@plt+0xd64>
    a03c:	movw	r2, #65535	; 0xffff
    a040:	mov	r1, #6
    a044:	str	r5, [sp]
    a048:	mov	r3, r2
    a04c:	str	r1, [sp, #4]
    a050:	mov	r0, r4
    a054:	mov	r1, #0
    a058:	bl	9e7c <fputs@plt+0xd64>
    a05c:	mov	r3, #66	; 0x42
    a060:	mov	r0, #264	; 0x108
    a064:	str	r3, [r4, #40]	; 0x28
    a068:	bl	8ff8 <_Znaj@plt>
    a06c:	ldr	r2, [r4, #40]	; 0x28
    a070:	str	r0, [r4, #36]	; 0x24
    a074:	cmp	r2, #0
    a078:	movgt	r3, #0
    a07c:	movgt	r1, r3
    a080:	bgt	a08c <fputs@plt+0xf74>
    a084:	b	a09c <fputs@plt+0xf84>
    a088:	ldr	r0, [r4, #36]	; 0x24
    a08c:	str	r1, [r0, r3, lsl #2]
    a090:	add	r3, r3, #1
    a094:	cmp	r3, r2
    a098:	bne	a088 <fputs@plt+0xf70>
    a09c:	ldr	r2, [sp, #12]
    a0a0:	mov	r1, #0
    a0a4:	ldr	r3, [r6]
    a0a8:	mov	r0, r4
    a0ac:	str	r1, [r4, #64]	; 0x40
    a0b0:	cmp	r2, r3
    a0b4:	bne	a0c0 <fputs@plt+0xfa8>
    a0b8:	add	sp, sp, #20
    a0bc:	pop	{r4, r5, r6, r7, pc}
    a0c0:	bl	9028 <__stack_chk_fail@plt>
    a0c4:	mov	r0, r7
    a0c8:	bl	97ac <fputs@plt+0x694>
    a0cc:	mov	r0, r4
    a0d0:	bl	de5c <fputs@plt+0x4d44>
    a0d4:	bl	8f44 <__cxa_end_cleanup@plt>
    a0d8:	b	a0cc <fputs@plt+0xfb4>
    a0dc:	andeq	r5, r1, r8, lsr #28
    a0e0:	movw	r3, #12376	; 0x3058
    a0e4:	movt	r3, #2
    a0e8:	push	{r4, lr}
    a0ec:	mov	r4, r0
    a0f0:	ldr	r2, [r3]
    a0f4:	cmp	r2, #0
    a0f8:	beq	a124 <fputs@plt+0x100c>
    a0fc:	cmp	r1, #0
    a100:	bne	a180 <fputs@plt+0x1068>
    a104:	movw	r1, #23504	; 0x5bd0
    a108:	movt	r1, #2
    a10c:	movw	r0, #24328	; 0x5f08
    a110:	movt	r0, #1
    a114:	mov	r2, r1
    a118:	mov	r3, r1
    a11c:	pop	{r4, lr}
    a120:	b	f7d8 <fputs@plt+0x66c0>
    a124:	ldr	r2, [r0, #56]	; 0x38
    a128:	cmp	r2, #0
    a12c:	bne	a174 <fputs@plt+0x105c>
    a130:	ldr	r2, [r3, #4]
    a134:	cmp	r2, #0
    a138:	bne	a1a4 <fputs@plt+0x108c>
    a13c:	ldr	r3, [r3, #8]
    a140:	mov	r2, #4
    a144:	cmp	r3, #0
    a148:	movw	r3, #12364	; 0x304c
    a14c:	movt	r3, #2
    a150:	movwne	r0, #24376	; 0x5f38
    a154:	movweq	r0, #24384	; 0x5f40
    a158:	movne	r1, #1
    a15c:	ldrne	r3, [r3]
    a160:	movtne	r0, #1
    a164:	moveq	r1, #1
    a168:	ldreq	r3, [r3]
    a16c:	movteq	r0, #1
    a170:	bl	8fec <fwrite@plt>
    a174:	mov	r3, #1
    a178:	str	r3, [r4, #56]	; 0x38
    a17c:	pop	{r4, pc}
    a180:	movw	r4, #12364	; 0x304c
    a184:	movt	r4, #2
    a188:	mov	r0, #95	; 0x5f
    a18c:	ldr	r1, [r4]
    a190:	bl	90e8 <_IO_putc@plt>
    a194:	ldr	r1, [r4]
    a198:	mov	r0, #8
    a19c:	pop	{r4, lr}
    a1a0:	b	90e8 <_IO_putc@plt>
    a1a4:	movw	r3, #12364	; 0x304c
    a1a8:	movt	r3, #2
    a1ac:	movw	r0, #24368	; 0x5f30
    a1b0:	mov	r1, #1
    a1b4:	ldr	r3, [r3]
    a1b8:	mov	r2, #4
    a1bc:	movt	r0, #1
    a1c0:	bl	8fec <fwrite@plt>
    a1c4:	b	a174 <fputs@plt+0x105c>
    a1c8:	push	{r4, r5, r6, lr}
    a1cc:	movw	r4, #12304	; 0x3010
    a1d0:	movt	r4, #2
    a1d4:	ldr	r3, [r1]
    a1d8:	sub	sp, sp, #48	; 0x30
    a1dc:	mov	r5, r1
    a1e0:	ldr	r2, [r4]
    a1e4:	cmp	r3, #0
    a1e8:	mov	r6, r0
    a1ec:	str	r2, [sp, #44]	; 0x2c
    a1f0:	beq	a29c <fputs@plt+0x1184>
    a1f4:	mov	r0, r1
    a1f8:	add	r2, sp, #16
    a1fc:	add	r1, sp, #12
    a200:	add	r3, sp, #20
    a204:	bl	e88c <fputs@plt+0x5774>
    a208:	add	ip, sp, #11
    a20c:	ldr	r1, [sp, #12]
    a210:	mov	r0, r6
    a214:	str	ip, [sp]
    a218:	mvn	ip, #0
    a21c:	ldr	r2, [sp, #16]
    a220:	ldr	r3, [sp, #20]
    a224:	str	ip, [sp, #4]
    a228:	bl	9e7c <fputs@plt+0xd64>
    a22c:	cmp	r0, #0
    a230:	bne	a254 <fputs@plt+0x113c>
    a234:	ldrb	r0, [sp, #11]
    a238:	ldr	r2, [sp, #44]	; 0x2c
    a23c:	sxtb	r0, r0
    a240:	ldr	r3, [r4]
    a244:	cmp	r2, r3
    a248:	bne	a2a4 <fputs@plt+0x118c>
    a24c:	add	sp, sp, #48	; 0x30
    a250:	pop	{r4, r5, r6, pc}
    a254:	mov	r0, r5
    a258:	bl	ee60 <fputs@plt+0x5d48>
    a25c:	mov	r1, r0
    a260:	mov	r5, r0
    a264:	add	r0, sp, #24
    a268:	bl	f304 <fputs@plt+0x61ec>
    a26c:	movw	r2, #23504	; 0x5bd0
    a270:	movt	r2, #2
    a274:	add	r1, sp, #24
    a278:	movw	r0, #24392	; 0x5f48
    a27c:	movt	r0, #1
    a280:	mov	r3, r2
    a284:	bl	f7a8 <fputs@plt+0x6690>
    a288:	cmp	r5, #0
    a28c:	beq	a234 <fputs@plt+0x111c>
    a290:	mov	r0, r5
    a294:	bl	9064 <_ZdaPv@plt>
    a298:	b	a234 <fputs@plt+0x111c>
    a29c:	mov	r0, #255	; 0xff
    a2a0:	b	a238 <fputs@plt+0x1120>
    a2a4:	bl	9028 <__stack_chk_fail@plt>
    a2a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a2ac:	movw	ip, #8464	; 0x2110
    a2b0:	sub	sp, sp, #20
    a2b4:	movt	ip, #2
    a2b8:	mov	r5, r0
    a2bc:	mov	r0, r3
    a2c0:	str	r1, [sp, #4]
    a2c4:	mov	sl, r2
    a2c8:	ldr	r1, [ip]
    a2cc:	bl	907c <__aeabi_idiv@plt>
    a2d0:	ldr	r6, [sp, #56]	; 0x38
    a2d4:	ldr	r9, [sp, #60]	; 0x3c
    a2d8:	ldrb	r7, [sp, #68]	; 0x44
    a2dc:	add	r3, r0, #32768	; 0x8000
    a2e0:	mov	r4, r0
    a2e4:	cmp	r3, #65536	; 0x10000
    a2e8:	ldr	r3, [sp, #64]	; 0x40
    a2ec:	str	r3, [sp, #8]
    a2f0:	bcs	a484 <fputs@plt+0x136c>
    a2f4:	ldr	r3, [r5, #44]	; 0x2c
    a2f8:	cmp	r3, r6
    a2fc:	beq	a474 <fputs@plt+0x135c>
    a300:	movw	fp, #8460	; 0x210c
    a304:	movt	fp, #2
    a308:	mov	r0, r6
    a30c:	ldr	r8, [fp]
    a310:	mov	r1, r8
    a314:	bl	9088 <__aeabi_idivmod@plt>
    a318:	cmp	r1, #0
    a31c:	moveq	r1, r8
    a320:	bne	a4a8 <fputs@plt+0x1390>
    a324:	mov	r0, r6
    a328:	bl	907c <__aeabi_idiv@plt>
    a32c:	ldr	r3, [r5, #40]	; 0x28
    a330:	cmp	r0, r3
    a334:	mov	r8, r0
    a338:	bgt	a3fc <fputs@plt+0x12e4>
    a33c:	cmp	r8, #0
    a340:	strgt	r6, [r5, #44]	; 0x2c
    a344:	strgt	r8, [r5, #48]	; 0x30
    a348:	ble	a4cc <fputs@plt+0x13b4>
    a34c:	mov	r0, #20
    a350:	bl	9d84 <fputs@plt+0xc6c>
    a354:	ldr	r3, [sp, #4]
    a358:	mov	r1, r9
    a35c:	mov	r6, r0
    a360:	str	sl, [r0, #4]
    a364:	str	r4, [r0, #8]
    a368:	mov	r0, r5
    a36c:	str	r3, [r6, #12]
    a370:	bl	a1c8 <fputs@plt+0x10b0>
    a374:	ldr	r1, [sp, #8]
    a378:	strb	r0, [r6, #18]
    a37c:	mov	r0, r5
    a380:	bl	a1c8 <fputs@plt+0x10b0>
    a384:	strb	r7, [r6, #16]
    a388:	sub	ip, r8, #-1073741823	; 0xc0000001
    a38c:	strb	r0, [r6, #17]
    a390:	ldr	r3, [r5, #36]	; 0x24
    a394:	add	r1, r3, ip, lsl #2
    a398:	ldr	r3, [r3, ip, lsl #2]
    a39c:	cmp	r3, #0
    a3a0:	beq	a3ec <fputs@plt+0x12d4>
    a3a4:	ldr	r2, [r3, #8]
    a3a8:	cmp	r2, r4
    a3ac:	blt	a3ec <fputs@plt+0x12d4>
    a3b0:	and	r7, r7, #60	; 0x3c
    a3b4:	b	a3d4 <fputs@plt+0x12bc>
    a3b8:	mov	r1, r3
    a3bc:	ldr	r3, [r3]
    a3c0:	cmp	r3, #0
    a3c4:	beq	a3ec <fputs@plt+0x12d4>
    a3c8:	ldr	r2, [r3, #8]
    a3cc:	cmp	r4, r2
    a3d0:	bgt	a3ec <fputs@plt+0x12d4>
    a3d4:	cmp	r4, r2
    a3d8:	bne	a3b8 <fputs@plt+0x12a0>
    a3dc:	ldrb	r2, [r3, #16]
    a3e0:	and	r2, r2, #60	; 0x3c
    a3e4:	cmp	r2, r7
    a3e8:	blt	a3b8 <fputs@plt+0x12a0>
    a3ec:	str	r3, [r6]
    a3f0:	str	r6, [r1]
    a3f4:	add	sp, sp, #20
    a3f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a3fc:	add	fp, r0, #1
    a400:	ldr	r3, [r5, #36]	; 0x24
    a404:	cmp	fp, #532676608	; 0x1fc00000
    a408:	lslls	r0, fp, #2
    a40c:	mvnhi	r0, #0
    a410:	str	r3, [sp, #12]
    a414:	bl	8ff8 <_Znaj@plt>
    a418:	ldr	r2, [r5, #40]	; 0x28
    a41c:	ldr	r1, [sp, #12]
    a420:	lsl	r2, r2, #2
    a424:	str	r0, [r5, #36]	; 0x24
    a428:	bl	8fa4 <memcpy@plt>
    a42c:	ldr	r3, [r5, #40]	; 0x28
    a430:	cmp	r8, r3
    a434:	lslge	r2, r3, #2
    a438:	movge	r0, #0
    a43c:	blt	a458 <fputs@plt+0x1340>
    a440:	add	r3, r3, #1
    a444:	ldr	r1, [r5, #36]	; 0x24
    a448:	cmp	r3, fp
    a44c:	str	r0, [r1, r2]
    a450:	add	r2, r2, #4
    a454:	bne	a440 <fputs@plt+0x1328>
    a458:	ldr	r3, [sp, #12]
    a45c:	cmp	r3, #0
    a460:	beq	a46c <fputs@plt+0x1354>
    a464:	ldr	r0, [sp, #12]
    a468:	bl	9064 <_ZdaPv@plt>
    a46c:	str	fp, [r5, #40]	; 0x28
    a470:	b	a33c <fputs@plt+0x1224>
    a474:	cmp	r3, #0
    a478:	beq	a300 <fputs@plt+0x11e8>
    a47c:	ldr	r8, [r5, #48]	; 0x30
    a480:	b	a34c <fputs@plt+0x1234>
    a484:	movw	r1, #23504	; 0x5bd0
    a488:	movw	r0, #24432	; 0x5f70
    a48c:	movt	r1, #2
    a490:	movt	r0, #1
    a494:	mov	r2, r1
    a498:	mov	r3, r1
    a49c:	add	sp, sp, #20
    a4a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a4a4:	b	f7a8 <fputs@plt+0x6690>
    a4a8:	movw	r1, #23504	; 0x5bd0
    a4ac:	movt	r1, #2
    a4b0:	movw	r0, #24488	; 0x5fa8
    a4b4:	movt	r0, #1
    a4b8:	mov	r2, r1
    a4bc:	mov	r3, r1
    a4c0:	bl	f808 <fputs@plt+0x66f0>
    a4c4:	ldr	r1, [fp]
    a4c8:	b	a324 <fputs@plt+0x120c>
    a4cc:	movw	r1, #23504	; 0x5bd0
    a4d0:	movw	r0, #24544	; 0x5fe0
    a4d4:	movt	r1, #2
    a4d8:	movt	r0, #1
    a4dc:	b	a494 <fputs@plt+0x137c>
    a4e0:	push	{r4, r5, r6, r7, r8, lr}
    a4e4:	sub	sp, sp, #16
    a4e8:	movw	ip, #8464	; 0x2110
    a4ec:	movt	ip, #2
    a4f0:	ldr	r5, [sp, #40]	; 0x28
    a4f4:	mov	r7, r0
    a4f8:	mov	r8, r1
    a4fc:	ldr	r1, [ip]
    a500:	mov	r6, r2
    a504:	mov	r4, r3
    a508:	mov	r0, r5
    a50c:	bl	9088 <__aeabi_idivmod@plt>
    a510:	cmp	r1, #0
    a514:	beq	a534 <fputs@plt+0x141c>
    a518:	movw	r1, #23504	; 0x5bd0
    a51c:	movt	r1, #2
    a520:	movw	r0, #24584	; 0x6008
    a524:	movt	r0, #1
    a528:	mov	r2, r1
    a52c:	mov	r3, r1
    a530:	bl	f808 <fputs@plt+0x66f0>
    a534:	mov	r1, r8
    a538:	mov	r0, r6
    a53c:	bl	10a70 <fputs@plt+0x7958>
    a540:	ldrb	r8, [r6, #68]	; 0x44
    a544:	ldr	lr, [r4, #24]
    a548:	mov	r2, r5
    a54c:	ldr	r6, [r4, #12]
    a550:	ldr	ip, [r4, #28]
    a554:	ldr	r3, [r4, #8]
    a558:	str	r8, [sp, #12]
    a55c:	stm	sp, {r6, lr}
    a560:	str	ip, [sp, #8]
    a564:	mov	r1, r0
    a568:	mov	r0, r7
    a56c:	bl	a2a8 <fputs@plt+0x1190>
    a570:	add	sp, sp, #16
    a574:	pop	{r4, r5, r6, r7, r8, pc}
    a578:	push	{r4, r5, r6, r7, lr}
    a57c:	movw	r5, #12304	; 0x3010
    a580:	movt	r5, #2
    a584:	sub	sp, sp, #28
    a588:	cmp	r3, #117	; 0x75
    a58c:	mov	r4, r2
    a590:	ldr	ip, [r5]
    a594:	str	ip, [sp, #20]
    a598:	beq	a748 <fputs@plt+0x1630>
    a59c:	cmp	r3, #112	; 0x70
    a5a0:	beq	a5bc <fputs@plt+0x14a4>
    a5a4:	ldr	r2, [sp, #20]
    a5a8:	ldr	r3, [r5]
    a5ac:	cmp	r2, r3
    a5b0:	bne	a7dc <fputs@plt+0x16c4>
    a5b4:	add	sp, sp, #28
    a5b8:	pop	{r4, r5, r6, r7, pc}
    a5bc:	ldrb	r3, [r1]
    a5c0:	cmp	r3, #10
    a5c4:	cmpne	r3, #32
    a5c8:	bne	a5e4 <fputs@plt+0x14cc>
    a5cc:	add	r2, r1, #1
    a5d0:	mov	r1, r2
    a5d4:	ldrb	r3, [r2], #1
    a5d8:	cmp	r3, #32
    a5dc:	cmpne	r3, #10
    a5e0:	beq	a5d0 <fputs@plt+0x14b8>
    a5e4:	cmp	r3, #0
    a5e8:	cmpne	r3, #58	; 0x3a
    a5ec:	beq	a71c <fputs@plt+0x1604>
    a5f0:	cmp	r3, #32
    a5f4:	beq	a604 <fputs@plt+0x14ec>
    a5f8:	cmp	r3, #10
    a5fc:	addne	r2, r1, #1
    a600:	bne	a618 <fputs@plt+0x1500>
    a604:	mov	r4, r1
    a608:	mov	r2, #0
    a60c:	b	a63c <fputs@plt+0x1524>
    a610:	cmp	r3, #10
    a614:	beq	a638 <fputs@plt+0x1520>
    a618:	mov	r4, r2
    a61c:	add	r2, r2, #1
    a620:	ldrb	r3, [r4]
    a624:	cmp	r3, #58	; 0x3a
    a628:	cmpne	r3, #0
    a62c:	beq	a720 <fputs@plt+0x1608>
    a630:	cmp	r3, #32
    a634:	bne	a610 <fputs@plt+0x14f8>
    a638:	rsb	r2, r1, r4
    a63c:	mov	r0, r1
    a640:	movw	r1, #24644	; 0x6044
    a644:	movt	r1, #1
    a648:	bl	90b8 <strncmp@plt>
    a64c:	cmp	r0, #0
    a650:	bne	a728 <fputs@plt+0x1610>
    a654:	ldrb	r3, [r4, #1]
    a658:	add	r0, r4, #1
    a65c:	cmp	r3, #32
    a660:	cmpne	r3, #10
    a664:	bne	a680 <fputs@plt+0x1568>
    a668:	add	r4, r4, #2
    a66c:	mov	r0, r4
    a670:	ldrb	r3, [r4], #1
    a674:	cmp	r3, #32
    a678:	cmpne	r3, #10
    a67c:	beq	a66c <fputs@plt+0x1554>
    a680:	tst	r3, #223	; 0xdf
    a684:	beq	a77c <fputs@plt+0x1664>
    a688:	cmp	r3, #10
    a68c:	moveq	r4, r0
    a690:	beq	a6bc <fputs@plt+0x15a4>
    a694:	add	r1, r0, #1
    a698:	b	a6a4 <fputs@plt+0x158c>
    a69c:	cmp	r2, #10
    a6a0:	beq	a6b4 <fputs@plt+0x159c>
    a6a4:	mov	r4, r1
    a6a8:	ldrb	r2, [r1], #1
    a6ac:	tst	r2, #223	; 0xdf
    a6b0:	bne	a69c <fputs@plt+0x1584>
    a6b4:	cmp	r3, #0
    a6b8:	beq	a784 <fputs@plt+0x166c>
    a6bc:	movw	r1, #24712	; 0x6088
    a6c0:	rsb	r2, r0, r4
    a6c4:	movt	r1, #1
    a6c8:	bl	90b8 <strncmp@plt>
    a6cc:	cmp	r0, #0
    a6d0:	bne	a5a4 <fputs@plt+0x148c>
    a6d4:	ldrb	r3, [r4]
    a6d8:	cmp	r3, #32
    a6dc:	cmpne	r3, #10
    a6e0:	bne	a6fc <fputs@plt+0x15e4>
    a6e4:	add	r2, r4, #1
    a6e8:	mov	r4, r2
    a6ec:	ldrb	r3, [r2], #1
    a6f0:	cmp	r3, #32
    a6f4:	cmpne	r3, #10
    a6f8:	beq	a6e8 <fputs@plt+0x15d0>
    a6fc:	cmp	r3, #0
    a700:	bne	a7a4 <fputs@plt+0x168c>
    a704:	movw	r3, #12376	; 0x3058
    a708:	movt	r3, #2
    a70c:	mov	r2, #0
    a710:	str	r2, [r3]
    a714:	bl	96ec <fputs@plt+0x5d4>
    a718:	b	a5a4 <fputs@plt+0x148c>
    a71c:	mov	r4, r1
    a720:	cmp	r3, #0
    a724:	bne	a638 <fputs@plt+0x1520>
    a728:	movw	r1, #23504	; 0x5bd0
    a72c:	movt	r1, #2
    a730:	movw	r0, #24648	; 0x6048
    a734:	movt	r0, #1
    a738:	mov	r2, r1
    a73c:	mov	r3, r1
    a740:	bl	f7a8 <fputs@plt+0x6690>
    a744:	b	a5a4 <fputs@plt+0x148c>
    a748:	ldr	r7, [r2, #12]
    a74c:	mov	ip, #16
    a750:	ldr	r6, [r4, #24]
    a754:	ldr	lr, [r4, #28]
    a758:	ldrb	r1, [r1]
    a75c:	ldr	r3, [r2, #8]
    a760:	mov	r2, #0
    a764:	str	r7, [sp]
    a768:	sub	r1, r1, #48	; 0x30
    a76c:	stmib	sp, {r6, lr}
    a770:	str	ip, [sp, #12]
    a774:	bl	a2a8 <fputs@plt+0x1190>
    a778:	b	a5a4 <fputs@plt+0x148c>
    a77c:	mov	r4, r0
    a780:	b	a6b4 <fputs@plt+0x159c>
    a784:	movw	r1, #23504	; 0x5bd0
    a788:	movt	r1, #2
    a78c:	movw	r0, #24688	; 0x6070
    a790:	movt	r0, #1
    a794:	mov	r2, r1
    a798:	mov	r3, r1
    a79c:	bl	f7a8 <fputs@plt+0x6690>
    a7a0:	b	a5a4 <fputs@plt+0x148c>
    a7a4:	mov	r0, r4
    a7a8:	movw	r1, #24716	; 0x608c
    a7ac:	add	r2, sp, #16
    a7b0:	movt	r1, #1
    a7b4:	bl	8f98 <sscanf@plt>
    a7b8:	cmp	r0, #1
    a7bc:	bne	a704 <fputs@plt+0x15ec>
    a7c0:	ldr	r3, [sp, #16]
    a7c4:	cmp	r3, #0
    a7c8:	bne	a704 <fputs@plt+0x15ec>
    a7cc:	movw	r3, #12376	; 0x3058
    a7d0:	movt	r3, #2
    a7d4:	str	r0, [r3]
    a7d8:	b	a714 <fputs@plt+0x15fc>
    a7dc:	bl	9028 <__stack_chk_fail@plt>
    a7e0:	mov	ip, r1
    a7e4:	mov	r1, #0
    a7e8:	push	{r4, r5, lr}
    a7ec:	sub	sp, sp, #20
    a7f0:	ldr	r3, [ip, #8]
    a7f4:	mov	lr, #32
    a7f8:	ldr	r5, [ip, #12]
    a7fc:	mov	r2, r1
    a800:	ldr	r4, [ip, #24]
    a804:	ldr	ip, [ip, #28]
    a808:	str	r5, [sp]
    a80c:	stmib	sp, {r4, ip, lr}
    a810:	bl	a2a8 <fputs@plt+0x1190>
    a814:	add	sp, sp, #20
    a818:	pop	{r4, r5, pc}
    a81c:	mov	ip, r1
    a820:	mov	r1, #0
    a824:	push	{r4, r5, lr}
    a828:	sub	sp, sp, #20
    a82c:	ldr	r3, [ip, #8]
    a830:	mov	lr, #32
    a834:	ldr	r5, [ip, #12]
    a838:	mov	r2, r1
    a83c:	ldr	r4, [ip, #24]
    a840:	ldr	ip, [ip, #28]
    a844:	str	r5, [sp]
    a848:	stmib	sp, {r4, ip, lr}
    a84c:	bl	a2a8 <fputs@plt+0x1190>
    a850:	add	sp, sp, #20
    a854:	pop	{r4, r5, pc}
    a858:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a85c:	subs	r9, r3, #0
    a860:	sub	sp, sp, #36	; 0x24
    a864:	mov	sl, r2
    a868:	mov	r8, r0
    a86c:	str	r1, [sp, #24]
    a870:	ldr	r7, [sp, #76]	; 0x4c
    a874:	ldr	r6, [sp, #80]	; 0x50
    a878:	ldr	ip, [sp, #72]	; 0x48
    a87c:	bne	a8f8 <fputs@plt+0x17e0>
    a880:	cmp	ip, #0
    a884:	addlt	r9, r2, ip
    a888:	rsblt	ip, ip, #0
    a88c:	blt	a9cc <fputs@plt+0x18b4>
    a890:	bne	a9c4 <fputs@plt+0x18ac>
    a894:	movw	r5, #8428	; 0x20ec
    a898:	movw	r4, #8464	; 0x2110
    a89c:	movt	r5, #2
    a8a0:	movt	r4, #2
    a8a4:	str	r2, [sp]
    a8a8:	mov	ip, #196	; 0xc4
    a8ac:	ldr	r1, [r5, #16]
    a8b0:	ldr	r3, [sp, #24]
    a8b4:	ldr	r2, [r4]
    a8b8:	str	r7, [sp, #4]
    a8bc:	str	r6, [sp, #8]
    a8c0:	str	ip, [sp, #12]
    a8c4:	bl	a2a8 <fputs@plt+0x1190>
    a8c8:	mov	ip, #200	; 0xc8
    a8cc:	ldr	r1, [r5, #12]
    a8d0:	mov	r0, r8
    a8d4:	ldr	r2, [r4]
    a8d8:	ldr	r3, [sp, #24]
    a8dc:	str	sl, [sp]
    a8e0:	str	r7, [sp, #4]
    a8e4:	str	r6, [sp, #8]
    a8e8:	str	ip, [sp, #12]
    a8ec:	bl	a2a8 <fputs@plt+0x1190>
    a8f0:	add	sp, sp, #36	; 0x24
    a8f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a8f8:	cmp	ip, #0
    a8fc:	bne	a8f0 <fputs@plt+0x17d8>
    a900:	cmp	r9, #0
    a904:	blt	aaa8 <fputs@plt+0x1990>
    a908:	beq	aabc <fputs@plt+0x19a4>
    a90c:	movw	r5, #8428	; 0x20ec
    a910:	movw	r4, #8464	; 0x2110
    a914:	movt	r5, #2
    a918:	movt	r4, #2
    a91c:	mov	ip, #72	; 0x48
    a920:	str	sl, [sp]
    a924:	ldr	r2, [r4]
    a928:	mov	r0, r8
    a92c:	str	ip, [sp, #12]
    a930:	ldr	r1, [r5, #12]
    a934:	ldr	r3, [sp, #24]
    a938:	str	r7, [sp, #4]
    a93c:	str	r6, [sp, #8]
    a940:	bl	a2a8 <fputs@plt+0x1190>
    a944:	ldr	r2, [r4]
    a948:	ldr	ip, [sp, #24]
    a94c:	rsb	r9, r2, r9
    a950:	cmp	r9, #0
    a954:	add	fp, ip, r2
    a958:	ble	a998 <fputs@plt+0x1880>
    a95c:	ldr	r1, [r5, #12]
    a960:	mov	r3, fp
    a964:	mov	ip, #200	; 0xc8
    a968:	str	sl, [sp]
    a96c:	mov	r0, r8
    a970:	str	r7, [sp, #4]
    a974:	str	r6, [sp, #8]
    a978:	str	ip, [sp, #12]
    a97c:	bl	a2a8 <fputs@plt+0x1190>
    a980:	ldr	r1, [r4]
    a984:	rsb	r9, r1, r9
    a988:	add	fp, fp, r1
    a98c:	cmp	r9, #0
    a990:	mov	r2, r1
    a994:	bgt	a95c <fputs@plt+0x1844>
    a998:	mov	ip, #136	; 0x88
    a99c:	ldr	r1, [r5, #12]
    a9a0:	mov	r0, r8
    a9a4:	str	sl, [sp]
    a9a8:	str	r7, [sp, #4]
    a9ac:	mov	r3, fp
    a9b0:	str	r6, [sp, #8]
    a9b4:	str	ip, [sp, #12]
    a9b8:	bl	a2a8 <fputs@plt+0x1190>
    a9bc:	add	sp, sp, #36	; 0x24
    a9c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a9c4:	ldr	ip, [sp, #72]	; 0x48
    a9c8:	mov	r9, r2
    a9cc:	movw	r5, #8428	; 0x20ec
    a9d0:	movw	r4, #8464	; 0x2110
    a9d4:	movt	r5, #2
    a9d8:	movt	r4, #2
    a9dc:	movw	fp, #8460	; 0x210c
    a9e0:	movt	fp, #2
    a9e4:	str	r9, [sp]
    a9e8:	mov	r3, #68	; 0x44
    a9ec:	ldr	r1, [r5, #16]
    a9f0:	mov	r0, r8
    a9f4:	str	r3, [sp, #12]
    a9f8:	ldr	r2, [r4]
    a9fc:	ldr	r3, [sp, #24]
    aa00:	str	r7, [sp, #4]
    aa04:	str	r6, [sp, #8]
    aa08:	str	ip, [sp, #20]
    aa0c:	bl	a2a8 <fputs@plt+0x1190>
    aa10:	ldr	r3, [fp]
    aa14:	ldr	ip, [sp, #20]
    aa18:	add	r9, r9, r3
    aa1c:	rsb	ip, r3, ip
    aa20:	cmp	ip, #0
    aa24:	ble	aa70 <fputs@plt+0x1958>
    aa28:	str	sl, [sp, #28]
    aa2c:	mov	sl, ip
    aa30:	ldr	r3, [sp, #24]
    aa34:	mov	ip, #196	; 0xc4
    aa38:	str	r9, [sp]
    aa3c:	mov	r0, r8
    aa40:	ldr	r1, [r5, #16]
    aa44:	ldr	r2, [r4]
    aa48:	str	r7, [sp, #4]
    aa4c:	str	r6, [sp, #8]
    aa50:	str	ip, [sp, #12]
    aa54:	bl	a2a8 <fputs@plt+0x1190>
    aa58:	ldr	r3, [fp]
    aa5c:	rsb	sl, r3, sl
    aa60:	add	r9, r9, r3
    aa64:	cmp	sl, #0
    aa68:	bgt	aa30 <fputs@plt+0x1918>
    aa6c:	ldr	sl, [sp, #28]
    aa70:	mov	ip, #132	; 0x84
    aa74:	ldr	r1, [r5, #16]
    aa78:	str	ip, [sp, #12]
    aa7c:	mov	r0, r8
    aa80:	ldr	r2, [r4]
    aa84:	str	r9, [sp]
    aa88:	ldr	r3, [sp, #24]
    aa8c:	str	r7, [sp, #4]
    aa90:	str	r6, [sp, #8]
    aa94:	bl	a2a8 <fputs@plt+0x1190>
    aa98:	ldr	ip, [sp, #72]	; 0x48
    aa9c:	cmp	ip, #0
    aaa0:	beq	a8c8 <fputs@plt+0x17b0>
    aaa4:	b	a8f0 <fputs@plt+0x17d8>
    aaa8:	ldr	ip, [sp, #24]
    aaac:	add	ip, ip, r9
    aab0:	rsb	r9, r9, #0
    aab4:	str	ip, [sp, #24]
    aab8:	b	a90c <fputs@plt+0x17f4>
    aabc:	movw	r5, #8428	; 0x20ec
    aac0:	movw	r4, #8464	; 0x2110
    aac4:	movt	r5, #2
    aac8:	movt	r4, #2
    aacc:	b	a8c8 <fputs@plt+0x17b0>
    aad0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    aad4:	ands	sl, r2, #1
    aad8:	sub	sp, sp, #28
    aadc:	mov	r8, r0
    aae0:	mov	fp, r3
    aae4:	bne	abe4 <fputs@plt+0x1acc>
    aae8:	cmp	r2, #0
    aaec:	beq	ac08 <fputs@plt+0x1af0>
    aaf0:	movgt	r3, r1
    aaf4:	movgt	r7, sl
    aaf8:	movgt	r6, sl
    aafc:	ble	ac1c <fputs@plt+0x1b04>
    ab00:	ldm	r3, {r0, ip}
    ab04:	cmp	r0, #0
    ab08:	beq	ab14 <fputs@plt+0x19fc>
    ab0c:	cmp	ip, #0
    ab10:	bne	abdc <fputs@plt+0x1ac4>
    ab14:	add	sl, sl, #2
    ab18:	add	r6, r6, r0
    ab1c:	cmp	r2, sl
    ab20:	add	r7, r7, ip
    ab24:	add	r3, r3, #8
    ab28:	bgt	ab00 <fputs@plt+0x19e8>
    ab2c:	cmp	r7, #0
    ab30:	cmpne	r6, #0
    ab34:	moveq	r7, #0
    ab38:	movne	r7, #1
    ab3c:	bne	abdc <fputs@plt+0x1ac4>
    ab40:	ldr	r3, [fp, #8]
    ab44:	sub	r9, r2, #1
    ab48:	ldr	sl, [fp, #12]
    ab4c:	bic	r9, r9, #1
    ab50:	add	r9, r9, #2
    ab54:	mov	r4, r1
    ab58:	mov	r6, r3
    ab5c:	str	r3, [sp, #20]
    ab60:	mov	r5, sl
    ab64:	ldr	lr, [r4, #4]
    ab68:	mov	r1, r6
    ab6c:	ldr	r2, [fp, #24]
    ab70:	add	r7, r7, #2
    ab74:	ldr	ip, [fp, #28]
    ab78:	mov	r0, r8
    ab7c:	ldr	r3, [r4]
    ab80:	str	r2, [sp, #4]
    ab84:	mov	r2, r5
    ab88:	str	lr, [sp]
    ab8c:	str	ip, [sp, #8]
    ab90:	bl	a858 <fputs@plt+0x1740>
    ab94:	ldm	r4, {r2, r3}
    ab98:	cmp	r7, r9
    ab9c:	add	r4, r4, #8
    aba0:	add	r6, r6, r2
    aba4:	add	r5, r5, r3
    aba8:	bne	ab64 <fputs@plt+0x1a4c>
    abac:	ldr	r2, [sp, #20]
    abb0:	rsb	sl, r5, sl
    abb4:	rsb	r3, r6, r2
    abb8:	ldr	lr, [fp, #24]
    abbc:	mov	r0, r8
    abc0:	ldr	ip, [fp, #28]
    abc4:	mov	r1, r6
    abc8:	str	sl, [sp]
    abcc:	mov	r2, r5
    abd0:	str	lr, [sp, #4]
    abd4:	str	ip, [sp, #8]
    abd8:	bl	a858 <fputs@plt+0x1740>
    abdc:	add	sp, sp, #28
    abe0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    abe4:	movw	r1, #23504	; 0x5bd0
    abe8:	movw	r0, #24720	; 0x6090
    abec:	movt	r1, #2
    abf0:	movt	r0, #1
    abf4:	mov	r2, r1
    abf8:	mov	r3, r1
    abfc:	add	sp, sp, #28
    ac00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ac04:	b	f7a8 <fputs@plt+0x6690>
    ac08:	movw	r1, #23504	; 0x5bd0
    ac0c:	movw	r0, #24768	; 0x60c0
    ac10:	movt	r1, #2
    ac14:	movt	r0, #1
    ac18:	b	abf4 <fputs@plt+0x1adc>
    ac1c:	ldr	r6, [fp, #8]
    ac20:	mov	r3, sl
    ac24:	ldr	r5, [fp, #12]
    ac28:	b	abb8 <fputs@plt+0x1aa0>
    ac2c:	cmp	r2, #2
    ac30:	push	{r4, r5, lr}
    ac34:	sub	sp, sp, #20
    ac38:	beq	ac60 <fputs@plt+0x1b48>
    ac3c:	movw	r1, #23504	; 0x5bd0
    ac40:	movt	r1, #2
    ac44:	movw	r0, #24796	; 0x60dc
    ac48:	movt	r0, #1
    ac4c:	mov	r2, r1
    ac50:	mov	r3, r1
    ac54:	add	sp, sp, #20
    ac58:	pop	{r4, r5, lr}
    ac5c:	b	f7a8 <fputs@plt+0x6690>
    ac60:	ldr	ip, [r3, #8]
    ac64:	ldr	r5, [r1]
    ac68:	ldr	r4, [r1, #4]
    ac6c:	ldr	lr, [r3, #24]
    ac70:	mov	r1, ip
    ac74:	ldr	ip, [r3, #28]
    ac78:	ldr	r2, [r3, #12]
    ac7c:	mov	r3, r5
    ac80:	stm	sp, {r4, lr}
    ac84:	str	ip, [sp, #8]
    ac88:	bl	a858 <fputs@plt+0x1740>
    ac8c:	add	sp, sp, #20
    ac90:	pop	{r4, r5, pc}
    ac94:	movw	ip, #8428	; 0x20ec
    ac98:	movt	ip, #2
    ac9c:	push	{r4}		; (str r4, [sp, #-4]!)
    aca0:	ldr	ip, [ip, #20]
    aca4:	ldr	r4, [sp, #4]
    aca8:	cmp	ip, #0
    acac:	beq	acc0 <fputs@plt+0x1ba8>
    acb0:	cmp	r1, #108	; 0x6c
    acb4:	beq	acdc <fputs@plt+0x1bc4>
    acb8:	cmp	r1, #112	; 0x70
    acbc:	beq	acc8 <fputs@plt+0x1bb0>
    acc0:	pop	{r4}		; (ldr r4, [sp], #4)
    acc4:	bx	lr
    acc8:	mov	r1, r2
    accc:	mov	r2, r3
    acd0:	mov	r3, r4
    acd4:	pop	{r4}		; (ldr r4, [sp], #4)
    acd8:	b	aad0 <fputs@plt+0x19b8>
    acdc:	mov	r1, r2
    ace0:	mov	r2, r3
    ace4:	mov	r3, r4
    ace8:	pop	{r4}		; (ldr r4, [sp], #4)
    acec:	b	ac2c <fputs@plt+0x1b14>
    acf0:	movw	r3, #23560	; 0x5c08
    acf4:	movt	r3, #2
    acf8:	push	{r4, lr}
    acfc:	movw	r4, #12304	; 0x3010
    ad00:	movt	r4, #2
    ad04:	ldr	r3, [r3]
    ad08:	sub	sp, sp, #16
    ad0c:	ldr	r2, [r4]
    ad10:	cmp	r3, #0
    ad14:	str	r2, [sp, #12]
    ad18:	beq	ad24 <fputs@plt+0x1c0c>
    ad1c:	cmp	r1, #127	; 0x7f
    ad20:	bhi	ad50 <fputs@plt+0x1c38>
    ad24:	movw	r3, #12364	; 0x304c
    ad28:	movt	r3, #2
    ad2c:	mov	r0, r1
    ad30:	ldr	r1, [r3]
    ad34:	bl	90e8 <_IO_putc@plt>
    ad38:	ldr	r2, [sp, #12]
    ad3c:	ldr	r3, [r4]
    ad40:	cmp	r2, r3
    ad44:	bne	ae58 <fputs@plt+0x1d40>
    ad48:	add	sp, sp, #16
    ad4c:	pop	{r4, pc}
    ad50:	cmp	r1, #2048	; 0x800
    ad54:	bcc	ade0 <fputs@plt+0x1cc8>
    ad58:	cmp	r1, #65536	; 0x10000
    ad5c:	bcs	adf8 <fputs@plt+0x1ce0>
    ad60:	lsr	r3, r1, #12
    ad64:	mov	r0, #2
    ad68:	mvn	r3, r3, lsl #27
    ad6c:	mvn	r3, r3, lsr #27
    ad70:	strb	r3, [sp, #4]
    ad74:	sub	r2, r0, #1
    ad78:	add	lr, sp, #4
    ad7c:	mov	ip, r0
    ad80:	add	r2, r2, r2, lsl #1
    ad84:	lsl	r2, r2, #1
    ad88:	lsr	r3, r1, r2
    ad8c:	sub	ip, ip, #1
    ad90:	and	r3, r3, #63	; 0x3f
    ad94:	cmp	ip, #0
    ad98:	sub	r2, r2, #6
    ad9c:	mvn	r3, r3, lsl #25
    ada0:	mvn	r3, r3, lsr #25
    ada4:	strb	r3, [lr, #1]!
    ada8:	bgt	ad88 <fputs@plt+0x1c70>
    adac:	cmp	r0, #1
    adb0:	movge	r2, r0
    adb4:	movlt	r2, #1
    adb8:	add	r1, sp, #16
    adbc:	add	r2, r1, r2
    adc0:	movw	r3, #12364	; 0x304c
    adc4:	movt	r3, #2
    adc8:	add	r0, sp, #4
    adcc:	ldr	r1, [r3]
    add0:	mov	r3, #0
    add4:	strb	r3, [r2, #-11]
    add8:	bl	9118 <fputs@plt>
    addc:	b	ad38 <fputs@plt+0x1c20>
    ade0:	lsr	r3, r1, #6
    ade4:	mov	r0, #1
    ade8:	mvn	r3, r3, lsl #26
    adec:	mvn	r3, r3, lsr #26
    adf0:	strb	r3, [sp, #4]
    adf4:	b	ad74 <fputs@plt+0x1c5c>
    adf8:	cmp	r1, #2097152	; 0x200000
    adfc:	bcc	ae20 <fputs@plt+0x1d08>
    ae00:	cmn	r1, #-67108863	; 0xfc000001
    ae04:	bhi	ae38 <fputs@plt+0x1d20>
    ae08:	lsr	r3, r1, #24
    ae0c:	mov	r0, #4
    ae10:	mvn	r3, r3, lsl #29
    ae14:	mvn	r3, r3, lsr #29
    ae18:	strb	r3, [sp, #4]
    ae1c:	b	ad74 <fputs@plt+0x1c5c>
    ae20:	lsr	r3, r1, #18
    ae24:	mov	r0, #3
    ae28:	mvn	r3, r3, lsl #28
    ae2c:	mvn	r3, r3, lsr #28
    ae30:	strb	r3, [sp, #4]
    ae34:	b	ad74 <fputs@plt+0x1c5c>
    ae38:	cmp	r1, #0
    ae3c:	blt	ad38 <fputs@plt+0x1c20>
    ae40:	lsr	r3, r1, #30
    ae44:	mov	r0, #5
    ae48:	mvn	r3, r3, lsl #30
    ae4c:	mvn	r3, r3, lsr #30
    ae50:	strb	r3, [sp, #4]
    ae54:	b	ad74 <fputs@plt+0x1c5c>
    ae58:	bl	9028 <__stack_chk_fail@plt>
    ae5c:	movw	r3, #12376	; 0x3058
    ae60:	movt	r3, #2
    ae64:	push	{r4, lr}
    ae68:	mov	r4, r0
    ae6c:	ldr	r3, [r3]
    ae70:	cmp	r3, #0
    ae74:	beq	aea0 <fputs@plt+0x1d88>
    ae78:	cmp	r2, #0
    ae7c:	bne	aeb8 <fputs@plt+0x1da0>
    ae80:	movw	r1, #23504	; 0x5bd0
    ae84:	movt	r1, #2
    ae88:	movw	r0, #24828	; 0x60fc
    ae8c:	movt	r0, #1
    ae90:	mov	r2, r1
    ae94:	mov	r3, r1
    ae98:	pop	{r4, lr}
    ae9c:	b	f7d8 <fputs@plt+0x66c0>
    aea0:	ldr	r3, [r0, #60]	; 0x3c
    aea4:	cmp	r3, #0
    aea8:	beq	aed4 <fputs@plt+0x1dbc>
    aeac:	mov	r3, #1
    aeb0:	str	r3, [r4, #60]	; 0x3c
    aeb4:	pop	{r4, pc}
    aeb8:	bl	acf0 <fputs@plt+0x1bd8>
    aebc:	movw	r3, #12364	; 0x304c
    aec0:	movt	r3, #2
    aec4:	mov	r0, #8
    aec8:	pop	{r4, lr}
    aecc:	ldr	r1, [r3]
    aed0:	b	90e8 <_IO_putc@plt>
    aed4:	movw	r3, #12364	; 0x304c
    aed8:	movt	r3, #2
    aedc:	movw	r0, #24872	; 0x6128
    aee0:	mov	r1, #1
    aee4:	ldr	r3, [r3]
    aee8:	mov	r2, #4
    aeec:	movt	r0, #1
    aef0:	bl	8fec <fwrite@plt>
    aef4:	b	aeac <fputs@plt+0x1d94>
    aef8:	cmn	r1, #1
    aefc:	push	{r3, r4, r5, r6, r7, lr}
    af00:	movw	r4, #12364	; 0x304c
    af04:	mov	r5, r1
    af08:	movt	r4, #2
    af0c:	mov	r6, r0
    af10:	mov	r7, r2
    af14:	beq	af68 <fputs@plt+0x1e50>
    af18:	ldr	r3, [r4]
    af1c:	mov	r2, #2
    af20:	mov	r1, #1
    af24:	movw	r0, #24888	; 0x6138
    af28:	movt	r0, #1
    af2c:	movw	r6, #12364	; 0x304c
    af30:	bl	8fec <fwrite@plt>
    af34:	movt	r6, #2
    af38:	cmp	r7, #0
    af3c:	ldr	r1, [r6]
    af40:	movne	r0, #52	; 0x34
    af44:	moveq	r0, #51	; 0x33
    af48:	bl	90e8 <_IO_putc@plt>
    af4c:	ldr	r1, [r4]
    af50:	add	r0, r5, #48	; 0x30
    af54:	bl	90e8 <_IO_putc@plt>
    af58:	ldr	r1, [r4]
    af5c:	mov	r0, #109	; 0x6d
    af60:	pop	{r3, r4, r5, r6, r7, lr}
    af64:	b	90e8 <_IO_putc@plt>
    af68:	ldr	r3, [r4]
    af6c:	movw	r0, #24880	; 0x6130
    af70:	mov	r1, #1
    af74:	movt	r0, #1
    af78:	mov	r2, #4
    af7c:	bl	8fec <fwrite@plt>
    af80:	ldr	r3, [r6, #60]	; 0x3c
    af84:	cmp	r3, #0
    af88:	bne	b014 <fputs@plt+0x1efc>
    af8c:	ldr	r3, [r6, #56]	; 0x38
    af90:	cmp	r3, #0
    af94:	beq	afd8 <fputs@plt+0x1ec0>
    af98:	movw	r3, #12376	; 0x3058
    af9c:	movt	r3, #2
    afa0:	ldr	r2, [r3, #4]
    afa4:	cmp	r2, #0
    afa8:	bne	aff8 <fputs@plt+0x1ee0>
    afac:	ldr	r3, [r3, #8]
    afb0:	mov	r2, #4
    afb4:	cmp	r3, #0
    afb8:	ldr	r3, [r4]
    afbc:	movwne	r0, #24376	; 0x5f38
    afc0:	movweq	r0, #24384	; 0x5f40
    afc4:	movne	r1, #1
    afc8:	movtne	r0, #1
    afcc:	moveq	r1, #1
    afd0:	movteq	r0, #1
    afd4:	bl	8fec <fwrite@plt>
    afd8:	cmp	r7, #0
    afdc:	ldrsbeq	r5, [r6, #53]	; 0x35
    afe0:	moveq	r7, #1
    afe4:	ldrsbne	r5, [r6, #52]	; 0x34
    afe8:	movne	r7, #0
    afec:	cmn	r5, #1
    aff0:	popeq	{r3, r4, r5, r6, r7, pc}
    aff4:	b	af18 <fputs@plt+0x1e00>
    aff8:	movw	r0, #24368	; 0x5f30
    affc:	mov	r1, #1
    b000:	mov	r2, #4
    b004:	ldr	r3, [r4]
    b008:	movt	r0, #1
    b00c:	bl	8fec <fwrite@plt>
    b010:	b	afd8 <fputs@plt+0x1ec0>
    b014:	movw	r0, #24872	; 0x6128
    b018:	mov	r1, #1
    b01c:	mov	r2, #4
    b020:	ldr	r3, [r4]
    b024:	movt	r0, #1
    b028:	bl	8fec <fwrite@plt>
    b02c:	b	af8c <fputs@plt+0x1e74>
    b030:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b034:	movw	r4, #8460	; 0x210c
    b038:	movt	r4, #2
    b03c:	sub	sp, sp, #20
    b040:	mov	r5, r1
    b044:	mov	r6, r0
    b048:	ldr	r7, [r4]
    b04c:	mov	r0, r1
    b050:	mov	r1, r7
    b054:	bl	9088 <__aeabi_idivmod@plt>
    b058:	cmp	r1, #0
    b05c:	moveq	r1, r7
    b060:	bne	b6f8 <fputs@plt+0x25e0>
    b064:	mov	r0, r5
    b068:	bl	907c <__aeabi_idiv@plt>
    b06c:	ldr	r1, [r6, #40]	; 0x28
    b070:	cmp	r1, #0
    b074:	str	r1, [sp, #8]
    b078:	str	r0, [sp, #12]
    b07c:	ble	b0c8 <fputs@plt+0x1fb0>
    b080:	ldr	r1, [sp, #8]
    b084:	ldr	r3, [r6, #36]	; 0x24
    b088:	sub	r2, r1, #-1073741823	; 0xc0000001
    b08c:	lsl	r1, r2, #2
    b090:	ldr	r2, [r3, r2, lsl #2]
    b094:	cmp	r2, #0
    b098:	bne	b14c <fputs@plt+0x2034>
    b09c:	add	r2, r1, #4
    b0a0:	ldr	r1, [sp, #8]
    b0a4:	add	r2, r3, r2
    b0a8:	b	b0b8 <fputs@plt+0x1fa0>
    b0ac:	ldr	r0, [r2, #-4]
    b0b0:	cmp	r0, #0
    b0b4:	bne	b148 <fputs@plt+0x2030>
    b0b8:	subs	r1, r1, #1
    b0bc:	sub	r2, r2, #4
    b0c0:	bne	b0ac <fputs@plt+0x1f94>
    b0c4:	str	r1, [sp, #8]
    b0c8:	movw	r8, #12376	; 0x3058
    b0cc:	movt	r8, #2
    b0d0:	ldr	r3, [r8, #40]	; 0x28
    b0d4:	cmp	r3, #0
    b0d8:	bne	b11c <fputs@plt+0x2004>
    b0dc:	ldr	r3, [sp, #12]
    b0e0:	ldr	r1, [sp, #8]
    b0e4:	cmp	r3, r1
    b0e8:	ble	b114 <fputs@plt+0x1ffc>
    b0ec:	ldr	r5, [sp, #12]
    b0f0:	movw	r7, #12364	; 0x304c
    b0f4:	ldr	r4, [sp, #8]
    b0f8:	movt	r7, #2
    b0fc:	add	r4, r4, #1
    b100:	mov	r0, #10
    b104:	ldr	r1, [r7]
    b108:	bl	90e8 <_IO_putc@plt>
    b10c:	cmp	r4, r5
    b110:	bne	b0fc <fputs@plt+0x1fe4>
    b114:	add	sp, sp, #20
    b118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b11c:	ldr	r2, [sp, #12]
    b120:	ldr	r3, [sp, #8]
    b124:	cmp	r2, r3
    b128:	ble	b114 <fputs@plt+0x1ffc>
    b12c:	movw	r3, #12364	; 0x304c
    b130:	movt	r3, #2
    b134:	mov	r0, #12
    b138:	ldr	r1, [r3]
    b13c:	add	sp, sp, #20
    b140:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b144:	b	90e8 <_IO_putc@plt>
    b148:	str	r1, [sp, #8]
    b14c:	movw	r8, #12376	; 0x3058
    b150:	movt	r8, #2
    b154:	movw	r7, #12364	; 0x304c
    b158:	movt	r7, #2
    b15c:	mov	sl, r8
    b160:	movw	r1, #8464	; 0x2110
    b164:	mov	r2, #0
    b168:	movt	r1, #2
    b16c:	str	r2, [sp]
    b170:	str	r1, [sp, #4]
    b174:	ldr	r2, [sp]
    b178:	ldr	r1, [sp]
    b17c:	ldr	r5, [r3, r2, lsl #2]
    b180:	mov	r2, #0
    b184:	str	r2, [r3, r1, lsl #2]
    b188:	cmp	r5, r2
    b18c:	bne	b198 <fputs@plt+0x2080>
    b190:	b	b560 <fputs@plt+0x2448>
    b194:	mov	r5, r3
    b198:	ldr	r3, [r5]
    b19c:	str	r2, [r5]
    b1a0:	mov	r2, r5
    b1a4:	cmp	r3, #0
    b1a8:	bne	b194 <fputs@plt+0x207c>
    b1ac:	str	r3, [r6, #56]	; 0x38
    b1b0:	mov	r4, r3
    b1b4:	str	r3, [r6, #60]	; 0x3c
    b1b8:	mvn	r3, #0
    b1bc:	strb	r3, [r6, #52]	; 0x34
    b1c0:	strb	r3, [r6, #53]	; 0x35
    b1c4:	ldrb	r2, [r5, #16]
    b1c8:	b	b1f8 <fputs@plt+0x20e0>
    b1cc:	ldr	r3, [r5, #12]
    b1d0:	adds	r3, r3, #0
    b1d4:	movne	r3, #1
    b1d8:	str	r3, [r6, #64]	; 0x40
    b1dc:	ldr	r3, [r8, #32]
    b1e0:	cmp	r9, #0
    b1e4:	str	r3, [r5]
    b1e8:	str	r5, [r8, #32]
    b1ec:	beq	b574 <fputs@plt+0x245c>
    b1f0:	ldrb	r2, [r9, #16]
    b1f4:	mov	r5, r9
    b1f8:	tst	r2, #16
    b1fc:	ldr	r9, [r5]
    b200:	bne	b1cc <fputs@plt+0x20b4>
    b204:	cmp	r9, #0
    b208:	ldr	r3, [r5, #8]
    b20c:	beq	b21c <fputs@plt+0x2104>
    b210:	ldr	r1, [r9, #8]
    b214:	cmp	r3, r1
    b218:	beq	b508 <fputs@plt+0x23f0>
    b21c:	cmp	r4, r3
    b220:	bgt	b2e8 <fputs@plt+0x21d0>
    b224:	ldr	r2, [r8, #36]	; 0x24
    b228:	cmp	r2, #0
    b22c:	beq	b46c <fputs@plt+0x2354>
    b230:	adds	r2, r4, #8
    b234:	addmi	r2, r4, #15
    b238:	bic	r2, r2, #7
    b23c:	cmp	r2, r3
    b240:	movle	r4, r2
    b244:	movle	fp, #0
    b248:	ble	b2cc <fputs@plt+0x21b4>
    b24c:	b	b46c <fputs@plt+0x2354>
    b250:	ldr	r3, [r8]
    b254:	cmp	r3, #0
    b258:	bne	b2a4 <fputs@plt+0x218c>
    b25c:	ldr	r3, [r6, #56]	; 0x38
    b260:	cmp	r3, #0
    b264:	beq	b2a4 <fputs@plt+0x218c>
    b268:	ldr	r3, [sl, #4]
    b26c:	cmp	r3, #0
    b270:	bne	b620 <fputs@plt+0x2508>
    b274:	ldr	r3, [sl, #8]
    b278:	mov	r2, #5
    b27c:	cmp	r3, #0
    b280:	ldr	r3, [r7]
    b284:	movwne	r0, #24972	; 0x618c
    b288:	movweq	r0, #24980	; 0x6194
    b28c:	movne	r1, #1
    b290:	movtne	r0, #1
    b294:	moveq	r1, #1
    b298:	movteq	r0, #1
    b29c:	bl	8fec <fwrite@plt>
    b2a0:	str	fp, [r6, #56]	; 0x38
    b2a4:	mov	r0, #9
    b2a8:	ldr	r1, [r7]
    b2ac:	bl	90e8 <_IO_putc@plt>
    b2b0:	adds	r2, r4, #8
    b2b4:	addmi	r2, r4, #15
    b2b8:	ldr	r3, [r5, #8]
    b2bc:	bic	r2, r2, #7
    b2c0:	cmp	r2, r3
    b2c4:	bgt	b46c <fputs@plt+0x2354>
    b2c8:	mov	r4, r2
    b2cc:	ldr	r3, [r6, #64]	; 0x40
    b2d0:	cmp	r3, #0
    b2d4:	beq	b250 <fputs@plt+0x2138>
    b2d8:	mov	r0, r6
    b2dc:	ldr	r1, [r5, #4]
    b2e0:	bl	a0e0 <fputs@plt+0xfc8>
    b2e4:	b	b2a4 <fputs@plt+0x218c>
    b2e8:	mov	r0, #8
    b2ec:	ldr	r1, [r7]
    b2f0:	bl	90e8 <_IO_putc@plt>
    b2f4:	ldr	r3, [r5, #8]
    b2f8:	sub	r4, r4, #1
    b2fc:	cmp	r4, r3
    b300:	bgt	b2e8 <fputs@plt+0x21d0>
    b304:	cmp	r4, r3
    b308:	beq	b31c <fputs@plt+0x2204>
    b30c:	movw	r1, #24320	; 0x5f00
    b310:	movw	r0, #773	; 0x305
    b314:	movt	r1, #1
    b318:	bl	e438 <fputs@plt+0x5320>
    b31c:	ldrb	r3, [r5, #16]
    b320:	tst	r3, #32
    b324:	beq	b37c <fputs@plt+0x2264>
    b328:	ldr	r2, [r8]
    b32c:	cmp	r2, #0
    b330:	bne	b1dc <fputs@plt+0x20c4>
    b334:	ldrsb	r3, [r6, #52]	; 0x34
    b338:	ldrsb	r1, [r5, #18]
    b33c:	cmp	r3, r1
    b340:	beq	b354 <fputs@plt+0x223c>
    b344:	mov	r0, r6
    b348:	bl	aef8 <fputs@plt+0x1de0>
    b34c:	ldrb	r3, [r5, #18]
    b350:	strb	r3, [r6, #52]	; 0x34
    b354:	ldrsb	r3, [r6, #53]	; 0x35
    b358:	ldrsb	r1, [r5, #17]
    b35c:	cmp	r3, r1
    b360:	beq	b1dc <fputs@plt+0x20c4>
    b364:	mov	r0, r6
    b368:	mov	r2, #1
    b36c:	bl	aef8 <fputs@plt+0x1de0>
    b370:	ldrb	r3, [r5, #17]
    b374:	strb	r3, [r6, #53]	; 0x35
    b378:	b	b1dc <fputs@plt+0x20c4>
    b37c:	tst	r3, #1
    b380:	bne	b60c <fputs@plt+0x24f4>
    b384:	ldr	r2, [r8]
    b388:	cmp	r2, #0
    b38c:	bne	b3e0 <fputs@plt+0x22c8>
    b390:	ldr	r2, [r6, #56]	; 0x38
    b394:	cmp	r2, #0
    b398:	beq	b3e0 <fputs@plt+0x22c8>
    b39c:	ldr	r3, [sl, #4]
    b3a0:	cmp	r3, #0
    b3a4:	bne	b690 <fputs@plt+0x2578>
    b3a8:	ldr	r3, [sl, #8]
    b3ac:	mov	r2, #5
    b3b0:	cmp	r3, #0
    b3b4:	ldr	r3, [r7]
    b3b8:	movwne	r0, #24972	; 0x618c
    b3bc:	movweq	r0, #24980	; 0x6194
    b3c0:	movne	r1, #1
    b3c4:	movtne	r0, #1
    b3c8:	moveq	r1, #1
    b3cc:	movteq	r0, #1
    b3d0:	bl	8fec <fwrite@plt>
    b3d4:	mov	r3, #0
    b3d8:	str	r3, [r6, #56]	; 0x38
    b3dc:	ldrb	r3, [r5, #16]
    b3e0:	tst	r3, #2
    b3e4:	bne	b5ec <fputs@plt+0x24d4>
    b3e8:	ldr	fp, [r8]
    b3ec:	cmp	fp, #0
    b3f0:	bne	b448 <fputs@plt+0x2330>
    b3f4:	ldr	r3, [r6, #60]	; 0x3c
    b3f8:	cmp	r3, #0
    b3fc:	bne	b670 <fputs@plt+0x2558>
    b400:	ldrsb	r3, [r6, #52]	; 0x34
    b404:	ldrsb	r1, [r5, #18]
    b408:	cmp	r3, r1
    b40c:	beq	b424 <fputs@plt+0x230c>
    b410:	mov	r0, r6
    b414:	mov	r2, #0
    b418:	bl	aef8 <fputs@plt+0x1de0>
    b41c:	ldrb	r3, [r5, #18]
    b420:	strb	r3, [r6, #52]	; 0x34
    b424:	ldrsb	r3, [r6, #53]	; 0x35
    b428:	ldrsb	r1, [r5, #17]
    b42c:	cmp	r3, r1
    b430:	beq	b448 <fputs@plt+0x2330>
    b434:	mov	r0, r6
    b438:	mov	r2, #1
    b43c:	bl	aef8 <fputs@plt+0x1de0>
    b440:	ldrb	r3, [r5, #17]
    b444:	strb	r3, [r6, #53]	; 0x35
    b448:	mov	r0, r6
    b44c:	ldr	r1, [r5, #12]
    b450:	bl	acf0 <fputs@plt+0x1bd8>
    b454:	ldr	r2, [sp, #4]
    b458:	ldr	r0, [r5, #4]
    b45c:	ldr	r1, [r2]
    b460:	bl	907c <__aeabi_idiv@plt>
    b464:	add	r4, r4, r0
    b468:	b	b1dc <fputs@plt+0x20c4>
    b46c:	cmp	r4, r3
    b470:	movlt	fp, #0
    b474:	blt	b4ec <fputs@plt+0x23d4>
    b478:	b	b304 <fputs@plt+0x21ec>
    b47c:	ldr	r3, [r8]
    b480:	cmp	r3, #0
    b484:	bne	b4d0 <fputs@plt+0x23b8>
    b488:	ldr	r3, [r6, #56]	; 0x38
    b48c:	cmp	r3, #0
    b490:	beq	b4d0 <fputs@plt+0x23b8>
    b494:	ldr	r3, [sl, #4]
    b498:	cmp	r3, #0
    b49c:	bne	b544 <fputs@plt+0x242c>
    b4a0:	ldr	r3, [sl, #8]
    b4a4:	mov	r2, #5
    b4a8:	cmp	r3, #0
    b4ac:	ldr	r3, [r7]
    b4b0:	movwne	r0, #24972	; 0x618c
    b4b4:	movweq	r0, #24980	; 0x6194
    b4b8:	movne	r1, #1
    b4bc:	movtne	r0, #1
    b4c0:	moveq	r1, #1
    b4c4:	movteq	r0, #1
    b4c8:	bl	8fec <fwrite@plt>
    b4cc:	str	fp, [r6, #56]	; 0x38
    b4d0:	mov	r0, #32
    b4d4:	ldr	r1, [r7]
    b4d8:	bl	90e8 <_IO_putc@plt>
    b4dc:	ldr	r3, [r5, #8]
    b4e0:	add	r4, r4, #1
    b4e4:	cmp	r3, r4
    b4e8:	ble	b304 <fputs@plt+0x21ec>
    b4ec:	ldr	r3, [r6, #64]	; 0x40
    b4f0:	cmp	r3, #0
    b4f4:	beq	b47c <fputs@plt+0x2364>
    b4f8:	mov	r0, r6
    b4fc:	ldr	r1, [r5, #4]
    b500:	bl	a0e0 <fputs@plt+0xfc8>
    b504:	b	b4d0 <fputs@plt+0x23b8>
    b508:	and	r1, r2, #12
    b50c:	cmp	r1, #8
    b510:	beq	b63c <fputs@plt+0x2524>
    b514:	cmp	r1, #0
    b518:	bne	b664 <fputs@plt+0x254c>
    b51c:	movw	r2, #8428	; 0x20ec
    b520:	movt	r2, #2
    b524:	ldr	r2, [r2, #24]
    b528:	cmp	r2, #0
    b52c:	bne	b21c <fputs@plt+0x2104>
    b530:	ldrb	r2, [r9, #16]
    b534:	ldr	r3, [r8, #32]
    b538:	str	r3, [r5]
    b53c:	str	r5, [r8, #32]
    b540:	b	b1f4 <fputs@plt+0x20dc>
    b544:	movw	r0, #24964	; 0x6184
    b548:	mov	r1, #1
    b54c:	mov	r2, #5
    b550:	ldr	r3, [r7]
    b554:	movt	r0, #1
    b558:	bl	8fec <fwrite@plt>
    b55c:	b	b4cc <fputs@plt+0x23b4>
    b560:	mvn	r3, #0
    b564:	str	r5, [r6, #56]	; 0x38
    b568:	str	r5, [r6, #60]	; 0x3c
    b56c:	strb	r3, [r6, #52]	; 0x34
    b570:	strb	r3, [r6, #53]	; 0x35
    b574:	ldr	r3, [r8]
    b578:	cmp	r3, #0
    b57c:	bne	b5bc <fputs@plt+0x24a4>
    b580:	ldr	r3, [r6, #60]	; 0x3c
    b584:	cmp	r3, #0
    b588:	bne	b5a4 <fputs@plt+0x248c>
    b58c:	ldr	r3, [r6, #56]	; 0x38
    b590:	cmp	r3, #0
    b594:	bne	b5a4 <fputs@plt+0x248c>
    b598:	ldrsh	r3, [r6, #52]	; 0x34
    b59c:	cmn	r3, #1
    b5a0:	beq	b5bc <fputs@plt+0x24a4>
    b5a4:	movw	r0, #24880	; 0x6130
    b5a8:	mov	r1, #1
    b5ac:	movt	r0, #1
    b5b0:	mov	r2, #4
    b5b4:	ldr	r3, [r7]
    b5b8:	bl	8fec <fwrite@plt>
    b5bc:	ldr	r3, [sp]
    b5c0:	mov	r0, #10
    b5c4:	ldr	r1, [r7]
    b5c8:	add	r3, r3, #1
    b5cc:	str	r3, [sp]
    b5d0:	bl	90e8 <_IO_putc@plt>
    b5d4:	ldr	r1, [sp, #8]
    b5d8:	ldr	r2, [sp]
    b5dc:	cmp	r1, r2
    b5e0:	ble	b0d0 <fputs@plt+0x1fb8>
    b5e4:	ldr	r3, [r6, #36]	; 0x24
    b5e8:	b	b174 <fputs@plt+0x205c>
    b5ec:	mov	r0, r6
    b5f0:	ldr	r1, [r5, #12]
    b5f4:	ldr	r2, [r5, #4]
    b5f8:	bl	ae5c <fputs@plt+0x1d44>
    b5fc:	ldr	r3, [r8]
    b600:	cmp	r3, #0
    b604:	beq	b400 <fputs@plt+0x22e8>
    b608:	b	b448 <fputs@plt+0x2330>
    b60c:	mov	r0, r6
    b610:	ldr	r1, [r5, #4]
    b614:	bl	a0e0 <fputs@plt+0xfc8>
    b618:	ldrb	r3, [r5, #16]
    b61c:	b	b3e0 <fputs@plt+0x22c8>
    b620:	movw	r0, #24964	; 0x6184
    b624:	mov	r1, #1
    b628:	mov	r2, #5
    b62c:	ldr	r3, [r7]
    b630:	movt	r0, #1
    b634:	bl	8fec <fwrite@plt>
    b638:	b	b2a0 <fputs@plt+0x2188>
    b63c:	ldrb	r0, [r9, #16]
    b640:	and	lr, r0, #12
    b644:	cmp	lr, #4
    b648:	beq	b6ac <fputs@plt+0x2594>
    b64c:	cmp	r1, lr
    b650:	bne	b51c <fputs@plt+0x2404>
    b654:	ldr	r3, [r5, #12]
    b658:	mov	r2, r0
    b65c:	str	r3, [r9, #12]
    b660:	b	b534 <fputs@plt+0x241c>
    b664:	ldrb	r0, [r9, #16]
    b668:	and	lr, r0, #12
    b66c:	b	b64c <fputs@plt+0x2534>
    b670:	movw	r0, #24988	; 0x619c
    b674:	mov	r1, #1
    b678:	movt	r0, #1
    b67c:	mov	r2, #5
    b680:	ldr	r3, [r7]
    b684:	bl	8fec <fwrite@plt>
    b688:	str	fp, [r6, #60]	; 0x3c
    b68c:	b	b5fc <fputs@plt+0x24e4>
    b690:	movw	r0, #24964	; 0x6184
    b694:	mov	r1, #1
    b698:	mov	r2, #5
    b69c:	ldr	r3, [r7]
    b6a0:	movt	r0, #1
    b6a4:	bl	8fec <fwrite@plt>
    b6a8:	b	b3d4 <fputs@plt+0x22bc>
    b6ac:	movw	r3, #23560	; 0x5c08
    b6b0:	movt	r3, #2
    b6b4:	ldr	r3, [r3]
    b6b8:	cmp	r3, #0
    b6bc:	beq	b6e8 <fputs@plt+0x25d0>
    b6c0:	and	lr, r2, #192	; 0xc0
    b6c4:	lsr	r1, r0, #6
    b6c8:	movw	r3, #24072	; 0x5e08
    b6cc:	movt	r3, #1
    b6d0:	add	r1, r1, lr, lsr #4
    b6d4:	mov	r2, r0
    b6d8:	add	r3, r3, r1, lsl #2
    b6dc:	ldr	r3, [r3, #84]	; 0x54
    b6e0:	str	r3, [r9, #12]
    b6e4:	b	b534 <fputs@plt+0x241c>
    b6e8:	mov	r3, #43	; 0x2b
    b6ec:	mov	r2, r0
    b6f0:	str	r3, [r9, #12]
    b6f4:	b	b534 <fputs@plt+0x241c>
    b6f8:	movw	r1, #23504	; 0x5bd0
    b6fc:	movt	r1, #2
    b700:	movw	r0, #24892	; 0x613c
    b704:	movt	r0, #1
    b708:	mov	r2, r1
    b70c:	mov	r3, r1
    b710:	bl	f7a8 <fputs@plt+0x6690>
    b714:	ldr	r1, [r4]
    b718:	b	b064 <fputs@plt+0x1f4c>
    b71c:	push	{r4, lr}
    b720:	mov	r0, #80	; 0x50
    b724:	bl	14da0 <_Znwj@@Base>
    b728:	mov	r4, r0
    b72c:	bl	9ef4 <fputs@plt+0xddc>
    b730:	mov	r0, r4
    b734:	pop	{r4, pc}
    b738:	mov	r0, r4
    b73c:	bl	14df0 <_ZdlPv@@Base>
    b740:	bl	8f44 <__cxa_end_cleanup@plt>
    b744:	bx	lr
    b748:	push	{r4, lr}
    b74c:	mov	r4, r0
    b750:	mov	r3, #4
    b754:	mov	r0, #16
    b758:	str	r3, [r4]
    b75c:	bl	8ff8 <_Znaj@plt>
    b760:	mov	r3, #0
    b764:	str	r3, [r4, #4]
    b768:	str	r0, [r4, #8]
    b76c:	mov	r0, r4
    b770:	pop	{r4, pc}
    b774:	push	{r3, r4, r5, lr}
    b778:	subs	r5, r1, #0
    b77c:	mov	r4, r0
    b780:	beq	b7ac <fputs@plt+0x2694>
    b784:	cmp	r5, #532676608	; 0x1fc00000
    b788:	str	r5, [r0]
    b78c:	mvnhi	r0, #0
    b790:	bls	b7cc <fputs@plt+0x26b4>
    b794:	bl	8ff8 <_Znaj@plt>
    b798:	mov	r3, #0
    b79c:	str	r3, [r4, #4]
    b7a0:	str	r0, [r4, #8]
    b7a4:	mov	r0, r4
    b7a8:	pop	{r3, r4, r5, pc}
    b7ac:	movw	r1, #23504	; 0x5bd0
    b7b0:	movt	r1, #2
    b7b4:	movw	r0, #25132	; 0x622c
    b7b8:	movt	r0, #1
    b7bc:	mov	r2, r1
    b7c0:	mov	r3, r1
    b7c4:	bl	f808 <fputs@plt+0x66f0>
    b7c8:	str	r5, [r4]
    b7cc:	lsl	r0, r5, #2
    b7d0:	b	b794 <fputs@plt+0x267c>
    b7d4:	push	{r4, lr}
    b7d8:	mov	r4, r0
    b7dc:	ldr	r0, [r0, #8]
    b7e0:	cmp	r0, #0
    b7e4:	beq	b7ec <fputs@plt+0x26d4>
    b7e8:	bl	9064 <_ZdaPv@plt>
    b7ec:	mov	r0, r4
    b7f0:	pop	{r4, pc}
    b7f4:	push	{r4, r5, r6, lr}
    b7f8:	mov	r4, r0
    b7fc:	ldm	r0, {r0, ip}
    b800:	mov	r6, r1
    b804:	cmp	ip, r0
    b808:	bcc	b888 <fputs@plt+0x2770>
    b80c:	lsl	r3, r0, #1
    b810:	str	r3, [r4]
    b814:	cmp	r3, #532676608	; 0x1fc00000
    b818:	ldr	r5, [r4, #8]
    b81c:	lslls	r0, r0, #3
    b820:	mvnhi	r0, #0
    b824:	bl	8ff8 <_Znaj@plt>
    b828:	ldr	ip, [r4, #4]
    b82c:	cmp	ip, #0
    b830:	movne	r3, #0
    b834:	str	r0, [r4, #8]
    b838:	movne	r2, r3
    b83c:	beq	b85c <fputs@plt+0x2744>
    b840:	ldr	ip, [r5, r3]
    b844:	add	r2, r2, #1
    b848:	str	ip, [r0, r3]
    b84c:	add	r3, r3, #4
    b850:	ldr	ip, [r4, #4]
    b854:	cmp	ip, r2
    b858:	bhi	b840 <fputs@plt+0x2728>
    b85c:	cmp	r5, #0
    b860:	beq	b874 <fputs@plt+0x275c>
    b864:	mov	r0, r5
    b868:	bl	9064 <_ZdaPv@plt>
    b86c:	ldr	r0, [r4, #8]
    b870:	ldr	ip, [r4, #4]
    b874:	str	r6, [r0, ip, lsl #2]
    b878:	ldr	r3, [r4, #4]
    b87c:	add	r3, r3, #1
    b880:	str	r3, [r4, #4]
    b884:	pop	{r4, r5, r6, pc}
    b888:	ldr	r0, [r4, #8]
    b88c:	b	b874 <fputs@plt+0x275c>
    b890:	push	{r3, r4, r5, lr}
    b894:	mov	r3, #128	; 0x80
    b898:	mov	r5, #0
    b89c:	mov	r4, r0
    b8a0:	stm	r0, {r3, r5}
    b8a4:	mov	r0, #512	; 0x200
    b8a8:	bl	8ff8 <_Znaj@plt>
    b8ac:	mov	r2, r5
    b8b0:	add	r1, r0, #512	; 0x200
    b8b4:	mov	r3, r0
    b8b8:	str	r2, [r3], #4
    b8bc:	cmp	r3, r1
    b8c0:	bne	b8b8 <fputs@plt+0x27a0>
    b8c4:	str	r0, [r4, #8]
    b8c8:	mov	r0, r4
    b8cc:	pop	{r3, r4, r5, pc}
    b8d0:	push	{r4, lr}
    b8d4:	mov	r4, r0
    b8d8:	ldr	r0, [r0, #8]
    b8dc:	cmp	r0, #0
    b8e0:	beq	b8e8 <fputs@plt+0x27d0>
    b8e4:	bl	9064 <_ZdaPv@plt>
    b8e8:	mov	r0, r4
    b8ec:	pop	{r4, pc}
    b8f0:	push	{r3, r4, r5, r6, r7, lr}
    b8f4:	mov	r6, r0
    b8f8:	ldm	r0, {r0, r3}
    b8fc:	mov	r7, r1
    b900:	cmp	r3, r0
    b904:	bcc	b9a0 <fputs@plt+0x2888>
    b908:	lsl	r4, r0, #1
    b90c:	str	r4, [r6]
    b910:	cmp	r4, #532676608	; 0x1fc00000
    b914:	ldr	r5, [r6, #8]
    b918:	lslls	r0, r0, #3
    b91c:	mvnhi	r0, #0
    b920:	bl	8ff8 <_Znaj@plt>
    b924:	cmp	r4, #0
    b928:	movne	r3, #0
    b92c:	mov	ip, r0
    b930:	movne	r2, r0
    b934:	movne	r1, r3
    b938:	beq	b94c <fputs@plt+0x2834>
    b93c:	add	r3, r3, #1
    b940:	str	r1, [r2], #4
    b944:	cmp	r3, r4
    b948:	bne	b93c <fputs@plt+0x2824>
    b94c:	ldr	r0, [r6, #4]
    b950:	str	ip, [r6, #8]
    b954:	cmp	r0, #0
    b958:	lslne	r1, r0, #2
    b95c:	movne	r3, #0
    b960:	beq	b978 <fputs@plt+0x2860>
    b964:	ldr	r2, [r5, r3]
    b968:	str	r2, [ip, r3]
    b96c:	add	r3, r3, #4
    b970:	cmp	r3, r1
    b974:	bne	b964 <fputs@plt+0x284c>
    b978:	cmp	r5, #0
    b97c:	moveq	r3, r0
    b980:	beq	b990 <fputs@plt+0x2878>
    b984:	mov	r0, r5
    b988:	bl	9064 <_ZdaPv@plt>
    b98c:	ldmib	r6, {r3, ip}
    b990:	str	r7, [ip, r3, lsl #2]
    b994:	add	r3, r3, #1
    b998:	str	r3, [r6, #4]
    b99c:	pop	{r3, r4, r5, r6, r7, pc}
    b9a0:	ldr	ip, [r6, #8]
    b9a4:	b	b990 <fputs@plt+0x2878>
    b9a8:	push	{r4, lr}
    b9ac:	mov	r4, r0
    b9b0:	ldr	r0, [r0, #4]
    b9b4:	add	r0, r0, #1
    b9b8:	bl	8ff8 <_Znaj@plt>
    b9bc:	ldr	r2, [r4, #4]
    b9c0:	cmp	r2, #0
    b9c4:	mov	r1, r0
    b9c8:	beq	b9ec <fputs@plt+0x28d4>
    b9cc:	mov	r3, #0
    b9d0:	ldr	r2, [r4, #8]
    b9d4:	ldr	r2, [r2, r3, lsl #2]
    b9d8:	strb	r2, [r1, r3]
    b9dc:	add	r3, r3, #1
    b9e0:	ldr	r2, [r4, #4]
    b9e4:	cmp	r2, r3
    b9e8:	bhi	b9d0 <fputs@plt+0x28b8>
    b9ec:	mov	r3, #0
    b9f0:	mov	r0, r1
    b9f4:	strb	r3, [r1, r2]
    b9f8:	pop	{r4, pc}
    b9fc:	mov	r3, #0
    ba00:	str	r3, [r0, #4]
    ba04:	bx	lr
    ba08:	rsb	r0, r0, #1000	; 0x3e8
    ba0c:	movw	r3, #19923	; 0x4dd3
    ba10:	movt	r3, #4194	; 0x1062
    ba14:	lsl	r0, r0, #16
    ba18:	umull	r2, r0, r3, r0
    ba1c:	lsr	r0, r0, #6
    ba20:	bx	lr
    ba24:	push	{r3, r4, r5, lr}
    ba28:	movw	r4, #20612	; 0x5084
    ba2c:	movt	r4, #2
    ba30:	ldr	r3, [r4]
    ba34:	ldr	r5, [r3, #24]
    ba38:	cmp	r5, #0
    ba3c:	moveq	r0, r3
    ba40:	beq	ba58 <fputs@plt+0x2940>
    ba44:	mov	r0, r5
    ba48:	bl	e4a0 <fputs@plt+0x5388>
    ba4c:	mov	r0, r5
    ba50:	bl	e518 <fputs@plt+0x5400>
    ba54:	ldr	r0, [r4]
    ba58:	ldr	r5, [r0, #28]
    ba5c:	cmp	r5, #0
    ba60:	beq	ba78 <fputs@plt+0x2960>
    ba64:	mov	r0, r5
    ba68:	bl	e4a0 <fputs@plt+0x5388>
    ba6c:	mov	r0, r5
    ba70:	bl	e518 <fputs@plt+0x5400>
    ba74:	ldr	r0, [r4]
    ba78:	bl	14df0 <_ZdlPv@@Base>
    ba7c:	mov	r3, #0
    ba80:	str	r3, [r4]
    ba84:	pop	{r3, r4, r5, pc}
    ba88:	push	{r4, lr}
    ba8c:	movw	r4, #12304	; 0x3010
    ba90:	movt	r4, #2
    ba94:	sub	sp, sp, #24
    ba98:	mov	r1, r0
    ba9c:	ldr	r3, [r4]
    baa0:	mov	r0, sp
    baa4:	str	r3, [sp, #20]
    baa8:	bl	f350 <fputs@plt+0x6238>
    baac:	movw	r2, #23504	; 0x5bd0
    bab0:	movt	r2, #2
    bab4:	mov	r1, sp
    bab8:	movw	r0, #25180	; 0x625c
    babc:	mov	r3, r2
    bac0:	movt	r0, #1
    bac4:	bl	f808 <fputs@plt+0x66f0>
    bac8:	ldr	r2, [sp, #20]
    bacc:	ldr	r3, [r4]
    bad0:	cmp	r2, r3
    bad4:	bne	bae0 <fputs@plt+0x29c8>
    bad8:	add	sp, sp, #24
    badc:	pop	{r4, pc}
    bae0:	bl	9028 <__stack_chk_fail@plt>
    bae4:	push	{r3, r4, r5, lr}
    bae8:	movw	r4, #20612	; 0x5084
    baec:	movt	r4, #2
    baf0:	ldr	r0, [r4, #4]
    baf4:	bl	8f08 <_IO_getc@plt>
    baf8:	add	r3, r0, #1
    bafc:	mov	r5, r0
    bb00:	cmp	r3, #33	; 0x21
    bb04:	ldrls	pc, [pc, r3, lsl #2]
    bb08:	b	bbb0 <fputs@plt+0x2a98>
    bb0c:	muleq	r0, r4, fp
    bb10:			; <UNDEFINED> instruction: 0x0000bbb0
    bb14:			; <UNDEFINED> instruction: 0x0000bbb0
    bb18:			; <UNDEFINED> instruction: 0x0000bbb0
    bb1c:			; <UNDEFINED> instruction: 0x0000bbb0
    bb20:			; <UNDEFINED> instruction: 0x0000bbb0
    bb24:			; <UNDEFINED> instruction: 0x0000bbb0
    bb28:			; <UNDEFINED> instruction: 0x0000bbb0
    bb2c:			; <UNDEFINED> instruction: 0x0000bbb0
    bb30:			; <UNDEFINED> instruction: 0x0000bbb0
    bb34:	strdeq	fp, [r0], -r0
    bb38:	muleq	r0, r4, fp
    bb3c:			; <UNDEFINED> instruction: 0x0000bbb0
    bb40:			; <UNDEFINED> instruction: 0x0000bbb0
    bb44:			; <UNDEFINED> instruction: 0x0000bbb0
    bb48:			; <UNDEFINED> instruction: 0x0000bbb0
    bb4c:			; <UNDEFINED> instruction: 0x0000bbb0
    bb50:			; <UNDEFINED> instruction: 0x0000bbb0
    bb54:			; <UNDEFINED> instruction: 0x0000bbb0
    bb58:			; <UNDEFINED> instruction: 0x0000bbb0
    bb5c:			; <UNDEFINED> instruction: 0x0000bbb0
    bb60:			; <UNDEFINED> instruction: 0x0000bbb0
    bb64:			; <UNDEFINED> instruction: 0x0000bbb0
    bb68:			; <UNDEFINED> instruction: 0x0000bbb0
    bb6c:			; <UNDEFINED> instruction: 0x0000bbb0
    bb70:			; <UNDEFINED> instruction: 0x0000bbb0
    bb74:			; <UNDEFINED> instruction: 0x0000bbb0
    bb78:			; <UNDEFINED> instruction: 0x0000bbb0
    bb7c:			; <UNDEFINED> instruction: 0x0000bbb0
    bb80:			; <UNDEFINED> instruction: 0x0000bbb0
    bb84:			; <UNDEFINED> instruction: 0x0000bbb0
    bb88:			; <UNDEFINED> instruction: 0x0000bbb0
    bb8c:			; <UNDEFINED> instruction: 0x0000bbb0
    bb90:	strdeq	fp, [r0], -r0
    bb94:	movw	r1, #23504	; 0x5bd0
    bb98:	movt	r1, #2
    bb9c:	movw	r0, #25228	; 0x628c
    bba0:	movt	r0, #1
    bba4:	mov	r2, r1
    bba8:	mov	r3, r1
    bbac:	bl	f7a8 <fputs@plt+0x6690>
    bbb0:	mov	r0, r5
    bbb4:	pop	{r3, r4, r5, pc}
    bbb8:	push	{r4, r5, r6, lr}
    bbbc:	movw	r6, #12304	; 0x3010
    bbc0:	movt	r6, #2
    bbc4:	sub	sp, sp, #16
    bbc8:	ldr	r3, [r6]
    bbcc:	mov	r0, sp
    bbd0:	str	r3, [sp, #12]
    bbd4:	bl	b890 <fputs@plt+0x2778>
    bbd8:	bl	bae4 <fputs@plt+0x29cc>
    bbdc:	cmn	r0, #1
    bbe0:	mov	r1, r0
    bbe4:	movwne	r5, #20612	; 0x5084
    bbe8:	movtne	r5, #2
    bbec:	bne	bc18 <fputs@plt+0x2b00>
    bbf0:	b	bc88 <fputs@plt+0x2b70>
    bbf4:	mov	r0, sp
    bbf8:	bl	b8f0 <fputs@plt+0x27d8>
    bbfc:	movw	r4, #20612	; 0x5084
    bc00:	movt	r4, #2
    bc04:	ldr	r0, [r4, #4]
    bc08:	bl	8f08 <_IO_getc@plt>
    bc0c:	cmn	r0, #1
    bc10:	mov	r1, r0
    bc14:	beq	bc88 <fputs@plt+0x2b70>
    bc18:	cmp	r0, #10
    bc1c:	bne	bbf4 <fputs@plt+0x2adc>
    bc20:	ldr	r3, [r5, #8]
    bc24:	movw	r4, #20612	; 0x5084
    bc28:	ldr	r0, [r5, #4]
    bc2c:	movt	r4, #2
    bc30:	add	r3, r3, #1
    bc34:	str	r3, [r5, #8]
    bc38:	bl	8f08 <_IO_getc@plt>
    bc3c:	cmp	r0, #43	; 0x2b
    bc40:	bne	bc54 <fputs@plt+0x2b3c>
    bc44:	mov	r0, sp
    bc48:	mov	r1, #10
    bc4c:	bl	b8f0 <fputs@plt+0x27d8>
    bc50:	b	bc04 <fputs@plt+0x2aec>
    bc54:	cmn	r0, #1
    bc58:	beq	bc88 <fputs@plt+0x2b70>
    bc5c:	ldr	r1, [r4, #4]
    bc60:	bl	8f50 <ungetc@plt>
    bc64:	cmn	r0, #1
    bc68:	bne	bc88 <fputs@plt+0x2b70>
    bc6c:	movw	r1, #23504	; 0x5bd0
    bc70:	movt	r1, #2
    bc74:	movw	r0, #25248	; 0x62a0
    bc78:	movt	r0, #1
    bc7c:	mov	r2, r1
    bc80:	mov	r3, r1
    bc84:	bl	f808 <fputs@plt+0x66f0>
    bc88:	mov	r0, sp
    bc8c:	bl	b9a8 <fputs@plt+0x2890>
    bc90:	mov	r4, r0
    bc94:	ldr	r0, [sp, #8]
    bc98:	cmp	r0, #0
    bc9c:	beq	bca4 <fputs@plt+0x2b8c>
    bca0:	bl	9064 <_ZdaPv@plt>
    bca4:	ldr	r2, [sp, #12]
    bca8:	mov	r0, r4
    bcac:	ldr	r3, [r6]
    bcb0:	cmp	r2, r3
    bcb4:	bne	bcd4 <fputs@plt+0x2bbc>
    bcb8:	add	sp, sp, #16
    bcbc:	pop	{r4, r5, r6, pc}
    bcc0:	ldr	r0, [sp, #8]
    bcc4:	cmp	r0, #0
    bcc8:	beq	bcd0 <fputs@plt+0x2bb8>
    bccc:	bl	9064 <_ZdaPv@plt>
    bcd0:	bl	8f44 <__cxa_end_cleanup@plt>
    bcd4:	bl	9028 <__stack_chk_fail@plt>
    bcd8:	push	{r4, r5, r6, r7, lr}
    bcdc:	movw	r6, #12304	; 0x3010
    bce0:	movt	r6, #2
    bce4:	sub	sp, sp, #20
    bce8:	ldr	r3, [r6]
    bcec:	mov	r0, sp
    bcf0:	str	r3, [sp, #12]
    bcf4:	bl	b890 <fputs@plt+0x2778>
    bcf8:	bl	bae4 <fputs@plt+0x29cc>
    bcfc:	cmp	r0, #45	; 0x2d
    bd00:	mov	r4, r0
    bd04:	beq	be44 <fputs@plt+0x2d2c>
    bd08:	sub	r3, r4, #48	; 0x30
    bd0c:	cmp	r3, #9
    bd10:	movwls	r5, #20612	; 0x5084
    bd14:	movtls	r5, #2
    bd18:	bhi	be04 <fputs@plt+0x2cec>
    bd1c:	mov	r1, r4
    bd20:	mov	r0, sp
    bd24:	bl	b8f0 <fputs@plt+0x27d8>
    bd28:	ldr	r0, [r5, #4]
    bd2c:	bl	8f08 <_IO_getc@plt>
    bd30:	sub	r3, r0, #48	; 0x30
    bd34:	mov	r4, r0
    bd38:	cmp	r3, #9
    bd3c:	bls	bd1c <fputs@plt+0x2c04>
    bd40:	cmn	r4, #1
    bd44:	beq	bd64 <fputs@plt+0x2c4c>
    bd48:	movw	r3, #20612	; 0x5084
    bd4c:	movt	r3, #2
    bd50:	mov	r0, r4
    bd54:	ldr	r1, [r3, #4]
    bd58:	bl	8f50 <ungetc@plt>
    bd5c:	cmn	r0, #1
    bd60:	beq	be24 <fputs@plt+0x2d0c>
    bd64:	mov	r0, sp
    bd68:	bl	b9a8 <fputs@plt+0x2890>
    bd6c:	mov	r4, r0
    bd70:	bl	910c <__errno_location@plt>
    bd74:	mov	r1, #0
    bd78:	mov	r2, #10
    bd7c:	mov	r7, r0
    bd80:	mov	r0, r4
    bd84:	str	r1, [r7]
    bd88:	bl	8fbc <strtol@plt>
    bd8c:	ldr	r3, [r7]
    bd90:	cmp	r3, #0
    bd94:	mov	r5, r0
    bd98:	bne	bde0 <fputs@plt+0x2cc8>
    bd9c:	cmp	r0, #-2147483648	; 0x80000000
    bda0:	beq	bde0 <fputs@plt+0x2cc8>
    bda4:	cmp	r4, #0
    bda8:	beq	bdb4 <fputs@plt+0x2c9c>
    bdac:	mov	r0, r4
    bdb0:	bl	9064 <_ZdaPv@plt>
    bdb4:	ldr	r0, [sp, #8]
    bdb8:	cmp	r0, #0
    bdbc:	beq	bdc4 <fputs@plt+0x2cac>
    bdc0:	bl	9064 <_ZdaPv@plt>
    bdc4:	ldr	r2, [sp, #12]
    bdc8:	mov	r0, r5
    bdcc:	ldr	r3, [r6]
    bdd0:	cmp	r2, r3
    bdd4:	bne	be7c <fputs@plt+0x2d64>
    bdd8:	add	sp, sp, #20
    bddc:	pop	{r4, r5, r6, r7, pc}
    bde0:	movw	r1, #23504	; 0x5bd0
    bde4:	movt	r1, #2
    bde8:	movw	r0, #25304	; 0x62d8
    bdec:	movt	r0, #1
    bdf0:	mov	r2, r1
    bdf4:	mov	r3, r1
    bdf8:	bl	f7a8 <fputs@plt+0x6690>
    bdfc:	mov	r5, #0
    be00:	b	bda4 <fputs@plt+0x2c8c>
    be04:	movw	r1, #23504	; 0x5bd0
    be08:	movt	r1, #2
    be0c:	movw	r0, #25276	; 0x62bc
    be10:	movt	r0, #1
    be14:	mov	r2, r1
    be18:	mov	r3, r1
    be1c:	bl	f808 <fputs@plt+0x66f0>
    be20:	b	bd40 <fputs@plt+0x2c28>
    be24:	movw	r1, #23504	; 0x5bd0
    be28:	movt	r1, #2
    be2c:	movw	r0, #25248	; 0x62a0
    be30:	movt	r0, #1
    be34:	mov	r2, r1
    be38:	mov	r3, r1
    be3c:	bl	f808 <fputs@plt+0x66f0>
    be40:	b	bd64 <fputs@plt+0x2c4c>
    be44:	mov	r1, r0
    be48:	mov	r0, sp
    be4c:	bl	b8f0 <fputs@plt+0x27d8>
    be50:	movw	r3, #20612	; 0x5084
    be54:	movt	r3, #2
    be58:	ldr	r0, [r3, #4]
    be5c:	bl	8f08 <_IO_getc@plt>
    be60:	mov	r4, r0
    be64:	b	bd08 <fputs@plt+0x2bf0>
    be68:	ldr	r0, [sp, #8]
    be6c:	cmp	r0, #0
    be70:	beq	be78 <fputs@plt+0x2d60>
    be74:	bl	9064 <_ZdaPv@plt>
    be78:	bl	8f44 <__cxa_end_cleanup@plt>
    be7c:	bl	9028 <__stack_chk_fail@plt>
    be80:	push	{r3, lr}
    be84:	bl	bcd8 <fputs@plt+0x2bc0>
    be88:	cmp	r0, #65536	; 0x10000
    be8c:	popls	{r3, pc}
    be90:	movw	r1, #23504	; 0x5bd0
    be94:	movt	r1, #2
    be98:	movw	r0, #25332	; 0x62f4
    be9c:	movt	r0, #1
    bea0:	mov	r2, r1
    bea4:	mov	r3, r1
    bea8:	bl	f7a8 <fputs@plt+0x6690>
    beac:	mov	r0, #0
    beb0:	pop	{r3, pc}
    beb4:	push	{r4, r5, r6, lr}
    beb8:	movw	r6, #12304	; 0x3010
    bebc:	movt	r6, #2
    bec0:	sub	sp, sp, #16
    bec4:	ldr	r3, [r6]
    bec8:	mov	r0, sp
    becc:	str	r3, [sp, #12]
    bed0:	bl	b890 <fputs@plt+0x2778>
    bed4:	bl	bae4 <fputs@plt+0x29cc>
    bed8:	cmp	r0, #32
    bedc:	mov	r3, r0
    bee0:	beq	bfb0 <fputs@plt+0x2e98>
    bee4:	sub	r2, r0, #9
    bee8:	cmp	r2, #1
    beec:	bls	bfa8 <fputs@plt+0x2e90>
    bef0:	cmn	r0, #1
    bef4:	movwne	r5, #20612	; 0x5084
    bef8:	movtne	r5, #2
    befc:	bne	bf4c <fputs@plt+0x2e34>
    bf00:	mov	r0, sp
    bf04:	bl	b9a8 <fputs@plt+0x2890>
    bf08:	mov	r4, r0
    bf0c:	ldr	r0, [sp, #8]
    bf10:	cmp	r0, #0
    bf14:	beq	bf1c <fputs@plt+0x2e04>
    bf18:	bl	9064 <_ZdaPv@plt>
    bf1c:	ldr	r2, [sp, #12]
    bf20:	mov	r0, r4
    bf24:	ldr	r3, [r6]
    bf28:	cmp	r2, r3
    bf2c:	bne	bfbc <fputs@plt+0x2ea4>
    bf30:	add	sp, sp, #16
    bf34:	pop	{r4, r5, r6, pc}
    bf38:	sub	r3, r0, #9
    bf3c:	cmp	r3, #1
    bf40:	bls	bf70 <fputs@plt+0x2e58>
    bf44:	cmn	r0, #1
    bf48:	beq	bf00 <fputs@plt+0x2de8>
    bf4c:	mov	r1, r0
    bf50:	mov	r0, sp
    bf54:	bl	b8f0 <fputs@plt+0x27d8>
    bf58:	ldr	r0, [r5, #4]
    bf5c:	movw	r4, #20612	; 0x5084
    bf60:	movt	r4, #2
    bf64:	bl	8f08 <_IO_getc@plt>
    bf68:	cmp	r0, #32
    bf6c:	bne	bf38 <fputs@plt+0x2e20>
    bf70:	mov	r3, r0
    bf74:	mov	r0, r3
    bf78:	ldr	r1, [r4, #4]
    bf7c:	bl	8f50 <ungetc@plt>
    bf80:	cmn	r0, #1
    bf84:	bne	bf00 <fputs@plt+0x2de8>
    bf88:	movw	r1, #23504	; 0x5bd0
    bf8c:	movt	r1, #2
    bf90:	movw	r0, #25248	; 0x62a0
    bf94:	movt	r0, #1
    bf98:	mov	r2, r1
    bf9c:	mov	r3, r1
    bfa0:	bl	f808 <fputs@plt+0x66f0>
    bfa4:	b	bf00 <fputs@plt+0x2de8>
    bfa8:	cmn	r0, #1
    bfac:	beq	bf00 <fputs@plt+0x2de8>
    bfb0:	movw	r4, #20612	; 0x5084
    bfb4:	movt	r4, #2
    bfb8:	b	bf74 <fputs@plt+0x2e5c>
    bfbc:	bl	9028 <__stack_chk_fail@plt>
    bfc0:	ldr	r0, [sp, #8]
    bfc4:	cmp	r0, #0
    bfc8:	beq	bfd0 <fputs@plt+0x2eb8>
    bfcc:	bl	9064 <_ZdaPv@plt>
    bfd0:	bl	8f44 <__cxa_end_cleanup@plt>
    bfd4:	push	{r3, r4, r5, r6, r7, lr}
    bfd8:	mov	r5, r0
    bfdc:	ldr	r6, [r0, #4]
    bfe0:	cmp	r6, #0
    bfe4:	popeq	{r3, r4, r5, r6, r7, pc}
    bfe8:	movw	r7, #20612	; 0x5084
    bfec:	mov	r3, r6
    bff0:	movt	r7, #2
    bff4:	mov	r4, #0
    bff8:	b	c000 <fputs@plt+0x2ee8>
    bffc:	ldr	r3, [r5, #4]
    c000:	cmp	r4, r3
    c004:	bcc	c024 <fputs@plt+0x2f0c>
    c008:	movw	r1, #23504	; 0x5bd0
    c00c:	movt	r1, #2
    c010:	movw	r0, #25372	; 0x631c
    c014:	movt	r0, #1
    c018:	mov	r2, r1
    c01c:	mov	r3, r1
    c020:	bl	f808 <fputs@plt+0x66f0>
    c024:	ldr	r3, [r5, #8]
    c028:	ldr	r2, [r7]
    c02c:	ldr	r1, [r3, r4, lsl #2]
    c030:	add	r4, r4, #2
    c034:	ldr	r0, [r2, #8]
    c038:	cmp	r6, r4
    c03c:	add	r1, r0, r1
    c040:	str	r1, [r2, #8]
    c044:	bhi	bffc <fputs@plt+0x2ee4>
    c048:	cmp	r6, #1
    c04c:	popeq	{r3, r4, r5, r6, r7, pc}
    c050:	mov	r4, #1
    c054:	ldr	r2, [r5, #4]
    c058:	cmp	r2, r4
    c05c:	bhi	c080 <fputs@plt+0x2f68>
    c060:	movw	r1, #23504	; 0x5bd0
    c064:	movt	r1, #2
    c068:	movw	r0, #25372	; 0x631c
    c06c:	movt	r0, #1
    c070:	mov	r3, r1
    c074:	mov	r2, r1
    c078:	bl	f808 <fputs@plt+0x66f0>
    c07c:	ldr	r3, [r5, #8]
    c080:	ldr	r2, [r7]
    c084:	ldr	r1, [r3, r4, lsl #2]
    c088:	add	r4, r4, #2
    c08c:	cmp	r6, r4
    c090:	ldr	r0, [r2, #12]
    c094:	add	r1, r0, r1
    c098:	str	r1, [r2, #12]
    c09c:	bhi	c054 <fputs@plt+0x2f3c>
    c0a0:	pop	{r3, r4, r5, r6, r7, pc}
    c0a4:	push	{r3, r4, r5, r6, r7, lr}
    c0a8:	movw	r1, #25112	; 0x6218
    c0ac:	movt	r1, #1
    c0b0:	mov	r5, r0
    c0b4:	bl	90f4 <strcmp@plt>
    c0b8:	cmp	r0, #0
    c0bc:	beq	c110 <fputs@plt+0x2ff8>
    c0c0:	mov	r0, r5
    c0c4:	bl	8f8c <strlen@plt>
    c0c8:	add	r7, r0, #1
    c0cc:	movw	r4, #20612	; 0x5084
    c0d0:	movt	r4, #2
    c0d4:	ldr	r0, [r4, #12]
    c0d8:	cmp	r0, #0
    c0dc:	beq	c0e4 <fputs@plt+0x2fcc>
    c0e0:	bl	8f68 <free@plt>
    c0e4:	mov	r0, r7
    c0e8:	movw	r6, #20612	; 0x5084
    c0ec:	bl	901c <malloc@plt>
    c0f0:	movt	r6, #2
    c0f4:	cmp	r0, #0
    c0f8:	str	r0, [r4, #12]
    c0fc:	beq	c120 <fputs@plt+0x3008>
    c100:	mov	r1, r5
    c104:	mov	r2, r7
    c108:	pop	{r3, r4, r5, r6, r7, lr}
    c10c:	b	8ecc <strncpy@plt>
    c110:	movw	r5, #25392	; 0x6330
    c114:	mov	r7, #17
    c118:	movt	r5, #1
    c11c:	b	c0cc <fputs@plt+0x2fb4>
    c120:	movw	r1, #23504	; 0x5bd0
    c124:	movt	r1, #2
    c128:	movw	r0, #25412	; 0x6344
    c12c:	movt	r0, #1
    c130:	mov	r2, r1
    c134:	mov	r3, r1
    c138:	bl	f808 <fputs@plt+0x66f0>
    c13c:	ldr	r0, [r6, #12]
    c140:	mov	r1, r5
    c144:	mov	r2, r7
    c148:	pop	{r3, r4, r5, r6, r7, lr}
    c14c:	b	8ecc <strncpy@plt>
    c150:	push	{r3, r4, r5, r6, r7, lr}
    c154:	movw	r1, #25112	; 0x6218
    c158:	movt	r1, #1
    c15c:	mov	r5, r0
    c160:	bl	90f4 <strcmp@plt>
    c164:	cmp	r0, #0
    c168:	beq	c1bc <fputs@plt+0x30a4>
    c16c:	mov	r0, r5
    c170:	bl	8f8c <strlen@plt>
    c174:	add	r7, r0, #1
    c178:	movw	r4, #20612	; 0x5084
    c17c:	movt	r4, #2
    c180:	ldr	r0, [r4, #16]
    c184:	cmp	r0, #0
    c188:	beq	c190 <fputs@plt+0x3078>
    c18c:	bl	8f68 <free@plt>
    c190:	mov	r0, r7
    c194:	movw	r6, #20612	; 0x5084
    c198:	bl	901c <malloc@plt>
    c19c:	movt	r6, #2
    c1a0:	cmp	r0, #0
    c1a4:	str	r0, [r4, #16]
    c1a8:	beq	c1cc <fputs@plt+0x30b4>
    c1ac:	mov	r1, r5
    c1b0:	mov	r2, r7
    c1b4:	pop	{r3, r4, r5, r6, r7, lr}
    c1b8:	b	8ecc <strncpy@plt>
    c1bc:	movw	r5, #25392	; 0x6330
    c1c0:	mov	r7, #17
    c1c4:	movt	r5, #1
    c1c8:	b	c178 <fputs@plt+0x3060>
    c1cc:	movw	r1, #23504	; 0x5bd0
    c1d0:	movt	r1, #2
    c1d4:	movw	r0, #25412	; 0x6344
    c1d8:	movt	r0, #1
    c1dc:	mov	r2, r1
    c1e0:	mov	r3, r1
    c1e4:	bl	f808 <fputs@plt+0x66f0>
    c1e8:	ldr	r0, [r6, #16]
    c1ec:	mov	r1, r5
    c1f0:	mov	r2, r7
    c1f4:	pop	{r3, r4, r5, r6, r7, lr}
    c1f8:	b	8ecc <strncpy@plt>
    c1fc:	movw	r3, #20612	; 0x5084
    c200:	movt	r3, #2
    c204:	mov	ip, r1
    c208:	mov	r1, r0
    c20c:	ldr	r0, [r3, #20]
    c210:	push	{r4, lr}
    c214:	sub	sp, sp, #8
    c218:	ldr	r4, [r3]
    c21c:	ldr	lr, [r0]
    c220:	ldr	r2, [ip, #8]
    c224:	ldr	r3, [ip, #4]
    c228:	str	r4, [sp]
    c22c:	ldr	ip, [lr, #12]
    c230:	blx	ip
    c234:	add	sp, sp, #8
    c238:	pop	{r4, pc}
    c23c:	push	{r4, lr}
    c240:	movw	r4, #20612	; 0x5084
    c244:	movt	r4, #2
    c248:	ldr	r0, [r4, #4]
    c24c:	bl	8f08 <_IO_getc@plt>
    c250:	cmp	r0, #10
    c254:	beq	c27c <fputs@plt+0x3164>
    c258:	cmn	r0, #1
    c25c:	bne	c26c <fputs@plt+0x3154>
    c260:	pop	{r4, pc}
    c264:	cmn	r0, #1
    c268:	beq	c28c <fputs@plt+0x3174>
    c26c:	ldr	r0, [r4, #4]
    c270:	bl	8f08 <_IO_getc@plt>
    c274:	cmp	r0, #10
    c278:	bne	c264 <fputs@plt+0x314c>
    c27c:	ldr	r3, [r4, #8]
    c280:	add	r3, r3, #1
    c284:	str	r3, [r4, #8]
    c288:	pop	{r4, pc}
    c28c:	pop	{r4, pc}
    c290:	push	{r4, lr}
    c294:	movw	r4, #20612	; 0x5084
    c298:	movt	r4, #2
    c29c:	ldr	r0, [r4, #4]
    c2a0:	bl	8f08 <_IO_getc@plt>
    c2a4:	sub	r3, r0, #9
    c2a8:	cmp	r3, #26
    c2ac:	ldrls	pc, [pc, r3, lsl #2]
    c2b0:	b	c338 <fputs@plt+0x3220>
    c2b4:	muleq	r0, ip, r2
    c2b8:	andeq	ip, r0, r8, lsr #6
    c2bc:	andeq	ip, r0, r8, lsr r3
    c2c0:	andeq	ip, r0, r8, lsr r3
    c2c4:	andeq	ip, r0, r8, lsr r3
    c2c8:	andeq	ip, r0, r8, lsr r3
    c2cc:	andeq	ip, r0, r8, lsr r3
    c2d0:	andeq	ip, r0, r8, lsr r3
    c2d4:	andeq	ip, r0, r8, lsr r3
    c2d8:	andeq	ip, r0, r8, lsr r3
    c2dc:	andeq	ip, r0, r8, lsr r3
    c2e0:	andeq	ip, r0, r8, lsr r3
    c2e4:	andeq	ip, r0, r8, lsr r3
    c2e8:	andeq	ip, r0, r8, lsr r3
    c2ec:	andeq	ip, r0, r8, lsr r3
    c2f0:	andeq	ip, r0, r8, lsr r3
    c2f4:	andeq	ip, r0, r8, lsr r3
    c2f8:	andeq	ip, r0, r8, lsr r3
    c2fc:	andeq	ip, r0, r8, lsr r3
    c300:	andeq	ip, r0, r8, lsr r3
    c304:	andeq	ip, r0, r8, lsr r3
    c308:	andeq	ip, r0, r8, lsr r3
    c30c:	andeq	ip, r0, r8, lsr r3
    c310:	muleq	r0, ip, r2
    c314:	andeq	ip, r0, r8, lsr r3
    c318:	andeq	ip, r0, r8, lsr r3
    c31c:	andeq	ip, r0, r0, lsr #6
    c320:	bl	c23c <fputs@plt+0x3124>
    c324:	b	c29c <fputs@plt+0x3184>
    c328:	ldr	r3, [r4, #8]
    c32c:	add	r3, r3, #1
    c330:	str	r3, [r4, #8]
    c334:	b	c29c <fputs@plt+0x3184>
    c338:	pop	{r4, pc}
    c33c:	push	{r4, lr}
    c340:	movw	r4, #20612	; 0x5084
    c344:	movt	r4, #2
    c348:	ldr	r0, [r4, #4]
    c34c:	bl	8f08 <_IO_getc@plt>
    c350:	cmp	r0, #32
    c354:	beq	c348 <fputs@plt+0x3230>
    c358:	cmp	r0, #9
    c35c:	beq	c348 <fputs@plt+0x3230>
    c360:	cmp	r0, #10
    c364:	beq	c390 <fputs@plt+0x3278>
    c368:	cmp	r0, #35	; 0x23
    c36c:	beq	c384 <fputs@plt+0x326c>
    c370:	cmn	r0, #1
    c374:	beq	c3a4 <fputs@plt+0x328c>
    c378:	bl	c23c <fputs@plt+0x3124>
    c37c:	mov	r0, #0
    c380:	pop	{r4, pc}
    c384:	bl	c23c <fputs@plt+0x3124>
    c388:	mov	r0, #1
    c38c:	pop	{r4, pc}
    c390:	ldr	r3, [r4, #8]
    c394:	mov	r0, #1
    c398:	add	r3, r3, r0
    c39c:	str	r3, [r4, #8]
    c3a0:	pop	{r4, pc}
    c3a4:	mov	r0, #1
    c3a8:	pop	{r4, pc}
    c3ac:	push	{r4, lr}
    c3b0:	bl	c33c <fputs@plt+0x3224>
    c3b4:	cmp	r0, #0
    c3b8:	popne	{r4, pc}
    c3bc:	movw	r4, #20612	; 0x5084
    c3c0:	movt	r4, #2
    c3c4:	movw	r1, #23504	; 0x5bd0
    c3c8:	movt	r1, #2
    c3cc:	ldr	ip, [r4, #8]
    c3d0:	movw	r0, #25444	; 0x6364
    c3d4:	mov	r3, r1
    c3d8:	mov	r2, r1
    c3dc:	movt	r0, #1
    c3e0:	sub	ip, ip, #1
    c3e4:	str	ip, [r4, #8]
    c3e8:	bl	f7a8 <fputs@plt+0x6690>
    c3ec:	ldr	r3, [r4, #8]
    c3f0:	add	r3, r3, #1
    c3f4:	str	r3, [r4, #8]
    c3f8:	pop	{r4, pc}
    c3fc:	push	{r4, lr}
    c400:	bl	c33c <fputs@plt+0x3224>
    c404:	cmp	r0, #0
    c408:	popne	{r4, pc}
    c40c:	movw	r4, #20612	; 0x5084
    c410:	movt	r4, #2
    c414:	movw	r1, #23504	; 0x5bd0
    c418:	movt	r1, #2
    c41c:	ldr	ip, [r4, #8]
    c420:	movw	r0, #25464	; 0x6378
    c424:	mov	r3, r1
    c428:	mov	r2, r1
    c42c:	movt	r0, #1
    c430:	sub	ip, ip, #1
    c434:	str	ip, [r4, #8]
    c438:	bl	f7d8 <fputs@plt+0x66c0>
    c43c:	ldr	r3, [r4, #8]
    c440:	add	r3, r3, #1
    c444:	str	r3, [r4, #8]
    c448:	pop	{r4, pc}
    c44c:	push	{r4, r5, r6, lr}
    c450:	subs	r6, r0, #0
    c454:	beq	c4a0 <fputs@plt+0x3388>
    c458:	mov	r0, #12
    c45c:	bl	14da0 <_Znwj@@Base>
    c460:	mov	r1, r6
    c464:	mov	r5, r0
    c468:	bl	b774 <fputs@plt+0x265c>
    c46c:	cmp	r6, #0
    c470:	beq	c494 <fputs@plt+0x337c>
    c474:	mov	r4, #0
    c478:	bl	bcd8 <fputs@plt+0x2bc0>
    c47c:	add	r4, r4, #1
    c480:	mov	r1, r0
    c484:	mov	r0, r5
    c488:	bl	b7f4 <fputs@plt+0x26dc>
    c48c:	cmp	r4, r6
    c490:	bne	c478 <fputs@plt+0x3360>
    c494:	bl	c3fc <fputs@plt+0x32e4>
    c498:	mov	r0, r5
    c49c:	pop	{r4, r5, r6, pc}
    c4a0:	movw	r1, #23504	; 0x5bd0
    c4a4:	movt	r1, #2
    c4a8:	movw	r0, #25500	; 0x639c
    c4ac:	movt	r0, #1
    c4b0:	mov	r2, r1
    c4b4:	mov	r3, r1
    c4b8:	bl	f808 <fputs@plt+0x66f0>
    c4bc:	b	c458 <fputs@plt+0x3340>
    c4c0:	mov	r0, r5
    c4c4:	bl	14df0 <_ZdlPv@@Base>
    c4c8:	bl	8f44 <__cxa_end_cleanup@plt>
    c4cc:	b	c3fc <fputs@plt+0x32e4>
    c4d0:	b	c3fc <fputs@plt+0x32e4>
    c4d4:	push	{r4, lr}
    c4d8:	movw	r4, #20612	; 0x5084
    c4dc:	movt	r4, #2
    c4e0:	ldr	r0, [r4, #4]
    c4e4:	bl	8f08 <_IO_getc@plt>
    c4e8:	cmp	r0, #10
    c4ec:	beq	c514 <fputs@plt+0x33fc>
    c4f0:	cmn	r0, #1
    c4f4:	bne	c504 <fputs@plt+0x33ec>
    c4f8:	pop	{r4, pc}
    c4fc:	cmn	r0, #1
    c500:	beq	c548 <fputs@plt+0x3430>
    c504:	ldr	r0, [r4, #4]
    c508:	bl	8f08 <_IO_getc@plt>
    c50c:	cmp	r0, #10
    c510:	bne	c4fc <fputs@plt+0x33e4>
    c514:	ldr	r1, [r4, #4]
    c518:	mov	r0, #10
    c51c:	bl	8f50 <ungetc@plt>
    c520:	cmn	r0, #1
    c524:	popne	{r4, pc}
    c528:	movw	r1, #23504	; 0x5bd0
    c52c:	movt	r1, #2
    c530:	movw	r0, #25248	; 0x62a0
    c534:	movt	r0, #1
    c538:	mov	r2, r1
    c53c:	mov	r3, r1
    c540:	pop	{r4, lr}
    c544:	b	f808 <fputs@plt+0x66f0>
    c548:	pop	{r4, pc}
    c54c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    c550:	movw	r9, #12304	; 0x3010
    c554:	movt	r9, #2
    c558:	sub	sp, sp, #16
    c55c:	movw	r6, #20612	; 0x5084
    c560:	movt	r6, #2
    c564:	ldr	r3, [r9]
    c568:	mov	r0, sp
    c56c:	str	r3, [sp, #12]
    c570:	bl	b890 <fputs@plt+0x2778>
    c574:	ldr	r0, [r6, #4]
    c578:	bl	8f08 <_IO_getc@plt>
    c57c:	mov	r4, r0
    c580:	mov	r0, #12
    c584:	bl	14da0 <_Znwj@@Base>
    c588:	mov	r8, r0
    c58c:	mov	r3, #4
    c590:	mov	r0, #16
    c594:	str	r3, [r8]
    c598:	bl	8ff8 <_Znaj@plt>
    c59c:	mov	r3, #0
    c5a0:	str	r0, [r8, #8]
    c5a4:	mov	r7, r3
    c5a8:	str	r3, [r8, #4]
    c5ac:	str	r7, [sp, #4]
    c5b0:	b	c5c0 <fputs@plt+0x34a8>
    c5b4:	ldr	r0, [r6, #4]
    c5b8:	bl	8f08 <_IO_getc@plt>
    c5bc:	mov	r4, r0
    c5c0:	cmp	r4, #32
    c5c4:	beq	c5b4 <fputs@plt+0x349c>
    c5c8:	cmp	r4, #9
    c5cc:	beq	c5b4 <fputs@plt+0x349c>
    c5d0:	cmp	r4, #45	; 0x2d
    c5d4:	mov	sl, r4
    c5d8:	bne	c5f8 <fputs@plt+0x34e0>
    c5dc:	b	c7b8 <fputs@plt+0x36a0>
    c5e0:	mov	r1, r4
    c5e4:	mov	r0, sp
    c5e8:	bl	b8f0 <fputs@plt+0x27d8>
    c5ec:	ldr	r0, [r6, #4]
    c5f0:	bl	8f08 <_IO_getc@plt>
    c5f4:	mov	r4, r0
    c5f8:	sub	r5, r4, #48	; 0x30
    c5fc:	cmp	r5, #9
    c600:	bls	c5e0 <fputs@plt+0x34c8>
    c604:	ldr	r3, [sp, #4]
    c608:	cmp	r3, #0
    c60c:	bne	c738 <fputs@plt+0x3620>
    c610:	add	r3, r4, #1
    c614:	cmp	r3, #36	; 0x24
    c618:	ldrls	pc, [pc, r3, lsl #2]
    c61c:	b	c718 <fputs@plt+0x3600>
    c620:			; <UNDEFINED> instruction: 0x0000c6b8
    c624:	andeq	ip, r0, r8, lsl r7
    c628:	andeq	ip, r0, r8, lsl r7
    c62c:	andeq	ip, r0, r8, lsl r7
    c630:	andeq	ip, r0, r8, lsl r7
    c634:	andeq	ip, r0, r8, lsl r7
    c638:	andeq	ip, r0, r8, lsl r7
    c63c:	andeq	ip, r0, r8, lsl r7
    c640:	andeq	ip, r0, r8, lsl r7
    c644:	andeq	ip, r0, r8, lsl r7
    c648:	andeq	ip, r0, ip, lsr #11
    c64c:	andeq	ip, r0, r4, ror #13
    c650:	andeq	ip, r0, r8, lsl r7
    c654:	andeq	ip, r0, r8, lsl r7
    c658:	andeq	ip, r0, r8, lsl r7
    c65c:	andeq	ip, r0, r8, lsl r7
    c660:	andeq	ip, r0, r8, lsl r7
    c664:	andeq	ip, r0, r8, lsl r7
    c668:	andeq	ip, r0, r8, lsl r7
    c66c:	andeq	ip, r0, r8, lsl r7
    c670:	andeq	ip, r0, r8, lsl r7
    c674:	andeq	ip, r0, r8, lsl r7
    c678:	andeq	ip, r0, r8, lsl r7
    c67c:	andeq	ip, r0, r8, lsl r7
    c680:	andeq	ip, r0, r8, lsl r7
    c684:	andeq	ip, r0, r8, lsl r7
    c688:	andeq	ip, r0, r8, lsl r7
    c68c:	andeq	ip, r0, r8, lsl r7
    c690:	andeq	ip, r0, r8, lsl r7
    c694:	andeq	ip, r0, r8, lsl r7
    c698:	andeq	ip, r0, r8, lsl r7
    c69c:	andeq	ip, r0, r8, lsl r7
    c6a0:	andeq	ip, r0, r8, lsl r7
    c6a4:	andeq	ip, r0, ip, lsr #11
    c6a8:	andeq	ip, r0, r8, lsl r7
    c6ac:	andeq	ip, r0, r8, lsl r7
    c6b0:			; <UNDEFINED> instruction: 0x0000c6b4
    c6b4:	bl	c4d4 <fputs@plt+0x33bc>
    c6b8:	ldr	r0, [sp, #8]
    c6bc:	cmp	r0, #0
    c6c0:	beq	c6c8 <fputs@plt+0x35b0>
    c6c4:	bl	9064 <_ZdaPv@plt>
    c6c8:	ldr	r2, [sp, #12]
    c6cc:	mov	r0, r8
    c6d0:	ldr	r3, [r9]
    c6d4:	cmp	r2, r3
    c6d8:	bne	c844 <fputs@plt+0x372c>
    c6dc:	add	sp, sp, #16
    c6e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    c6e4:	ldr	r1, [r6, #4]
    c6e8:	mov	r0, #10
    c6ec:	bl	8f50 <ungetc@plt>
    c6f0:	cmn	r0, #1
    c6f4:	bne	c6b8 <fputs@plt+0x35a0>
    c6f8:	movw	r1, #23504	; 0x5bd0
    c6fc:	movt	r1, #2
    c700:	movw	r0, #25248	; 0x62a0
    c704:	movt	r0, #1
    c708:	mov	r2, r1
    c70c:	mov	r3, r1
    c710:	bl	f808 <fputs@plt+0x66f0>
    c714:	b	c6b8 <fputs@plt+0x35a0>
    c718:	movw	r1, #23504	; 0x5bd0
    c71c:	movt	r1, #2
    c720:	movw	r0, #25276	; 0x62bc
    c724:	movt	r0, #1
    c728:	mov	r2, r1
    c72c:	mov	r3, r1
    c730:	bl	f7a8 <fputs@plt+0x6690>
    c734:	b	c6b8 <fputs@plt+0x35a0>
    c738:	mov	r0, sp
    c73c:	bl	b9a8 <fputs@plt+0x2890>
    c740:	mov	r5, r0
    c744:	bl	910c <__errno_location@plt>
    c748:	mov	r1, #0
    c74c:	mov	r2, #10
    c750:	mov	sl, r0
    c754:	mov	r0, r5
    c758:	str	r7, [sl]
    c75c:	bl	8fbc <strtol@plt>
    c760:	ldr	r3, [sl]
    c764:	cmp	r3, #0
    c768:	mov	r1, r0
    c76c:	bne	c794 <fputs@plt+0x367c>
    c770:	cmp	r0, #-2147483648	; 0x80000000
    c774:	beq	c794 <fputs@plt+0x367c>
    c778:	mov	r0, r8
    c77c:	bl	b7f4 <fputs@plt+0x26dc>
    c780:	cmp	r5, #0
    c784:	beq	c610 <fputs@plt+0x34f8>
    c788:	mov	r0, r5
    c78c:	bl	9064 <_ZdaPv@plt>
    c790:	b	c610 <fputs@plt+0x34f8>
    c794:	movw	r1, #23504	; 0x5bd0
    c798:	movt	r1, #2
    c79c:	movw	r0, #25544	; 0x63c8
    c7a0:	movt	r0, #1
    c7a4:	mov	r2, r1
    c7a8:	mov	r3, r1
    c7ac:	bl	f7a8 <fputs@plt+0x6690>
    c7b0:	mov	r1, #0
    c7b4:	b	c778 <fputs@plt+0x3660>
    c7b8:	ldr	r0, [r6, #4]
    c7bc:	bl	8f08 <_IO_getc@plt>
    c7c0:	sub	r5, r0, #48	; 0x30
    c7c4:	mov	r4, r0
    c7c8:	cmp	r5, #9
    c7cc:	bhi	c7e0 <fputs@plt+0x36c8>
    c7d0:	mov	r0, sp
    c7d4:	mov	r1, #45	; 0x2d
    c7d8:	bl	b8f0 <fputs@plt+0x27d8>
    c7dc:	b	c5fc <fputs@plt+0x34e4>
    c7e0:	cmn	r0, #1
    c7e4:	beq	c7f8 <fputs@plt+0x36e0>
    c7e8:	ldr	r1, [r6, #4]
    c7ec:	bl	8f50 <ungetc@plt>
    c7f0:	cmn	r0, #1
    c7f4:	beq	c804 <fputs@plt+0x36ec>
    c7f8:	mov	r4, sl
    c7fc:	sub	r5, sl, #48	; 0x30
    c800:	b	c5fc <fputs@plt+0x34e4>
    c804:	movw	r1, #23504	; 0x5bd0
    c808:	movt	r1, #2
    c80c:	movw	r0, #25248	; 0x62a0
    c810:	movt	r0, #1
    c814:	mov	r2, r1
    c818:	mov	r3, r1
    c81c:	bl	f808 <fputs@plt+0x66f0>
    c820:	b	c7f8 <fputs@plt+0x36e0>
    c824:	ldr	r0, [sp, #8]
    c828:	cmp	r0, #0
    c82c:	beq	c834 <fputs@plt+0x371c>
    c830:	bl	9064 <_ZdaPv@plt>
    c834:	bl	8f44 <__cxa_end_cleanup@plt>
    c838:	mov	r0, r8
    c83c:	bl	14df0 <_ZdlPv@@Base>
    c840:	b	c824 <fputs@plt+0x370c>
    c844:	bl	9028 <__stack_chk_fail@plt>
    c848:	push	{r4, r5, r6, lr}
    c84c:	subs	r6, r0, #0
    c850:	beq	c8f0 <fputs@plt+0x37d8>
    c854:	mov	r0, #12
    c858:	bl	14da0 <_Znwj@@Base>
    c85c:	mov	r1, r6
    c860:	mov	r5, r0
    c864:	bl	b774 <fputs@plt+0x265c>
    c868:	cmp	r6, #0
    c86c:	beq	c898 <fputs@plt+0x3780>
    c870:	mov	r4, #0
    c874:	bl	bcd8 <fputs@plt+0x2bc0>
    c878:	add	r4, r4, #1
    c87c:	mov	r1, r0
    c880:	mov	r0, r5
    c884:	bl	b7f4 <fputs@plt+0x26dc>
    c888:	cmp	r4, r6
    c88c:	bne	c874 <fputs@plt+0x375c>
    c890:	tst	r4, #1
    c894:	bne	c8a4 <fputs@plt+0x378c>
    c898:	bl	c3fc <fputs@plt+0x32e4>
    c89c:	mov	r0, r5
    c8a0:	pop	{r4, r5, r6, pc}
    c8a4:	bl	c54c <fputs@plt+0x3434>
    c8a8:	ldr	r3, [r0, #4]
    c8ac:	mov	r4, r0
    c8b0:	cmp	r3, #1
    c8b4:	bls	c8d4 <fputs@plt+0x37bc>
    c8b8:	movw	r1, #23504	; 0x5bd0
    c8bc:	movt	r1, #2
    c8c0:	movw	r0, #25444	; 0x6364
    c8c4:	movt	r0, #1
    c8c8:	mov	r2, r1
    c8cc:	mov	r3, r1
    c8d0:	bl	f7a8 <fputs@plt+0x6690>
    c8d4:	ldr	r0, [r4, #8]
    c8d8:	cmp	r0, #0
    c8dc:	beq	c8e4 <fputs@plt+0x37cc>
    c8e0:	bl	9064 <_ZdaPv@plt>
    c8e4:	mov	r0, r4
    c8e8:	bl	14df0 <_ZdlPv@@Base>
    c8ec:	b	c898 <fputs@plt+0x3780>
    c8f0:	movw	r1, #23504	; 0x5bd0
    c8f4:	movt	r1, #2
    c8f8:	movw	r0, #25500	; 0x639c
    c8fc:	movt	r0, #1
    c900:	mov	r2, r1
    c904:	mov	r3, r1
    c908:	bl	f808 <fputs@plt+0x66f0>
    c90c:	b	c854 <fputs@plt+0x373c>
    c910:	mov	r0, r5
    c914:	bl	14df0 <_ZdlPv@@Base>
    c918:	bl	8f44 <__cxa_end_cleanup@plt>
    c91c:	push	{r4, lr}
    c920:	bl	c54c <fputs@plt+0x3434>
    c924:	ldr	r3, [r0, #4]
    c928:	mov	r4, r0
    c92c:	cmp	r3, #0
    c930:	beq	c964 <fputs@plt+0x384c>
    c934:	tst	r3, #1
    c938:	beq	c958 <fputs@plt+0x3840>
    c93c:	movw	r1, #23504	; 0x5bd0
    c940:	movt	r1, #2
    c944:	movw	r0, #25600	; 0x6400
    c948:	movt	r0, #1
    c94c:	mov	r2, r1
    c950:	mov	r3, r1
    c954:	bl	f7a8 <fputs@plt+0x6690>
    c958:	bl	c3fc <fputs@plt+0x32e4>
    c95c:	mov	r0, r4
    c960:	pop	{r4, pc}
    c964:	movw	r1, #23504	; 0x5bd0
    c968:	movt	r1, #2
    c96c:	movw	r0, #25580	; 0x63ec
    c970:	movt	r0, #1
    c974:	mov	r2, r1
    c978:	mov	r3, r1
    c97c:	bl	f7a8 <fputs@plt+0x6690>
    c980:	b	c958 <fputs@plt+0x3840>
    c984:	push	{r4, r5, r6, r7, r8, lr}
    c988:	movw	r4, #12304	; 0x3010
    c98c:	movt	r4, #2
    c990:	sub	sp, sp, #32
    c994:	mov	r5, r0
    c998:	ldr	r3, [r4]
    c99c:	str	r3, [sp, #28]
    c9a0:	bl	bae4 <fputs@plt+0x29cc>
    c9a4:	sub	r3, r0, #99	; 0x63
    c9a8:	cmp	r3, #15
    c9ac:	ldrls	pc, [pc, r3, lsl #2]
    c9b0:	b	cab8 <fputs@plt+0x39a0>
    c9b4:	andeq	ip, r0, r4, lsr sl
    c9b8:	andeq	ip, r0, r0, ror #20
    c9bc:			; <UNDEFINED> instruction: 0x0000cab8
    c9c0:			; <UNDEFINED> instruction: 0x0000cab8
    c9c4:	andeq	ip, r0, ip, ror #20
    c9c8:			; <UNDEFINED> instruction: 0x0000cab8
    c9cc:			; <UNDEFINED> instruction: 0x0000cab8
    c9d0:			; <UNDEFINED> instruction: 0x0000cab8
    c9d4:	andeq	ip, r0, r0, lsl #21
    c9d8:			; <UNDEFINED> instruction: 0x0000cab8
    c9dc:			; <UNDEFINED> instruction: 0x0000cab8
    c9e0:			; <UNDEFINED> instruction: 0x0000cab8
    c9e4:			; <UNDEFINED> instruction: 0x0000cab8
    c9e8:			; <UNDEFINED> instruction: 0x0000cab8
    c9ec:			; <UNDEFINED> instruction: 0x0000cab8
    c9f0:	strdeq	ip, [r0], -r4
    c9f4:	bl	be80 <fputs@plt+0x2d68>
    c9f8:	mov	r7, r0
    c9fc:	bl	be80 <fputs@plt+0x2d68>
    ca00:	mov	r6, r0
    ca04:	bl	be80 <fputs@plt+0x2d68>
    ca08:	mov	r1, r7
    ca0c:	mov	r2, r6
    ca10:	mov	r3, r0
    ca14:	mov	r0, r5
    ca18:	bl	e698 <fputs@plt+0x5580>
    ca1c:	ldr	r2, [sp, #28]
    ca20:	ldr	r3, [r4]
    ca24:	cmp	r2, r3
    ca28:	bne	cae4 <fputs@plt+0x39cc>
    ca2c:	add	sp, sp, #32
    ca30:	pop	{r4, r5, r6, r7, r8, pc}
    ca34:	bl	be80 <fputs@plt+0x2d68>
    ca38:	mov	r7, r0
    ca3c:	bl	be80 <fputs@plt+0x2d68>
    ca40:	mov	r6, r0
    ca44:	bl	be80 <fputs@plt+0x2d68>
    ca48:	mov	r1, r7
    ca4c:	mov	r2, r6
    ca50:	mov	r3, r0
    ca54:	mov	r0, r5
    ca58:	bl	e6d4 <fputs@plt+0x55bc>
    ca5c:	b	ca1c <fputs@plt+0x3904>
    ca60:	mov	r0, r5
    ca64:	bl	e68c <fputs@plt+0x5574>
    ca68:	b	ca1c <fputs@plt+0x3904>
    ca6c:	bl	be80 <fputs@plt+0x2d68>
    ca70:	mov	r1, r0
    ca74:	mov	r0, r5
    ca78:	bl	e75c <fputs@plt+0x5644>
    ca7c:	b	ca1c <fputs@plt+0x3904>
    ca80:	bl	be80 <fputs@plt+0x2d68>
    ca84:	mov	r8, r0
    ca88:	bl	be80 <fputs@plt+0x2d68>
    ca8c:	mov	r7, r0
    ca90:	bl	be80 <fputs@plt+0x2d68>
    ca94:	mov	r6, r0
    ca98:	bl	be80 <fputs@plt+0x2d68>
    ca9c:	mov	r1, r8
    caa0:	mov	r2, r7
    caa4:	mov	r3, r6
    caa8:	str	r0, [sp]
    caac:	mov	r0, r5
    cab0:	bl	e710 <fputs@plt+0x55f8>
    cab4:	b	ca1c <fputs@plt+0x3904>
    cab8:	mov	r1, r0
    cabc:	add	r0, sp, #8
    cac0:	bl	f330 <fputs@plt+0x6218>
    cac4:	movw	r2, #23504	; 0x5bd0
    cac8:	movt	r2, #2
    cacc:	add	r1, sp, #8
    cad0:	movw	r0, #25636	; 0x6424
    cad4:	movt	r0, #1
    cad8:	mov	r3, r2
    cadc:	bl	f7a8 <fputs@plt+0x6690>
    cae0:	b	ca1c <fputs@plt+0x3904>
    cae4:	bl	9028 <__stack_chk_fail@plt>
    cae8:	push	{r4, r5, r6, lr}
    caec:	sub	sp, sp, #8
    caf0:	bl	bae4 <fputs@plt+0x29cc>
    caf4:	sub	r3, r0, #67	; 0x43
    caf8:	mov	r5, r0
    cafc:	cmp	r3, #49	; 0x31
    cb00:	ldrls	pc, [pc, r3, lsl #2]
    cb04:	b	cbd0 <fputs@plt+0x3ab8>
    cb08:			; <UNDEFINED> instruction: 0x0000cdb8
    cb0c:	ldrdeq	ip, [r0], -r0
    cb10:	ldrdeq	ip, [r0], -r8
    cb14:	andeq	ip, r0, ip, lsr #24
    cb18:	ldrdeq	ip, [r0], -r0
    cb1c:	ldrdeq	ip, [r0], -r0
    cb20:	ldrdeq	ip, [r0], -r0
    cb24:	ldrdeq	ip, [r0], -r0
    cb28:	ldrdeq	ip, [r0], -r0
    cb2c:	ldrdeq	ip, [r0], -r0
    cb30:	ldrdeq	ip, [r0], -r0
    cb34:	ldrdeq	ip, [r0], -r0
    cb38:	ldrdeq	ip, [r0], -r0
    cb3c:	ldrdeq	ip, [r0], -r0
    cb40:	ldrdeq	ip, [r0], -r0
    cb44:	ldrdeq	ip, [r0], -r0
    cb48:	ldrdeq	ip, [r0], -r0
    cb4c:	ldrdeq	ip, [r0], -r0
    cb50:	ldrdeq	ip, [r0], -r0
    cb54:	ldrdeq	ip, [r0], -r0
    cb58:	ldrdeq	ip, [r0], -r0
    cb5c:	ldrdeq	ip, [r0], -r0
    cb60:	ldrdeq	ip, [r0], -r0
    cb64:	ldrdeq	ip, [r0], -r0
    cb68:	ldrdeq	ip, [r0], -r0
    cb6c:	ldrdeq	ip, [r0], -r0
    cb70:	ldrdeq	ip, [r0], -r0
    cb74:	ldrdeq	ip, [r0], -r0
    cb78:	ldrdeq	ip, [r0], -r0
    cb7c:	ldrdeq	ip, [r0], -r0
    cb80:	andeq	ip, r0, r0, ror #24
    cb84:	ldrdeq	ip, [r0], -r0
    cb88:	andeq	ip, r0, r0, lsl #25
    cb8c:	ldrdeq	ip, [r0], -r0
    cb90:	ldrdeq	ip, [r0], -r8
    cb94:	andeq	ip, r0, ip, lsl #26
    cb98:	ldrdeq	ip, [r0], -r0
    cb9c:	ldrdeq	ip, [r0], -r0
    cba0:	ldrdeq	ip, [r0], -r0
    cba4:	ldrdeq	ip, [r0], -r0
    cba8:	ldrdeq	ip, [r0], -r0
    cbac:	muleq	r0, r8, sp
    cbb0:	ldrdeq	ip, [r0], -r0
    cbb4:	ldrdeq	ip, [r0], -r0
    cbb8:	ldrdeq	ip, [r0], -r0
    cbbc:	ldrdeq	ip, [r0], -r0
    cbc0:	ldrdeq	ip, [r0], -r0
    cbc4:	ldrdeq	ip, [r0], -r0
    cbc8:	ldrdeq	ip, [r0], -r0
    cbcc:	andeq	ip, r0, r4, ror #28
    cbd0:	bl	c91c <fputs@plt+0x3804>
    cbd4:	movw	r3, #20612	; 0x5084
    cbd8:	movt	r3, #2
    cbdc:	mov	r1, r5
    cbe0:	ldr	r2, [r0, #8]
    cbe4:	mov	r4, r0
    cbe8:	ldr	r0, [r3, #20]
    cbec:	ldr	lr, [r3]
    cbf0:	ldr	r3, [r4, #4]
    cbf4:	ldr	ip, [r0]
    cbf8:	str	lr, [sp]
    cbfc:	ldr	ip, [ip, #12]
    cc00:	blx	ip
    cc04:	mov	r0, r4
    cc08:	bl	bfd4 <fputs@plt+0x2ebc>
    cc0c:	ldr	r0, [r4, #8]
    cc10:	cmp	r0, #0
    cc14:	beq	cc1c <fputs@plt+0x3b04>
    cc18:	bl	9064 <_ZdaPv@plt>
    cc1c:	mov	r0, r4
    cc20:	add	sp, sp, #8
    cc24:	pop	{r4, r5, r6, lr}
    cc28:	b	14df0 <_ZdlPv@@Base>
    cc2c:	movw	r4, #20612	; 0x5084
    cc30:	movt	r4, #2
    cc34:	ldr	r3, [r4]
    cc38:	ldr	r0, [r3, #28]
    cc3c:	bl	c984 <fputs@plt+0x386c>
    cc40:	ldr	r0, [r4, #20]
    cc44:	ldr	r1, [r4]
    cc48:	ldr	r3, [r0]
    cc4c:	ldr	r3, [r3, #20]
    cc50:	blx	r3
    cc54:	add	sp, sp, #8
    cc58:	pop	{r4, r5, r6, lr}
    cc5c:	b	c3fc <fputs@plt+0x32e4>
    cc60:	mov	r0, #4
    cc64:	bl	c44c <fputs@plt+0x3334>
    cc68:	movw	r3, #20612	; 0x5084
    cc6c:	mov	r1, #97	; 0x61
    cc70:	movt	r3, #2
    cc74:	mov	r4, r0
    cc78:	ldr	r2, [r0, #8]
    cc7c:	b	cbe8 <fputs@plt+0x3ad0>
    cc80:	mov	r0, #1
    cc84:	movw	r4, #20612	; 0x5084
    cc88:	bl	c44c <fputs@plt+0x3334>
    cc8c:	movt	r4, #2
    cc90:	mov	r1, #99	; 0x63
    cc94:	mov	r5, r0
    cc98:	ldr	r0, [r4, #20]
    cc9c:	ldr	ip, [r0]
    cca0:	ldr	lr, [r4]
    cca4:	ldr	r3, [r5, #4]
    cca8:	ldr	r2, [r5, #8]
    ccac:	str	lr, [sp]
    ccb0:	ldr	ip, [ip, #12]
    ccb4:	blx	ip
    ccb8:	ldr	r3, [r5, #4]
    ccbc:	cmp	r3, #0
    ccc0:	bne	cce0 <fputs@plt+0x3bc8>
    ccc4:	movw	r1, #23504	; 0x5bd0
    ccc8:	movt	r1, #2
    cccc:	movw	r0, #25372	; 0x631c
    ccd0:	movt	r0, #1
    ccd4:	mov	r2, r1
    ccd8:	mov	r3, r1
    ccdc:	bl	f808 <fputs@plt+0x66f0>
    cce0:	ldr	r0, [r5, #8]
    cce4:	ldr	r3, [r4]
    cce8:	ldr	r2, [r0]
    ccec:	ldr	r1, [r3, #8]
    ccf0:	add	r2, r1, r2
    ccf4:	str	r2, [r3, #8]
    ccf8:	bl	9064 <_ZdaPv@plt>
    ccfc:	mov	r0, r5
    cd00:	add	sp, sp, #8
    cd04:	pop	{r4, r5, r6, lr}
    cd08:	b	14df0 <_ZdlPv@@Base>
    cd0c:	bl	bcd8 <fputs@plt+0x2bc0>
    cd10:	cmp	r0, #1000	; 0x3e8
    cd14:	mov	r5, r0
    cd18:	bls	ce84 <fputs@plt+0x3d6c>
    cd1c:	movw	r4, #20612	; 0x5084
    cd20:	movt	r4, #2
    cd24:	ldr	r3, [r4]
    cd28:	ldr	r6, [r3, #28]
    cd2c:	cmp	r6, #0
    cd30:	beq	cd44 <fputs@plt+0x3c2c>
    cd34:	mov	r0, r6
    cd38:	bl	e4a0 <fputs@plt+0x5388>
    cd3c:	mov	r0, r6
    cd40:	bl	e518 <fputs@plt+0x5400>
    cd44:	mov	r0, #28
    cd48:	bl	e4a4 <fputs@plt+0x538c>
    cd4c:	ldr	r3, [r4]
    cd50:	ldr	r1, [r3, #24]
    cd54:	mov	r6, r0
    cd58:	bl	e534 <fputs@plt+0x541c>
    cd5c:	ldr	r3, [r4]
    cd60:	mov	r1, r3
    cd64:	str	r6, [r3, #28]
    cd68:	ldr	r0, [r4, #20]
    cd6c:	ldr	r3, [r0]
    cd70:	ldr	r3, [r3, #20]
    cd74:	blx	r3
    cd78:	bl	bcd8 <fputs@plt+0x2bc0>
    cd7c:	ldr	r3, [r4]
    cd80:	ldr	r2, [r3, #8]
    cd84:	add	r5, r2, r5
    cd88:	str	r5, [r3, #8]
    cd8c:	add	sp, sp, #8
    cd90:	pop	{r4, r5, r6, lr}
    cd94:	b	c3fc <fputs@plt+0x32e4>
    cd98:	mov	r0, #2
    cd9c:	bl	c44c <fputs@plt+0x3334>
    cda0:	movw	r3, #20612	; 0x5084
    cda4:	mov	r1, #108	; 0x6c
    cda8:	movt	r3, #2
    cdac:	mov	r4, r0
    cdb0:	ldr	r2, [r0, #8]
    cdb4:	b	cbe8 <fputs@plt+0x3ad0>
    cdb8:	mov	r0, #1
    cdbc:	movw	r4, #20612	; 0x5084
    cdc0:	bl	c848 <fputs@plt+0x3730>
    cdc4:	movt	r4, #2
    cdc8:	mov	r1, #67	; 0x43
    cdcc:	mov	r5, r0
    cdd0:	ldr	r0, [r4, #20]
    cdd4:	b	cc9c <fputs@plt+0x3b84>
    cdd8:	mov	r0, #2
    cddc:	movw	r4, #20612	; 0x5084
    cde0:	bl	c44c <fputs@plt+0x3334>
    cde4:	movt	r4, #2
    cde8:	mov	r1, r5
    cdec:	ldr	lr, [r4]
    cdf0:	mov	r6, r0
    cdf4:	ldr	r0, [r4, #20]
    cdf8:	ldr	r3, [r6, #4]
    cdfc:	ldr	r2, [r6, #8]
    ce00:	ldr	ip, [r0]
    ce04:	str	lr, [sp]
    ce08:	ldr	ip, [ip, #12]
    ce0c:	blx	ip
    ce10:	ldr	r3, [r6, #4]
    ce14:	cmp	r3, #0
    ce18:	bne	ce38 <fputs@plt+0x3d20>
    ce1c:	movw	r1, #23504	; 0x5bd0
    ce20:	movt	r1, #2
    ce24:	movw	r0, #25372	; 0x631c
    ce28:	movt	r0, #1
    ce2c:	mov	r2, r1
    ce30:	mov	r3, r1
    ce34:	bl	f808 <fputs@plt+0x66f0>
    ce38:	ldr	r0, [r6, #8]
    ce3c:	ldr	r3, [r4]
    ce40:	ldr	r2, [r0]
    ce44:	ldr	r1, [r3, #8]
    ce48:	add	r2, r1, r2
    ce4c:	str	r2, [r3, #8]
    ce50:	bl	9064 <_ZdaPv@plt>
    ce54:	mov	r0, r6
    ce58:	add	sp, sp, #8
    ce5c:	pop	{r4, r5, r6, lr}
    ce60:	b	14df0 <_ZdlPv@@Base>
    ce64:	mov	r0, #1
    ce68:	bl	c848 <fputs@plt+0x3730>
    ce6c:	movw	r3, #20612	; 0x5084
    ce70:	mov	r1, #116	; 0x74
    ce74:	movt	r3, #2
    ce78:	mov	r4, r0
    ce7c:	ldr	r2, [r0, #8]
    ce80:	b	cbe8 <fputs@plt+0x3ad0>
    ce84:	rsb	r2, r0, #1000	; 0x3e8
    ce88:	movw	r3, #19923	; 0x4dd3
    ce8c:	movt	r3, #4194	; 0x1062
    ce90:	movw	r4, #20612	; 0x5084
    ce94:	lsl	r2, r2, #16
    ce98:	movt	r4, #2
    ce9c:	umull	r0, r1, r3, r2
    cea0:	ldr	r2, [r4]
    cea4:	ldr	r0, [r2, #28]
    cea8:	lsr	r1, r1, #6
    ceac:	bl	e75c <fputs@plt+0x5644>
    ceb0:	ldr	r1, [r4]
    ceb4:	b	cd68 <fputs@plt+0x3c50>
    ceb8:	mov	r0, r6
    cebc:	bl	e518 <fputs@plt+0x5400>
    cec0:	bl	8f44 <__cxa_end_cleanup@plt>
    cec4:	push	{r4, r5, r6, r7, lr}
    cec8:	movw	r4, #12304	; 0x3010
    cecc:	movt	r4, #2
    ced0:	sub	sp, sp, #28
    ced4:	ldr	r3, [r4]
    ced8:	str	r3, [sp, #20]
    cedc:	bl	beb4 <fputs@plt+0x2d9c>
    cee0:	ldrb	r1, [r0]
    cee4:	mov	r5, r0
    cee8:	sub	r3, r1, #70	; 0x46
    ceec:	cmp	r3, #47	; 0x2f
    cef0:	ldrls	pc, [pc, r3, lsl #2]
    cef4:	b	d1a4 <fputs@plt+0x408c>
    cef8:	andeq	sp, r0, r8, lsr #32
    cefc:	andeq	sp, r0, r4, lsr #3
    cf00:	andeq	sp, r0, r8, asr #32
    cf04:	andeq	sp, r0, r4, lsr #3
    cf08:	andeq	sp, r0, r4, lsr #3
    cf0c:	andeq	sp, r0, r4, lsr #3
    cf10:	andeq	sp, r0, r4, lsr #3
    cf14:	andeq	sp, r0, r4, lsr #3
    cf18:	andeq	sp, r0, r4, lsr #3
    cf1c:	andeq	sp, r0, r4, lsr #3
    cf20:	andeq	sp, r0, r4, lsr #3
    cf24:	andeq	sp, r0, r4, lsr #3
    cf28:	andeq	sp, r0, r4, lsr #3
    cf2c:	andeq	sp, r0, r8, ror r0
    cf30:	muleq	r0, r8, r0
    cf34:	andeq	sp, r0, r4, lsr #3
    cf38:	andeq	sp, r0, r4, lsr #3
    cf3c:	andeq	sp, r0, r4, lsr #3
    cf40:	andeq	sp, r0, r0, asr #1
    cf44:	andeq	sp, r0, r4, lsr #3
    cf48:	andeq	sp, r0, r4, lsr #3
    cf4c:	andeq	sp, r0, r4, lsr #3
    cf50:	andeq	sp, r0, r4, lsr #3
    cf54:	andeq	sp, r0, r4, lsr #3
    cf58:	andeq	sp, r0, r4, lsr #3
    cf5c:	andeq	sp, r0, r4, lsr #3
    cf60:	andeq	sp, r0, r4, lsr #3
    cf64:	andeq	sp, r0, r4, lsr #3
    cf68:	andeq	sp, r0, r4, lsr #3
    cf6c:	andeq	sp, r0, r4, lsr #3
    cf70:	andeq	sp, r0, r4, lsr #3
    cf74:	andeq	sp, r0, r4, lsr #3
    cf78:			; <UNDEFINED> instruction: 0x0000cfb8
    cf7c:	andeq	sp, r0, r4, lsr #3
    cf80:	andeq	sp, r0, r4, lsr #3
    cf84:	andeq	sp, r0, r0, lsr r1
    cf88:	andeq	sp, r0, r4, lsr #3
    cf8c:	andeq	sp, r0, r4, lsr #3
    cf90:	andeq	sp, r0, r4, lsr #3
    cf94:	andeq	sp, r0, r4, lsr #3
    cf98:	andeq	sp, r0, r4, lsr #3
    cf9c:	andeq	sp, r0, r4, lsr #3
    cfa0:	strdeq	ip, [r0], -r0
    cfa4:	andeq	sp, r0, r4, lsr #3
    cfa8:	muleq	r0, r0, r1
    cfac:	andeq	sp, r0, ip, lsl r0
    cfb0:	strdeq	ip, [r0], -r0
    cfb4:	andeq	sp, r0, r8, asr r1
    cfb8:	bl	bcd8 <fputs@plt+0x2bc0>
    cfbc:	mov	r7, r0
    cfc0:	bl	beb4 <fputs@plt+0x2d9c>
    cfc4:	movw	r3, #20612	; 0x5084
    cfc8:	movt	r3, #2
    cfcc:	mov	r1, r7
    cfd0:	mov	r6, r0
    cfd4:	mov	r2, r0
    cfd8:	ldr	r0, [r3, #20]
    cfdc:	bl	dffc <fputs@plt+0x4ee4>
    cfe0:	cmp	r6, #0
    cfe4:	beq	cff0 <fputs@plt+0x3ed8>
    cfe8:	mov	r0, r6
    cfec:	bl	9064 <_ZdaPv@plt>
    cff0:	bl	c3fc <fputs@plt+0x32e4>
    cff4:	mov	r6, #0
    cff8:	mov	r0, r5
    cffc:	bl	9064 <_ZdaPv@plt>
    d000:	ldr	r2, [sp, #20]
    d004:	ldr	r3, [r4]
    d008:	mov	r0, r6
    d00c:	cmp	r2, r3
    d010:	bne	d234 <fputs@plt+0x411c>
    d014:	add	sp, sp, #28
    d018:	pop	{r4, r5, r6, r7, pc}
    d01c:	bl	c3fc <fputs@plt+0x32e4>
    d020:	mov	r6, #1
    d024:	b	cff8 <fputs@plt+0x3ee0>
    d028:	bl	bbb8 <fputs@plt+0x2aa0>
    d02c:	subs	r6, r0, #0
    d030:	beq	d1f4 <fputs@plt+0x40dc>
    d034:	bl	c150 <fputs@plt+0x3038>
    d038:	mov	r0, r6
    d03c:	bl	9064 <_ZdaPv@plt>
    d040:	mov	r6, #0
    d044:	b	cff8 <fputs@plt+0x3ee0>
    d048:	movw	r6, #20612	; 0x5084
    d04c:	movt	r6, #2
    d050:	ldr	r7, [r6]
    d054:	bl	bcd8 <fputs@plt+0x2bc0>
    d058:	ldr	r3, [r6]
    d05c:	ldr	r2, [r3, #4]
    d060:	str	r0, [r7, #16]
    d064:	ldr	r1, [r3, #16]
    d068:	cmp	r1, r2
    d06c:	moveq	r2, #0
    d070:	streq	r2, [r3, #16]
    d074:	b	cff0 <fputs@plt+0x3ed8>
    d078:	movw	r3, #20612	; 0x5084
    d07c:	movt	r3, #2
    d080:	mov	r6, #0
    d084:	ldr	r7, [r3]
    d088:	bl	bcd8 <fputs@plt+0x2bc0>
    d08c:	str	r0, [r7, #20]
    d090:	bl	c3fc <fputs@plt+0x32e4>
    d094:	b	cff8 <fputs@plt+0x3ee0>
    d098:	movw	r1, #23504	; 0x5bd0
    d09c:	movt	r1, #2
    d0a0:	movw	r0, #25756	; 0x649c
    d0a4:	movt	r0, #1
    d0a8:	mov	r2, r1
    d0ac:	mov	r3, r1
    d0b0:	bl	f7a8 <fputs@plt+0x6690>
    d0b4:	mov	r6, #0
    d0b8:	bl	c23c <fputs@plt+0x3124>
    d0bc:	b	cff8 <fputs@plt+0x3ee0>
    d0c0:	bl	bbb8 <fputs@plt+0x2aa0>
    d0c4:	movw	r7, #20612	; 0x5084
    d0c8:	movt	r7, #2
    d0cc:	ldr	r3, [r7, #24]
    d0d0:	cmp	r3, #0
    d0d4:	mov	r6, r0
    d0d8:	ble	d214 <fputs@plt+0x40fc>
    d0dc:	cmp	r0, #0
    d0e0:	beq	d0fc <fputs@plt+0x3fe4>
    d0e4:	movw	r1, #25828	; 0x64e4
    d0e8:	mov	r2, #7
    d0ec:	movt	r1, #1
    d0f0:	bl	90b8 <strncmp@plt>
    d0f4:	cmp	r0, #0
    d0f8:	beq	d1d4 <fputs@plt+0x40bc>
    d0fc:	ldr	r0, [r7, #20]
    d100:	mov	r1, r6
    d104:	ldr	r2, [r7]
    d108:	mov	r3, #112	; 0x70
    d10c:	ldr	ip, [r0]
    d110:	ldr	ip, [ip, #40]	; 0x28
    d114:	blx	ip
    d118:	cmp	r6, #0
    d11c:	beq	cff8 <fputs@plt+0x3ee0>
    d120:	mov	r0, r6
    d124:	mov	r6, #0
    d128:	bl	9064 <_ZdaPv@plt>
    d12c:	b	cff8 <fputs@plt+0x3ee0>
    d130:	movw	r1, #23504	; 0x5bd0
    d134:	movw	r0, #25700	; 0x6464
    d138:	movt	r1, #2
    d13c:	movt	r0, #1
    d140:	mov	r2, r1
    d144:	mov	r3, r1
    d148:	bl	f7a8 <fputs@plt+0x6690>
    d14c:	mov	r6, #0
    d150:	bl	c3fc <fputs@plt+0x32e4>
    d154:	b	cff8 <fputs@plt+0x3ee0>
    d158:	bl	beb4 <fputs@plt+0x2d9c>
    d15c:	movw	r2, #20612	; 0x5084
    d160:	movt	r2, #2
    d164:	mov	r3, #117	; 0x75
    d168:	mov	r6, r0
    d16c:	mov	r1, r0
    d170:	ldr	r0, [r2, #20]
    d174:	ldr	r2, [r2]
    d178:	ldr	ip, [r0]
    d17c:	ldr	ip, [ip, #40]	; 0x28
    d180:	blx	ip
    d184:	cmp	r6, #0
    d188:	bne	cfe8 <fputs@plt+0x3ed0>
    d18c:	b	cff0 <fputs@plt+0x3ed8>
    d190:	movw	r1, #23504	; 0x5bd0
    d194:	movw	r0, #25728	; 0x6480
    d198:	movt	r1, #2
    d19c:	movt	r0, #1
    d1a0:	b	d140 <fputs@plt+0x4028>
    d1a4:	mov	r0, sp
    d1a8:	mov	r6, #0
    d1ac:	bl	f350 <fputs@plt+0x6238>
    d1b0:	movw	r2, #23504	; 0x5bd0
    d1b4:	movt	r2, #2
    d1b8:	mov	r1, sp
    d1bc:	movw	r0, #25836	; 0x64ec
    d1c0:	movt	r0, #1
    d1c4:	mov	r3, r2
    d1c8:	bl	f7d8 <fputs@plt+0x66c0>
    d1cc:	bl	c23c <fputs@plt+0x3124>
    d1d0:	b	cff8 <fputs@plt+0x3ee0>
    d1d4:	ldr	r0, [r7, #20]
    d1d8:	mov	r1, r6
    d1dc:	ldr	r2, [r7]
    d1e0:	mov	r3, #112	; 0x70
    d1e4:	ldr	ip, [r0]
    d1e8:	ldr	ip, [ip, #44]	; 0x2c
    d1ec:	blx	ip
    d1f0:	b	d120 <fputs@plt+0x4008>
    d1f4:	movw	r1, #23504	; 0x5bd0
    d1f8:	movt	r1, #2
    d1fc:	movw	r0, #25664	; 0x6440
    d200:	movt	r0, #1
    d204:	mov	r2, r1
    d208:	mov	r3, r1
    d20c:	bl	f7d8 <fputs@plt+0x66c0>
    d210:	b	cff8 <fputs@plt+0x3ee0>
    d214:	movw	r1, #23504	; 0x5bd0
    d218:	movt	r1, #2
    d21c:	movw	r0, #25780	; 0x64b4
    d220:	movt	r0, #1
    d224:	mov	r2, r1
    d228:	mov	r3, r1
    d22c:	bl	f7a8 <fputs@plt+0x6690>
    d230:	b	d118 <fputs@plt+0x4000>
    d234:	bl	9028 <__stack_chk_fail@plt>
    d238:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    d23c:	movw	r4, #20612	; 0x5084
    d240:	movt	r4, #2
    d244:	movw	r6, #12304	; 0x3010
    d248:	movt	r6, #2
    d24c:	mov	r2, #0
    d250:	mov	r3, #1
    d254:	str	r2, [r4, #24]
    d258:	str	r3, [r4, #8]
    d25c:	sub	sp, sp, #24
    d260:	ldrb	r2, [r0]
    d264:	mov	r5, r0
    d268:	ldr	r3, [r6]
    d26c:	cmp	r2, #45	; 0x2d
    d270:	str	r3, [sp, #20]
    d274:	beq	db98 <fputs@plt+0x4a80>
    d278:	bl	910c <__errno_location@plt>
    d27c:	mov	r3, #0
    d280:	movw	r1, #25272	; 0x62b8
    d284:	movt	r1, #1
    d288:	str	r3, [r0]
    d28c:	mov	r7, r0
    d290:	mov	r0, r5
    d294:	bl	8f38 <fopen@plt>
    d298:	ldr	r3, [r7]
    d29c:	cmp	r3, #0
    d2a0:	str	r0, [r4, #4]
    d2a4:	bne	db6c <fputs@plt+0x4a54>
    d2a8:	cmp	r0, #0
    d2ac:	beq	db6c <fputs@plt+0x4a54>
    d2b0:	mov	r0, r5
    d2b4:	bl	c0a4 <fputs@plt+0x2f8c>
    d2b8:	ldr	r3, [r4]
    d2bc:	cmp	r3, #0
    d2c0:	beq	d2c8 <fputs@plt+0x41b0>
    d2c4:	bl	ba24 <fputs@plt+0x290c>
    d2c8:	mov	r0, #32
    d2cc:	movw	r7, #26816	; 0x68c0
    d2d0:	bl	14da0 <_Znwj@@Base>
    d2d4:	movt	r7, #2
    d2d8:	mov	r5, #0
    d2dc:	ldr	r8, [r7]
    d2e0:	str	r0, [r4]
    d2e4:	mov	r0, #28
    d2e8:	bl	e4a4 <fputs@plt+0x538c>
    d2ec:	ldr	r2, [r4]
    d2f0:	ldr	r7, [r7]
    d2f4:	mov	r3, r0
    d2f8:	mov	r0, #28
    d2fc:	str	r8, [r3, #24]
    d300:	str	r5, [r3]
    d304:	str	r3, [r2, #24]
    d308:	bl	e4a4 <fputs@plt+0x538c>
    d30c:	ldr	r3, [r4]
    d310:	mvn	r2, #0
    d314:	str	r7, [r0, #24]
    d318:	str	r5, [r0]
    d31c:	str	r0, [r3, #28]
    d320:	str	r5, [r3, #16]
    d324:	str	r5, [r3, #20]
    d328:	stm	r3, {r2, r5}
    d32c:	str	r2, [r3, #8]
    d330:	str	r2, [r3, #12]
    d334:	bl	c290 <fputs@plt+0x3178>
    d338:	cmn	r0, #1
    d33c:	beq	d7a0 <fputs@plt+0x4688>
    d340:	cmp	r0, #120	; 0x78
    d344:	beq	d364 <fputs@plt+0x424c>
    d348:	movw	r1, #23504	; 0x5bd0
    d34c:	movt	r1, #2
    d350:	movw	r0, #25884	; 0x651c
    d354:	movt	r0, #1
    d358:	mov	r2, r1
    d35c:	mov	r3, r1
    d360:	bl	f808 <fputs@plt+0x66f0>
    d364:	bl	beb4 <fputs@plt+0x2d9c>
    d368:	ldrb	r3, [r0]
    d36c:	mov	r5, r0
    d370:	cmp	r3, #84	; 0x54
    d374:	beq	d394 <fputs@plt+0x427c>
    d378:	movw	r1, #23504	; 0x5bd0
    d37c:	movt	r1, #2
    d380:	movw	r0, #25884	; 0x651c
    d384:	movt	r0, #1
    d388:	mov	r2, r1
    d38c:	mov	r3, r1
    d390:	bl	f808 <fputs@plt+0x66f0>
    d394:	mov	r0, r5
    d398:	bl	9064 <_ZdaPv@plt>
    d39c:	bl	beb4 <fputs@plt+0x2d9c>
    d3a0:	ldr	r2, [r4, #20]
    d3a4:	movw	r3, #20612	; 0x5084
    d3a8:	movt	r3, #2
    d3ac:	cmp	r2, #0
    d3b0:	mov	r5, r0
    d3b4:	beq	dc9c <fputs@plt+0x4b84>
    d3b8:	ldr	r0, [r3, #28]
    d3bc:	cmp	r0, #0
    d3c0:	beq	d3d4 <fputs@plt+0x42bc>
    d3c4:	mov	r1, r5
    d3c8:	bl	90f4 <strcmp@plt>
    d3cc:	cmp	r0, #0
    d3d0:	beq	d3f0 <fputs@plt+0x42d8>
    d3d4:	movw	r1, #23504	; 0x5bd0
    d3d8:	movt	r1, #2
    d3dc:	movw	r0, #25956	; 0x6564
    d3e0:	movt	r0, #1
    d3e4:	mov	r2, r1
    d3e8:	mov	r3, r1
    d3ec:	bl	f808 <fputs@plt+0x66f0>
    d3f0:	cmp	r5, #0
    d3f4:	beq	d400 <fputs@plt+0x42e8>
    d3f8:	mov	r0, r5
    d3fc:	bl	9064 <_ZdaPv@plt>
    d400:	bl	c3fc <fputs@plt+0x32e4>
    d404:	movw	r3, #8456	; 0x2108
    d408:	movt	r3, #2
    d40c:	ldr	r2, [r4]
    d410:	ldr	r3, [r3]
    d414:	add	r3, r3, r3, lsl #2
    d418:	lsl	r3, r3, #1
    d41c:	str	r3, [r2, #4]
    d420:	bl	c290 <fputs@plt+0x3178>
    d424:	cmp	r0, #120	; 0x78
    d428:	beq	d448 <fputs@plt+0x4330>
    d42c:	movw	r1, #23504	; 0x5bd0
    d430:	movt	r1, #2
    d434:	movw	r0, #25992	; 0x6588
    d438:	movt	r0, #1
    d43c:	mov	r2, r1
    d440:	mov	r3, r1
    d444:	bl	f808 <fputs@plt+0x66f0>
    d448:	bl	beb4 <fputs@plt+0x2d9c>
    d44c:	ldrb	r3, [r0]
    d450:	mov	r5, r0
    d454:	cmp	r3, #114	; 0x72
    d458:	beq	d478 <fputs@plt+0x4360>
    d45c:	movw	r1, #23504	; 0x5bd0
    d460:	movt	r1, #2
    d464:	movw	r0, #25992	; 0x6588
    d468:	movt	r0, #1
    d46c:	mov	r2, r1
    d470:	mov	r3, r1
    d474:	bl	f808 <fputs@plt+0x66f0>
    d478:	mov	r0, r5
    d47c:	bl	9064 <_ZdaPv@plt>
    d480:	bl	bcd8 <fputs@plt+0x2bc0>
    d484:	movw	r3, #23604	; 0x5c34
    d488:	movt	r3, #2
    d48c:	ldr	r3, [r3]
    d490:	cmp	r0, r3
    d494:	beq	d4b4 <fputs@plt+0x439c>
    d498:	movw	r1, #23504	; 0x5bd0
    d49c:	movt	r1, #2
    d4a0:	movw	r0, #26028	; 0x65ac
    d4a4:	movt	r0, #1
    d4a8:	mov	r2, r1
    d4ac:	mov	r3, r1
    d4b0:	bl	f808 <fputs@plt+0x66f0>
    d4b4:	bl	bcd8 <fputs@plt+0x2bc0>
    d4b8:	movw	r3, #8464	; 0x2110
    d4bc:	movt	r3, #2
    d4c0:	ldr	r3, [r3]
    d4c4:	cmp	r0, r3
    d4c8:	beq	d4e8 <fputs@plt+0x43d0>
    d4cc:	movw	r1, #23504	; 0x5bd0
    d4d0:	movt	r1, #2
    d4d4:	movw	r0, #26056	; 0x65c8
    d4d8:	movt	r0, #1
    d4dc:	mov	r2, r1
    d4e0:	mov	r3, r1
    d4e4:	bl	f808 <fputs@plt+0x66f0>
    d4e8:	bl	bcd8 <fputs@plt+0x2bc0>
    d4ec:	movw	r3, #8460	; 0x210c
    d4f0:	movt	r3, #2
    d4f4:	ldr	r3, [r3]
    d4f8:	cmp	r0, r3
    d4fc:	beq	d51c <fputs@plt+0x4404>
    d500:	movw	r1, #23504	; 0x5bd0
    d504:	movt	r1, #2
    d508:	movw	r0, #26100	; 0x65f4
    d50c:	movt	r0, #1
    d510:	mov	r2, r1
    d514:	mov	r3, r1
    d518:	bl	f808 <fputs@plt+0x66f0>
    d51c:	bl	c3fc <fputs@plt+0x32e4>
    d520:	bl	c290 <fputs@plt+0x3178>
    d524:	cmp	r0, #120	; 0x78
    d528:	beq	d548 <fputs@plt+0x4430>
    d52c:	movw	r1, #23504	; 0x5bd0
    d530:	movt	r1, #2
    d534:	movw	r0, #26140	; 0x661c
    d538:	movt	r0, #1
    d53c:	mov	r2, r1
    d540:	mov	r3, r1
    d544:	bl	f808 <fputs@plt+0x66f0>
    d548:	bl	beb4 <fputs@plt+0x2d9c>
    d54c:	ldrb	r3, [r0]
    d550:	mov	r5, r0
    d554:	cmp	r3, #105	; 0x69
    d558:	beq	d578 <fputs@plt+0x4460>
    d55c:	movw	r1, #23504	; 0x5bd0
    d560:	movt	r1, #2
    d564:	movw	r0, #26140	; 0x661c
    d568:	movt	r0, #1
    d56c:	mov	r2, r1
    d570:	mov	r3, r1
    d574:	bl	f808 <fputs@plt+0x66f0>
    d578:	mov	r0, r5
    d57c:	movw	r5, #20612	; 0x5084
    d580:	bl	9064 <_ZdaPv@plt>
    d584:	movt	r5, #2
    d588:	bl	c3fc <fputs@plt+0x32e4>
    d58c:	ldr	r3, [r4, #20]
    d590:	cmp	r3, #0
    d594:	beq	dccc <fputs@plt+0x4bb4>
    d598:	movw	r7, #20612	; 0x5084
    d59c:	movt	r7, #2
    d5a0:	bl	c290 <fputs@plt+0x3178>
    d5a4:	cmn	r0, #1
    d5a8:	mov	r5, r0
    d5ac:	beq	d7f4 <fputs@plt+0x46dc>
    d5b0:	sub	r3, r0, #35	; 0x23
    d5b4:	cmp	r3, #85	; 0x55
    d5b8:	ldrls	pc, [pc, r3, lsl #2]
    d5bc:	b	d7b8 <fputs@plt+0x46a0>
    d5c0:	andeq	sp, r0, r0, ror #15
    d5c4:			; <UNDEFINED> instruction: 0x0000d7b8
    d5c8:			; <UNDEFINED> instruction: 0x0000d7b8
    d5cc:			; <UNDEFINED> instruction: 0x0000d7b8
    d5d0:			; <UNDEFINED> instruction: 0x0000d7b8
    d5d4:			; <UNDEFINED> instruction: 0x0000d7b8
    d5d8:			; <UNDEFINED> instruction: 0x0000d7b8
    d5dc:			; <UNDEFINED> instruction: 0x0000d7b8
    d5e0:			; <UNDEFINED> instruction: 0x0000d7b8
    d5e4:			; <UNDEFINED> instruction: 0x0000d7b8
    d5e8:			; <UNDEFINED> instruction: 0x0000d7b8
    d5ec:			; <UNDEFINED> instruction: 0x0000d7b8
    d5f0:			; <UNDEFINED> instruction: 0x0000d7b8
    d5f4:	andeq	sp, r0, r8, lsl #21
    d5f8:	andeq	sp, r0, r8, lsl #21
    d5fc:	andeq	sp, r0, r8, lsl #21
    d600:	andeq	sp, r0, r8, lsl #21
    d604:	andeq	sp, r0, r8, lsl #21
    d608:	andeq	sp, r0, r8, lsl #21
    d60c:	andeq	sp, r0, r8, lsl #21
    d610:	andeq	sp, r0, r8, lsl #21
    d614:	andeq	sp, r0, r8, lsl #21
    d618:	andeq	sp, r0, r8, lsl #21
    d61c:			; <UNDEFINED> instruction: 0x0000d7b8
    d620:			; <UNDEFINED> instruction: 0x0000d7b8
    d624:			; <UNDEFINED> instruction: 0x0000d7b8
    d628:			; <UNDEFINED> instruction: 0x0000d7b8
    d62c:			; <UNDEFINED> instruction: 0x0000d7b8
    d630:			; <UNDEFINED> instruction: 0x0000d7b8
    d634:			; <UNDEFINED> instruction: 0x0000d7b8
    d638:			; <UNDEFINED> instruction: 0x0000d7b8
    d63c:			; <UNDEFINED> instruction: 0x0000d7b8
    d640:	andeq	sp, r0, r4, asr sl
    d644:	andeq	sp, r0, r0, asr #20
    d648:			; <UNDEFINED> instruction: 0x0000d7b8
    d64c:	andeq	sp, r0, r0, lsr #20
    d650:			; <UNDEFINED> instruction: 0x0000d7b8
    d654:	andeq	sp, r0, ip, asr fp
    d658:			; <UNDEFINED> instruction: 0x0000d7b8
    d65c:			; <UNDEFINED> instruction: 0x0000d7b8
    d660:			; <UNDEFINED> instruction: 0x0000d7b8
    d664:			; <UNDEFINED> instruction: 0x0000d7b8
    d668:			; <UNDEFINED> instruction: 0x0000d7b8
    d66c:	andeq	sp, r0, r8, lsr #22
    d670:			; <UNDEFINED> instruction: 0x0000d7b8
    d674:			; <UNDEFINED> instruction: 0x0000d7b8
    d678:			; <UNDEFINED> instruction: 0x0000d7b8
    d67c:			; <UNDEFINED> instruction: 0x0000d7b8
    d680:			; <UNDEFINED> instruction: 0x0000d7b8
    d684:			; <UNDEFINED> instruction: 0x0000d7b8
    d688:			; <UNDEFINED> instruction: 0x0000d7b8
    d68c:	andeq	sp, r0, r0, lsl sl
    d690:			; <UNDEFINED> instruction: 0x0000d7b8
    d694:			; <UNDEFINED> instruction: 0x0000d7b8
    d698:			; <UNDEFINED> instruction: 0x0000d7b8
    d69c:			; <UNDEFINED> instruction: 0x0000d7b8
    d6a0:			; <UNDEFINED> instruction: 0x0000d7b8
    d6a4:			; <UNDEFINED> instruction: 0x0000d7b8
    d6a8:			; <UNDEFINED> instruction: 0x0000d7b8
    d6ac:			; <UNDEFINED> instruction: 0x0000d7b8
    d6b0:			; <UNDEFINED> instruction: 0x0000d7b8
    d6b4:			; <UNDEFINED> instruction: 0x0000d7b8
    d6b8:			; <UNDEFINED> instruction: 0x0000d7b8
    d6bc:			; <UNDEFINED> instruction: 0x0000d7b8
    d6c0:	ldrdeq	sp, [r0], -r8
    d6c4:			; <UNDEFINED> instruction: 0x0000d7b8
    d6c8:			; <UNDEFINED> instruction: 0x0000d7b8
    d6cc:	andeq	sp, r0, r8, asr #19
    d6d0:			; <UNDEFINED> instruction: 0x0000d7b8
    d6d4:			; <UNDEFINED> instruction: 0x0000d9b0
    d6d8:			; <UNDEFINED> instruction: 0x0000d7b8
    d6dc:			; <UNDEFINED> instruction: 0x0000d7b8
    d6e0:			; <UNDEFINED> instruction: 0x0000d7b8
    d6e4:			; <UNDEFINED> instruction: 0x0000d7b8
    d6e8:	andeq	sp, r0, ip, lsl #19
    d6ec:	andeq	sp, r0, r4, ror #18
    d6f0:			; <UNDEFINED> instruction: 0x0000d7b8
    d6f4:	andeq	sp, r0, r8, lsl #18
    d6f8:			; <UNDEFINED> instruction: 0x0000d7b8
    d6fc:			; <UNDEFINED> instruction: 0x0000d7b8
    d700:	andeq	sp, r0, r0, ror #17
    d704:	andeq	sp, r0, r0, lsl #17
    d708:	andeq	sp, r0, r4, lsl r8
    d70c:	strdeq	sp, [r0], -ip
    d710:	andeq	sp, r0, r0, lsr #11
    d714:	andeq	sp, r0, r8, lsl r7
    d718:	bl	cec4 <fputs@plt+0x3dac>
    d71c:	subs	r5, r0, #0
    d720:	beq	d5a0 <fputs@plt+0x4488>
    d724:	ldr	r2, [r4, #24]
    d728:	movw	r3, #20612	; 0x5084
    d72c:	movt	r3, #2
    d730:	cmp	r2, #0
    d734:	ble	d750 <fputs@plt+0x4638>
    d738:	ldr	r0, [r3, #20]
    d73c:	ldr	r2, [r3]
    d740:	ldr	r3, [r0]
    d744:	ldr	r1, [r2, #12]
    d748:	ldr	r3, [r3, #28]
    d74c:	blx	r3
    d750:	ldr	r0, [r4, #20]
    d754:	cmp	r0, #0
    d758:	beq	d768 <fputs@plt+0x4650>
    d75c:	ldr	r3, [r0]
    d760:	ldr	r3, [r3, #4]
    d764:	blx	r3
    d768:	ldr	r0, [r4, #4]
    d76c:	mov	r3, #0
    d770:	str	r3, [r4, #20]
    d774:	bl	8ed8 <fclose@plt>
    d778:	cmp	r5, #0
    d77c:	bne	d79c <fputs@plt+0x4684>
    d780:	movw	r1, #23504	; 0x5bd0
    d784:	movt	r1, #2
    d788:	movw	r0, #26248	; 0x6688
    d78c:	movt	r0, #1
    d790:	mov	r2, r1
    d794:	mov	r3, r1
    d798:	bl	f7d8 <fputs@plt+0x66c0>
    d79c:	bl	ba24 <fputs@plt+0x290c>
    d7a0:	ldr	r2, [sp, #20]
    d7a4:	ldr	r3, [r6]
    d7a8:	cmp	r2, r3
    d7ac:	bne	dcd8 <fputs@plt+0x4bc0>
    d7b0:	add	sp, sp, #24
    d7b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    d7b8:	uxtb	r1, r0
    d7bc:	mov	r0, sp
    d7c0:	bl	f360 <fputs@plt+0x6248>
    d7c4:	movw	r2, #23504	; 0x5bd0
    d7c8:	movt	r2, #2
    d7cc:	movw	r0, #26220	; 0x666c
    d7d0:	mov	r1, sp
    d7d4:	movt	r0, #1
    d7d8:	mov	r3, r2
    d7dc:	bl	f7d8 <fputs@plt+0x66c0>
    d7e0:	bl	c23c <fputs@plt+0x3124>
    d7e4:	bl	c290 <fputs@plt+0x3178>
    d7e8:	cmn	r0, #1
    d7ec:	mov	r5, r0
    d7f0:	bne	d5b0 <fputs@plt+0x4498>
    d7f4:	mov	r5, #0
    d7f8:	b	d724 <fputs@plt+0x460c>
    d7fc:	bl	bcd8 <fputs@plt+0x2bc0>
    d800:	ldr	r3, [r4]
    d804:	ldr	r2, [r3, #12]
    d808:	add	r0, r2, r0
    d80c:	str	r0, [r3, #12]
    d810:	b	d5a0 <fputs@plt+0x4488>
    d814:	ldr	r3, [r4, #24]
    d818:	cmp	r3, #0
    d81c:	ble	dc90 <fputs@plt+0x4b78>
    d820:	bl	bcd8 <fputs@plt+0x2bc0>
    d824:	mov	r5, r0
    d828:	bl	beb4 <fputs@plt+0x2d9c>
    d82c:	ldrb	r1, [r0]
    d830:	mov	r9, r0
    d834:	cmp	r1, #0
    d838:	ldrne	r2, [r4]
    d83c:	movne	sl, r0
    d840:	beq	d874 <fputs@plt+0x475c>
    d844:	mov	r3, sp
    d848:	ldr	r0, [r4, #20]
    d84c:	bl	e2f0 <fputs@plt+0x51d8>
    d850:	ldr	r2, [r4]
    d854:	ldr	r3, [sp]
    d858:	ldr	r1, [r2, #8]
    d85c:	add	r3, r5, r3
    d860:	add	r3, r1, r3
    d864:	str	r3, [r2, #8]
    d868:	ldrb	r1, [sl, #1]!
    d86c:	cmp	r1, #0
    d870:	bne	d844 <fputs@plt+0x472c>
    d874:	mov	r0, r9
    d878:	bl	9064 <_ZdaPv@plt>
    d87c:	b	d5a0 <fputs@plt+0x4488>
    d880:	ldr	r3, [r4, #24]
    d884:	cmp	r3, #0
    d888:	ble	dc84 <fputs@plt+0x4b6c>
    d88c:	bl	beb4 <fputs@plt+0x2d9c>
    d890:	ldrb	r1, [r0]
    d894:	mov	r9, r0
    d898:	cmp	r1, #0
    d89c:	ldrne	r2, [r4]
    d8a0:	movne	r5, r0
    d8a4:	beq	d874 <fputs@plt+0x475c>
    d8a8:	mov	r3, sp
    d8ac:	ldr	r0, [r4, #20]
    d8b0:	bl	e2f0 <fputs@plt+0x51d8>
    d8b4:	ldr	r2, [r4]
    d8b8:	ldr	r3, [sp]
    d8bc:	ldr	r1, [r2, #8]
    d8c0:	add	r3, r1, r3
    d8c4:	str	r3, [r2, #8]
    d8c8:	ldrb	r1, [r5, #1]!
    d8cc:	cmp	r1, #0
    d8d0:	bne	d8a8 <fputs@plt+0x4790>
    d8d4:	mov	r0, r9
    d8d8:	bl	9064 <_ZdaPv@plt>
    d8dc:	b	d5a0 <fputs@plt+0x4488>
    d8e0:	ldr	r5, [r4]
    d8e4:	bl	bcd8 <fputs@plt+0x2bc0>
    d8e8:	ldr	r3, [r4]
    d8ec:	ldr	r2, [r3, #16]
    d8f0:	str	r0, [r5, #4]
    d8f4:	ldr	r1, [r3, #4]
    d8f8:	cmp	r2, r1
    d8fc:	moveq	r2, #0
    d900:	streq	r2, [r3, #16]
    d904:	b	d5a0 <fputs@plt+0x4488>
    d908:	ldr	r3, [r4, #24]
    d90c:	cmp	r3, #0
    d910:	ble	d930 <fputs@plt+0x4818>
    d914:	ldr	r0, [r7, #20]
    d918:	ldr	r2, [r7]
    d91c:	ldr	r3, [r0]
    d920:	ldr	r1, [r2, #12]
    d924:	ldr	r3, [r3, #28]
    d928:	blx	r3
    d92c:	ldr	r3, [r7, #24]
    d930:	ldr	r5, [r4, #20]
    d934:	add	r3, r3, #1
    d938:	str	r3, [r4, #24]
    d93c:	ldr	r3, [r5]
    d940:	ldr	r8, [r3, #24]
    d944:	bl	bcd8 <fputs@plt+0x2bc0>
    d948:	mov	r1, r0
    d94c:	mov	r0, r5
    d950:	blx	r8
    d954:	ldr	r3, [r4]
    d958:	mov	r2, #0
    d95c:	str	r2, [r3, #12]
    d960:	b	d5a0 <fputs@plt+0x4488>
    d964:	ldr	r3, [r4, #24]
    d968:	cmp	r3, #0
    d96c:	ble	dc78 <fputs@plt+0x4b60>
    d970:	ldr	r0, [r4, #20]
    d974:	ldr	r3, [r0]
    d978:	ldr	r3, [r3, #36]	; 0x24
    d97c:	blx	r3
    d980:	bl	bcd8 <fputs@plt+0x2bc0>
    d984:	bl	bcd8 <fputs@plt+0x2bc0>
    d988:	b	d5a0 <fputs@plt+0x4488>
    d98c:	ldr	r3, [r4]
    d990:	ldr	r0, [r3, #24]
    d994:	bl	c984 <fputs@plt+0x386c>
    d998:	ldr	r0, [r4, #20]
    d99c:	ldr	r1, [r4]
    d9a0:	ldr	r3, [r0]
    d9a4:	ldr	r3, [r3, #16]
    d9a8:	blx	r3
    d9ac:	b	d5a0 <fputs@plt+0x4488>
    d9b0:	bl	bcd8 <fputs@plt+0x2bc0>
    d9b4:	ldr	r3, [r4]
    d9b8:	ldr	r2, [r3, #8]
    d9bc:	add	r0, r2, r0
    d9c0:	str	r0, [r3, #8]
    d9c4:	b	d5a0 <fputs@plt+0x4488>
    d9c8:	ldr	r5, [r4]
    d9cc:	bl	bcd8 <fputs@plt+0x2bc0>
    d9d0:	str	r0, [r5]
    d9d4:	b	d5a0 <fputs@plt+0x4488>
    d9d8:	ldr	r3, [r4, #24]
    d9dc:	cmp	r3, #0
    d9e0:	ble	dc6c <fputs@plt+0x4b54>
    d9e4:	bl	bae4 <fputs@plt+0x29cc>
    d9e8:	cmp	r0, #10
    d9ec:	beq	dbd8 <fputs@plt+0x4ac0>
    d9f0:	cmn	r0, #1
    d9f4:	beq	dbd8 <fputs@plt+0x4ac0>
    d9f8:	uxtb	r1, r0
    d9fc:	ldr	r2, [r4]
    da00:	ldr	r0, [r4, #20]
    da04:	mov	r3, #0
    da08:	bl	e2f0 <fputs@plt+0x51d8>
    da0c:	b	d5a0 <fputs@plt+0x4488>
    da10:	ldr	r5, [r4]
    da14:	bl	bcd8 <fputs@plt+0x2bc0>
    da18:	str	r0, [r5, #12]
    da1c:	b	d5a0 <fputs@plt+0x4488>
    da20:	bl	bbb8 <fputs@plt+0x2aa0>
    da24:	mov	r5, r0
    da28:	bl	c150 <fputs@plt+0x3038>
    da2c:	cmp	r5, #0
    da30:	beq	d5a0 <fputs@plt+0x4488>
    da34:	mov	r0, r5
    da38:	bl	9064 <_ZdaPv@plt>
    da3c:	b	d5a0 <fputs@plt+0x4488>
    da40:	ldr	r3, [r4, #24]
    da44:	cmp	r3, #0
    da48:	ble	dc60 <fputs@plt+0x4b48>
    da4c:	bl	cae8 <fputs@plt+0x39d0>
    da50:	b	d5a0 <fputs@plt+0x4488>
    da54:	ldr	r3, [r4, #24]
    da58:	cmp	r3, #0
    da5c:	ble	dc54 <fputs@plt+0x4b3c>
    da60:	bl	beb4 <fputs@plt+0x2d9c>
    da64:	ldr	r2, [r4]
    da68:	mov	r3, #0
    da6c:	mov	r5, r0
    da70:	mov	r1, r0
    da74:	ldr	r0, [r4, #20]
    da78:	bl	e384 <fputs@plt+0x526c>
    da7c:	cmp	r5, #0
    da80:	bne	da34 <fputs@plt+0x491c>
    da84:	b	d5a0 <fputs@plt+0x4488>
    da88:	bl	bae4 <fputs@plt+0x29cc>
    da8c:	ldr	r3, [r4, #24]
    da90:	uxtb	r5, r5
    da94:	cmp	r3, #0
    da98:	mov	r8, r0
    da9c:	ble	dc48 <fputs@plt+0x4b30>
    daa0:	sub	r3, r8, #48	; 0x30
    daa4:	cmp	r3, #9
    daa8:	uxtbls	r8, r8
    daac:	bhi	dc18 <fputs@plt+0x4b00>
    dab0:	strb	r5, [sp, #16]
    dab4:	mov	r5, #0
    dab8:	strb	r8, [sp, #17]
    dabc:	strb	r5, [sp, #18]
    dac0:	bl	910c <__errno_location@plt>
    dac4:	mov	r1, r5
    dac8:	mov	r2, #10
    dacc:	mov	r8, r0
    dad0:	add	r0, sp, #16
    dad4:	str	r5, [r8]
    dad8:	bl	8fbc <strtol@plt>
    dadc:	ldr	r3, [r8]
    dae0:	cmp	r3, #0
    dae4:	mov	r5, r0
    dae8:	bne	dbf8 <fputs@plt+0x4ae0>
    daec:	ldr	r3, [r4]
    daf0:	ldr	r2, [r3, #8]
    daf4:	add	r5, r2, r5
    daf8:	str	r5, [r3, #8]
    dafc:	bl	bae4 <fputs@plt+0x29cc>
    db00:	cmp	r0, #10
    db04:	beq	dbb8 <fputs@plt+0x4aa0>
    db08:	cmn	r0, #1
    db0c:	beq	dbb8 <fputs@plt+0x4aa0>
    db10:	uxtb	r1, r0
    db14:	ldr	r2, [r7]
    db18:	ldr	r0, [r7, #20]
    db1c:	mov	r3, #0
    db20:	bl	e2f0 <fputs@plt+0x51d8>
    db24:	b	d5a0 <fputs@plt+0x4488>
    db28:	ldr	r3, [r4, #24]
    db2c:	cmp	r3, #0
    db30:	ble	dc3c <fputs@plt+0x4b24>
    db34:	ldr	r5, [r4, #20]
    db38:	ldr	r3, [r5]
    db3c:	ldr	r8, [r3, #8]
    db40:	bl	bcd8 <fputs@plt+0x2bc0>
    db44:	ldr	r2, [r4]
    db48:	mov	r3, #0
    db4c:	mov	r1, r0
    db50:	mov	r0, r5
    db54:	blx	r8
    db58:	b	d5a0 <fputs@plt+0x4488>
    db5c:	ldr	r5, [r4]
    db60:	bl	bcd8 <fputs@plt+0x2bc0>
    db64:	str	r0, [r5, #8]
    db68:	b	d5a0 <fputs@plt+0x4488>
    db6c:	mov	r1, r5
    db70:	mov	r0, sp
    db74:	bl	f304 <fputs@plt+0x61ec>
    db78:	movw	r2, #23504	; 0x5bd0
    db7c:	movt	r2, #2
    db80:	mov	r1, sp
    db84:	movw	r0, #25860	; 0x6504
    db88:	movt	r0, #1
    db8c:	mov	r3, r2
    db90:	bl	f7a8 <fputs@plt+0x6690>
    db94:	b	d7a0 <fputs@plt+0x4688>
    db98:	ldrb	r3, [r0, #1]
    db9c:	cmp	r3, #0
    dba0:	bne	d278 <fputs@plt+0x4160>
    dba4:	movw	r3, #12360	; 0x3048
    dba8:	movt	r3, #2
    dbac:	ldr	r3, [r3]
    dbb0:	str	r3, [r4, #4]
    dbb4:	b	d2b0 <fputs@plt+0x4198>
    dbb8:	movw	r1, #23504	; 0x5bd0
    dbbc:	movt	r1, #2
    dbc0:	movw	r0, #26276	; 0x66a4
    dbc4:	movt	r0, #1
    dbc8:	mov	r2, r1
    dbcc:	mov	r3, r1
    dbd0:	bl	f7a8 <fputs@plt+0x6690>
    dbd4:	b	d5a0 <fputs@plt+0x4488>
    dbd8:	movw	r1, #23504	; 0x5bd0
    dbdc:	movt	r1, #2
    dbe0:	movw	r0, #26304	; 0x66c0
    dbe4:	movt	r0, #1
    dbe8:	mov	r2, r1
    dbec:	mov	r3, r1
    dbf0:	bl	f7a8 <fputs@plt+0x6690>
    dbf4:	b	d5a0 <fputs@plt+0x4488>
    dbf8:	movw	r1, #23504	; 0x5bd0
    dbfc:	movt	r1, #2
    dc00:	movw	r0, #26192	; 0x6650
    dc04:	movt	r0, #1
    dc08:	mov	r2, r1
    dc0c:	mov	r3, r1
    dc10:	bl	f7a8 <fputs@plt+0x6690>
    dc14:	b	daec <fputs@plt+0x49d4>
    dc18:	movw	r1, #23504	; 0x5bd0
    dc1c:	movt	r1, #2
    dc20:	movw	r0, #26176	; 0x6640
    dc24:	movt	r0, #1
    dc28:	mov	r2, r1
    dc2c:	mov	r3, r1
    dc30:	bl	f7a8 <fputs@plt+0x6690>
    dc34:	mov	r8, #0
    dc38:	b	dab0 <fputs@plt+0x4998>
    dc3c:	mov	r0, #78	; 0x4e
    dc40:	bl	ba88 <fputs@plt+0x2970>
    dc44:	b	db34 <fputs@plt+0x4a1c>
    dc48:	mov	r0, r5
    dc4c:	bl	ba88 <fputs@plt+0x2970>
    dc50:	b	daa0 <fputs@plt+0x4988>
    dc54:	mov	r0, #67	; 0x43
    dc58:	bl	ba88 <fputs@plt+0x2970>
    dc5c:	b	da60 <fputs@plt+0x4948>
    dc60:	mov	r0, #68	; 0x44
    dc64:	bl	ba88 <fputs@plt+0x2970>
    dc68:	b	da4c <fputs@plt+0x4934>
    dc6c:	mov	r0, #99	; 0x63
    dc70:	bl	ba88 <fputs@plt+0x2970>
    dc74:	b	d9e4 <fputs@plt+0x48cc>
    dc78:	mov	r0, #110	; 0x6e
    dc7c:	bl	ba88 <fputs@plt+0x2970>
    dc80:	b	d970 <fputs@plt+0x4858>
    dc84:	mov	r0, #116	; 0x74
    dc88:	bl	ba88 <fputs@plt+0x2970>
    dc8c:	b	d88c <fputs@plt+0x4774>
    dc90:	mov	r0, #117	; 0x75
    dc94:	bl	ba88 <fputs@plt+0x2970>
    dc98:	b	d820 <fputs@plt+0x4708>
    dc9c:	str	r0, [r3, #28]
    dca0:	bl	120cc <fputs@plt+0x8fb4>
    dca4:	cmp	r0, #0
    dca8:	bne	d400 <fputs@plt+0x42e8>
    dcac:	movw	r1, #23504	; 0x5bd0
    dcb0:	movt	r1, #2
    dcb4:	movw	r0, #25916	; 0x653c
    dcb8:	movt	r0, #1
    dcbc:	mov	r2, r1
    dcc0:	mov	r3, r1
    dcc4:	bl	f808 <fputs@plt+0x66f0>
    dcc8:	b	d400 <fputs@plt+0x42e8>
    dccc:	bl	b71c <fputs@plt+0x2604>
    dcd0:	str	r0, [r5, #20]
    dcd4:	b	d598 <fputs@plt+0x4480>
    dcd8:	bl	9028 <__stack_chk_fail@plt>
    dcdc:	bx	lr
    dce0:	bx	lr
    dce4:	bx	lr
    dce8:	bx	lr
    dcec:	bx	lr
    dcf0:	bx	lr
    dcf4:	mov	r0, r1
    dcf8:	mov	r1, #0
    dcfc:	mov	r2, r1
    dd00:	b	1205c <fputs@plt+0x8f44>
    dd04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    dd08:	movw	r4, #12304	; 0x3010
    dd0c:	movt	r4, #2
    dd10:	mov	r8, r1
    dd14:	sub	sp, sp, #48	; 0x30
    dd18:	mov	r5, r0
    dd1c:	ldr	r1, [r4]
    dd20:	mov	r0, r8
    dd24:	mov	r6, r2
    dd28:	mov	sl, r3
    dd2c:	str	r1, [sp, #44]	; 0x2c
    dd30:	bl	14b8c <fputs@plt+0xba74>
    dd34:	ldr	r1, [r6]
    dd38:	cmp	r1, #0
    dd3c:	mov	r9, r0
    dd40:	blt	ddcc <fputs@plt+0x4cb4>
    dd44:	ldr	r3, [r5, #12]
    dd48:	cmp	r1, r3
    dd4c:	bge	ddcc <fputs@plt+0x4cb4>
    dd50:	ldr	r3, [r5, #8]
    dd54:	ldr	r7, [r3, r1, lsl #2]
    dd58:	cmp	r7, #0
    dd5c:	beq	ddf4 <fputs@plt+0x4cdc>
    dd60:	mov	r0, r7
    dd64:	mov	r1, r9
    dd68:	bl	10240 <fputs@plt+0x7128>
    dd6c:	cmp	r0, #0
    dd70:	mov	r0, r7
    dd74:	beq	de1c <fputs@plt+0x4d04>
    dd78:	mov	r1, r9
    dd7c:	ldr	r2, [r6, #4]
    dd80:	bl	10b04 <fputs@plt+0x79ec>
    dd84:	ldr	ip, [r5]
    dd88:	cmp	sl, #0
    dd8c:	mov	lr, #0
    dd90:	mov	r1, r9
    dd94:	mov	r2, r7
    dd98:	mov	r3, r6
    dd9c:	strne	r0, [sl]
    dda0:	str	r0, [sp]
    dda4:	mov	r0, r5
    dda8:	str	lr, [sp, #4]
    ddac:	ldr	ip, [ip, #48]	; 0x30
    ddb0:	blx	ip
    ddb4:	ldr	r2, [sp, #44]	; 0x2c
    ddb8:	ldr	r3, [r4]
    ddbc:	cmp	r2, r3
    ddc0:	bne	de58 <fputs@plt+0x4d40>
    ddc4:	add	sp, sp, #48	; 0x30
    ddc8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    ddcc:	add	r0, sp, #24
    ddd0:	bl	f330 <fputs@plt+0x6218>
    ddd4:	movw	r2, #23504	; 0x5bd0
    ddd8:	movt	r2, #2
    dddc:	add	r1, sp, #24
    dde0:	movw	r0, #26416	; 0x6730
    dde4:	movt	r0, #1
    dde8:	mov	r3, r2
    ddec:	bl	f7a8 <fputs@plt+0x6690>
    ddf0:	b	ddb4 <fputs@plt+0x4c9c>
    ddf4:	add	r0, sp, #24
    ddf8:	bl	f330 <fputs@plt+0x6218>
    ddfc:	movw	r2, #23504	; 0x5bd0
    de00:	movt	r2, #2
    de04:	add	r1, sp, #24
    de08:	movw	r0, #26440	; 0x6748
    de0c:	movt	r0, #1
    de10:	mov	r3, r2
    de14:	bl	f7a8 <fputs@plt+0x6690>
    de18:	b	ddb4 <fputs@plt+0x4c9c>
    de1c:	bl	10da0 <fputs@plt+0x7c88>
    de20:	mov	r1, r0
    de24:	add	r0, sp, #8
    de28:	bl	f304 <fputs@plt+0x61ec>
    de2c:	mov	r1, r8
    de30:	add	r0, sp, #24
    de34:	bl	f330 <fputs@plt+0x6218>
    de38:	add	r1, sp, #8
    de3c:	add	r2, sp, #24
    de40:	movw	r0, #26464	; 0x6760
    de44:	movw	r3, #23504	; 0x5bd0
    de48:	movt	r0, #1
    de4c:	movt	r3, #2
    de50:	bl	f7a8 <fputs@plt+0x6690>
    de54:	b	ddb4 <fputs@plt+0x4c9c>
    de58:	bl	9028 <__stack_chk_fail@plt>
    de5c:	push	{r3, r4, r5, lr}
    de60:	mov	r5, r0
    de64:	ldr	r0, [r0, #8]
    de68:	ldr	r3, [pc, #156]	; df0c <fputs@plt+0x4df4>
    de6c:	cmp	r0, #0
    de70:	str	r3, [r5]
    de74:	beq	deac <fputs@plt+0x4d94>
    de78:	bl	9064 <_ZdaPv@plt>
    de7c:	b	deac <fputs@plt+0x4d94>
    de80:	ldr	r3, [r4]
    de84:	ldr	r2, [r4, #4]
    de88:	cmp	r3, #0
    de8c:	mov	r0, r3
    de90:	str	r2, [r5, #4]
    de94:	beq	dea4 <fputs@plt+0x4d8c>
    de98:	ldr	r3, [r3]
    de9c:	ldr	r3, [r3, #4]
    dea0:	blx	r3
    dea4:	mov	r0, r4
    dea8:	bl	14df0 <_ZdlPv@@Base>
    deac:	ldr	r4, [r5, #4]
    deb0:	cmp	r4, #0
    deb4:	bne	de80 <fputs@plt+0x4d68>
    deb8:	movw	r4, #12364	; 0x304c
    debc:	movt	r4, #2
    dec0:	ldr	r0, [r4]
    dec4:	bl	90d0 <ferror@plt>
    dec8:	cmp	r0, #0
    decc:	beq	def4 <fputs@plt+0x4ddc>
    ded0:	movw	r1, #23504	; 0x5bd0
    ded4:	movt	r1, #2
    ded8:	movw	r0, #26516	; 0x6794
    dedc:	movt	r0, #1
    dee0:	mov	r2, r1
    dee4:	mov	r3, r1
    dee8:	bl	f808 <fputs@plt+0x66f0>
    deec:	mov	r0, r5
    def0:	pop	{r3, r4, r5, pc}
    def4:	ldr	r0, [r4]
    def8:	bl	8f80 <fflush@plt>
    defc:	cmp	r0, #0
    df00:	blt	ded0 <fputs@plt+0x4db8>
    df04:	mov	r0, r5
    df08:	pop	{r3, r4, r5, pc}
    df0c:	andeq	r6, r1, r8, ror #13
    df10:	push	{r4, lr}
    df14:	mov	r4, r0
    df18:	bl	de5c <fputs@plt+0x4d44>
    df1c:	mov	r0, r4
    df20:	bl	14df0 <_ZdlPv@@Base>
    df24:	mov	r0, r4
    df28:	pop	{r4, pc}
    df2c:	stm	r0, {r1, r2}
    df30:	bx	lr
    df34:	ldr	r1, [pc, #20]	; df50 <fputs@plt+0x4e38>
    df38:	mov	r2, #0
    df3c:	str	r2, [r0, #4]
    df40:	str	r2, [r0, #8]
    df44:	str	r1, [r0]
    df48:	str	r2, [r0, #12]
    df4c:	bx	lr
    df50:	andeq	r6, r1, r8, ror #13
    df54:	push	{r4, r5, r6, lr}
    df58:	mov	r6, r0
    df5c:	ldr	r4, [r0, #4]
    df60:	mov	r5, r1
    df64:	cmp	r4, #0
    df68:	bne	df7c <fputs@plt+0x4e64>
    df6c:	b	df9c <fputs@plt+0x4e84>
    df70:	ldr	r4, [r4, #4]
    df74:	cmp	r4, #0
    df78:	beq	df9c <fputs@plt+0x4e84>
    df7c:	ldr	r0, [r4]
    df80:	bl	10da0 <fputs@plt+0x7c88>
    df84:	mov	r1, r5
    df88:	bl	90f4 <strcmp@plt>
    df8c:	cmp	r0, #0
    df90:	bne	df70 <fputs@plt+0x4e58>
    df94:	ldr	r0, [r4]
    df98:	pop	{r4, r5, r6, pc}
    df9c:	ldr	r3, [r6]
    dfa0:	mov	r1, r5
    dfa4:	mov	r0, r6
    dfa8:	ldr	r3, [r3, #32]
    dfac:	blx	r3
    dfb0:	subs	r4, r0, #0
    dfb4:	beq	dfdc <fputs@plt+0x4ec4>
    dfb8:	mov	r0, #8
    dfbc:	bl	14da0 <_Znwj@@Base>
    dfc0:	ldr	r2, [r6, #4]
    dfc4:	mov	r3, r0
    dfc8:	mov	r0, r4
    dfcc:	str	r4, [r3]
    dfd0:	str	r2, [r3, #4]
    dfd4:	str	r3, [r6, #4]
    dfd8:	pop	{r4, r5, r6, pc}
    dfdc:	movw	r1, #23504	; 0x5bd0
    dfe0:	movt	r1, #2
    dfe4:	movw	r0, #26532	; 0x67a4
    dfe8:	movt	r0, #1
    dfec:	mov	r2, r1
    dff0:	mov	r3, r1
    dff4:	bl	f808 <fputs@plt+0x66f0>
    dff8:	b	dfb8 <fputs@plt+0x4ea0>
    dffc:	push	{r4, r5, r6, r7, r8, lr}
    e000:	subs	r6, r1, #0
    e004:	mov	r4, r0
    e008:	mov	r7, r2
    e00c:	blt	e134 <fputs@plt+0x501c>
    e010:	ldr	r5, [r4, #12]
    e014:	cmp	r6, r5
    e018:	blt	e0b8 <fputs@plt+0x4fa0>
    e01c:	cmp	r5, #0
    e020:	beq	e0d0 <fputs@plt+0x4fb8>
    e024:	lsl	r0, r5, #1
    e028:	ldr	r8, [r4, #8]
    e02c:	cmp	r6, r0
    e030:	addge	r0, r6, #1
    e034:	str	r0, [r4, #12]
    e038:	cmp	r0, #532676608	; 0x1fc00000
    e03c:	lslls	r0, r0, #2
    e040:	mvnhi	r0, #0
    e044:	bl	8ff8 <_Znaj@plt>
    e048:	cmp	r5, #0
    e04c:	lslgt	r2, r5, #2
    e050:	movgt	r3, #0
    e054:	str	r0, [r4, #8]
    e058:	movgt	lr, r0
    e05c:	bgt	e068 <fputs@plt+0x4f50>
    e060:	b	e07c <fputs@plt+0x4f64>
    e064:	ldr	lr, [r4, #8]
    e068:	ldr	ip, [r8, r3]
    e06c:	str	ip, [lr, r3]
    e070:	add	r3, r3, #4
    e074:	cmp	r3, r2
    e078:	bne	e064 <fputs@plt+0x4f4c>
    e07c:	ldr	r2, [r4, #12]
    e080:	cmp	r5, r2
    e084:	lsllt	r3, r5, #2
    e088:	movlt	r1, #0
    e08c:	bge	e0a8 <fputs@plt+0x4f90>
    e090:	add	r5, r5, #1
    e094:	ldr	ip, [r4, #8]
    e098:	cmp	r5, r2
    e09c:	str	r1, [ip, r3]
    e0a0:	add	r3, r3, #4
    e0a4:	bne	e090 <fputs@plt+0x4f78>
    e0a8:	cmp	r8, #0
    e0ac:	beq	e0b8 <fputs@plt+0x4fa0>
    e0b0:	mov	r0, r8
    e0b4:	bl	9064 <_ZdaPv@plt>
    e0b8:	mov	r1, r7
    e0bc:	mov	r0, r4
    e0c0:	bl	df54 <fputs@plt+0x4e3c>
    e0c4:	ldr	r3, [r4, #8]
    e0c8:	str	r0, [r3, r6, lsl #2]
    e0cc:	pop	{r4, r5, r6, r7, r8, pc}
    e0d0:	cmp	r6, #9
    e0d4:	bgt	e11c <fputs@plt+0x5004>
    e0d8:	mov	r0, #40	; 0x28
    e0dc:	mov	r3, #10
    e0e0:	str	r3, [r4, #12]
    e0e4:	bl	8ff8 <_Znaj@plt>
    e0e8:	ldr	r2, [r4, #12]
    e0ec:	cmp	r2, #0
    e0f0:	str	r0, [r4, #8]
    e0f4:	ble	e0b8 <fputs@plt+0x4fa0>
    e0f8:	mov	r3, #0
    e0fc:	mov	r1, r3
    e100:	b	e108 <fputs@plt+0x4ff0>
    e104:	ldr	r0, [r4, #8]
    e108:	str	r1, [r0, r3, lsl #2]
    e10c:	add	r3, r3, #1
    e110:	cmp	r3, r2
    e114:	bne	e104 <fputs@plt+0x4fec>
    e118:	b	e0b8 <fputs@plt+0x4fa0>
    e11c:	add	r3, r6, #1
    e120:	str	r3, [r4, #12]
    e124:	cmp	r3, #532676608	; 0x1fc00000
    e128:	lslls	r0, r3, #2
    e12c:	mvnhi	r0, #0
    e130:	b	e0e4 <fputs@plt+0x4fcc>
    e134:	movw	r1, #26556	; 0x67bc
    e138:	mov	r0, #104	; 0x68
    e13c:	movt	r1, #1
    e140:	bl	e438 <fputs@plt+0x5320>
    e144:	b	e010 <fputs@plt+0x4ef8>
    e148:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e14c:	movw	r4, #12304	; 0x3010
    e150:	movt	r4, #2
    e154:	mov	r5, r1
    e158:	sub	sp, sp, #44	; 0x2c
    e15c:	mov	r7, r0
    e160:	ldr	r1, [r4]
    e164:	mov	r0, r5
    e168:	mov	r9, r2
    e16c:	mov	sl, r3
    e170:	ldr	r8, [sp, #80]	; 0x50
    e174:	str	r1, [sp, #36]	; 0x24
    e178:	bl	14c44 <fputs@plt+0xbb2c>
    e17c:	ldr	r1, [r9]
    e180:	cmp	r1, #0
    e184:	mov	fp, r0
    e188:	blt	e294 <fputs@plt+0x517c>
    e18c:	ldr	r3, [r7, #12]
    e190:	cmp	r1, r3
    e194:	bge	e294 <fputs@plt+0x517c>
    e198:	ldr	r3, [r7, #8]
    e19c:	ldr	r6, [r3, r1, lsl #2]
    e1a0:	cmp	r6, #0
    e1a4:	str	r6, [r8]
    e1a8:	beq	e2c0 <fputs@plt+0x51a8>
    e1ac:	mov	r0, r6
    e1b0:	mov	r1, fp
    e1b4:	bl	10240 <fputs@plt+0x7128>
    e1b8:	cmp	r0, #0
    e1bc:	bne	e230 <fputs@plt+0x5118>
    e1c0:	ldrb	r3, [r5]
    e1c4:	cmp	r3, #0
    e1c8:	beq	e1d8 <fputs@plt+0x50c0>
    e1cc:	ldrb	r6, [r5, #1]
    e1d0:	cmp	r6, #0
    e1d4:	beq	e250 <fputs@plt+0x5138>
    e1d8:	ldr	r0, [r8]
    e1dc:	bl	10da0 <fputs@plt+0x7c88>
    e1e0:	mov	r1, r0
    e1e4:	mov	r0, sp
    e1e8:	bl	f304 <fputs@plt+0x61ec>
    e1ec:	mov	r1, r5
    e1f0:	add	r0, sp, #16
    e1f4:	bl	f304 <fputs@plt+0x61ec>
    e1f8:	mov	r1, sp
    e1fc:	add	r2, sp, #16
    e200:	movw	r0, #26616	; 0x67f8
    e204:	movw	r3, #23504	; 0x5bd0
    e208:	movt	r0, #1
    e20c:	movt	r3, #2
    e210:	bl	f7a8 <fputs@plt+0x6690>
    e214:	mov	r0, #0
    e218:	ldr	r2, [sp, #36]	; 0x24
    e21c:	ldr	r3, [r4]
    e220:	cmp	r2, r3
    e224:	bne	e2ec <fputs@plt+0x51d4>
    e228:	add	sp, sp, #44	; 0x2c
    e22c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e230:	ldr	r0, [r8]
    e234:	mov	r1, fp
    e238:	ldr	r2, [r9, #4]
    e23c:	bl	10b04 <fputs@plt+0x79ec>
    e240:	cmp	sl, #0
    e244:	strne	r0, [sl]
    e248:	mov	r0, fp
    e24c:	b	e218 <fputs@plt+0x5100>
    e250:	ldr	r0, [r8]
    e254:	bl	10da0 <fputs@plt+0x7c88>
    e258:	mov	r1, r0
    e25c:	mov	r0, sp
    e260:	bl	f304 <fputs@plt+0x61ec>
    e264:	ldrb	r1, [r5]
    e268:	add	r0, sp, #16
    e26c:	bl	f350 <fputs@plt+0x6238>
    e270:	mov	r1, sp
    e274:	add	r2, sp, #16
    e278:	movw	r0, #26568	; 0x67c8
    e27c:	movw	r3, #23504	; 0x5bd0
    e280:	movt	r0, #1
    e284:	movt	r3, #2
    e288:	bl	f7a8 <fputs@plt+0x6690>
    e28c:	mov	r0, r6
    e290:	b	e218 <fputs@plt+0x5100>
    e294:	add	r0, sp, #16
    e298:	bl	f330 <fputs@plt+0x6218>
    e29c:	movw	r2, #23504	; 0x5bd0
    e2a0:	movt	r2, #2
    e2a4:	add	r1, sp, #16
    e2a8:	movw	r0, #26416	; 0x6730
    e2ac:	movt	r0, #1
    e2b0:	mov	r3, r2
    e2b4:	bl	f7a8 <fputs@plt+0x6690>
    e2b8:	mov	r0, #0
    e2bc:	b	e218 <fputs@plt+0x5100>
    e2c0:	add	r0, sp, #16
    e2c4:	bl	f330 <fputs@plt+0x6218>
    e2c8:	movw	r2, #23504	; 0x5bd0
    e2cc:	movt	r2, #2
    e2d0:	add	r1, sp, #16
    e2d4:	movw	r0, #26440	; 0x6748
    e2d8:	movt	r0, #1
    e2dc:	mov	r3, r2
    e2e0:	bl	f7a8 <fputs@plt+0x6690>
    e2e4:	mov	r0, r6
    e2e8:	b	e218 <fputs@plt+0x5100>
    e2ec:	bl	9028 <__stack_chk_fail@plt>
    e2f0:	push	{r4, r5, r6, r7, r8, lr}
    e2f4:	movw	r4, #12304	; 0x3010
    e2f8:	movt	r4, #2
    e2fc:	sub	sp, sp, #24
    e300:	mov	r7, r3
    e304:	add	r3, sp, #12
    e308:	ldr	ip, [r4]
    e30c:	mov	r6, r0
    e310:	strb	r1, [sp, #16]
    e314:	add	r1, sp, #16
    e318:	str	r3, [sp]
    e31c:	add	r3, sp, #8
    e320:	mov	r5, #0
    e324:	mov	r8, r2
    e328:	str	ip, [sp, #20]
    e32c:	strb	r5, [sp, #17]
    e330:	bl	e148 <fputs@plt+0x5030>
    e334:	ldr	ip, [r6]
    e338:	mov	r3, r8
    e33c:	ldr	lr, [sp, #8]
    e340:	ldr	r2, [sp, #12]
    e344:	str	r5, [sp, #4]
    e348:	str	lr, [sp]
    e34c:	ldr	ip, [ip, #48]	; 0x30
    e350:	mov	r1, r0
    e354:	mov	r0, r6
    e358:	blx	ip
    e35c:	cmp	r7, r5
    e360:	ldr	r2, [sp, #20]
    e364:	ldrne	r3, [sp, #8]
    e368:	strne	r3, [r7]
    e36c:	ldr	r3, [r4]
    e370:	cmp	r2, r3
    e374:	bne	e380 <fputs@plt+0x5268>
    e378:	add	sp, sp, #24
    e37c:	pop	{r4, r5, r6, r7, r8, pc}
    e380:	bl	9028 <__stack_chk_fail@plt>
    e384:	push	{r4, r5, r6, r7, r8, lr}
    e388:	movw	r4, #12304	; 0x3010
    e38c:	movt	r4, #2
    e390:	sub	sp, sp, #24
    e394:	add	lr, sp, #12
    e398:	mov	r6, r3
    e39c:	ldr	ip, [r4]
    e3a0:	add	r3, sp, #16
    e3a4:	str	lr, [sp]
    e3a8:	mov	r7, r1
    e3ac:	mov	r5, r0
    e3b0:	mov	r8, r2
    e3b4:	str	ip, [sp, #20]
    e3b8:	bl	e148 <fputs@plt+0x5030>
    e3bc:	subs	r1, r0, #0
    e3c0:	beq	e3f4 <fputs@plt+0x52dc>
    e3c4:	ldr	ip, [r5]
    e3c8:	mov	r3, r8
    e3cc:	ldr	lr, [sp, #16]
    e3d0:	mov	r0, r5
    e3d4:	str	r7, [sp, #4]
    e3d8:	ldr	r2, [sp, #12]
    e3dc:	str	lr, [sp]
    e3e0:	ldr	ip, [ip, #48]	; 0x30
    e3e4:	blx	ip
    e3e8:	cmp	r6, #0
    e3ec:	ldrne	r3, [sp, #16]
    e3f0:	strne	r3, [r6]
    e3f4:	ldr	r2, [sp, #20]
    e3f8:	ldr	r3, [r4]
    e3fc:	cmp	r2, r3
    e400:	bne	e40c <fputs@plt+0x52f4>
    e404:	add	sp, sp, #24
    e408:	pop	{r4, r5, r6, r7, r8, pc}
    e40c:	bl	9028 <__stack_chk_fail@plt>
    e410:	cmp	r1, #0
    e414:	blt	e430 <fputs@plt+0x5318>
    e418:	ldr	r3, [r0, #12]
    e41c:	cmp	r1, r3
    e420:	bge	e430 <fputs@plt+0x5318>
    e424:	ldr	r3, [r0, #8]
    e428:	ldr	r0, [r3, r1, lsl #2]
    e42c:	bx	lr
    e430:	mov	r0, #0
    e434:	bx	lr
    e438:	movw	r2, #26784	; 0x68a0
    e43c:	movt	r2, #2
    e440:	push	{r4, r5, r6, lr}
    e444:	movw	r4, #12368	; 0x3050
    e448:	ldr	r3, [r2]
    e44c:	sub	sp, sp, #8
    e450:	mov	r6, r0
    e454:	mov	r5, r1
    e458:	cmp	r3, #0
    e45c:	movt	r4, #2
    e460:	beq	e478 <fputs@plt+0x5360>
    e464:	movw	r2, #26668	; 0x682c
    e468:	ldr	r0, [r4]
    e46c:	movt	r2, #1
    e470:	mov	r1, #1
    e474:	bl	9034 <__fprintf_chk@plt>
    e478:	mov	r3, r6
    e47c:	mov	r1, #1
    e480:	ldr	r0, [r4]
    e484:	movw	r2, #26676	; 0x6834
    e488:	str	r5, [sp]
    e48c:	movt	r2, #1
    e490:	bl	9034 <__fprintf_chk@plt>
    e494:	ldr	r0, [r4]
    e498:	bl	8f80 <fflush@plt>
    e49c:	bl	8e9c <abort@plt>
    e4a0:	bx	lr
    e4a4:	cmp	r0, #28
    e4a8:	push	{r4, lr}
    e4ac:	beq	e4c0 <fputs@plt+0x53a8>
    e4b0:	movw	r1, #26720	; 0x6860
    e4b4:	mov	r0, #53	; 0x35
    e4b8:	movt	r1, #1
    e4bc:	bl	e438 <fputs@plt+0x5320>
    e4c0:	movw	r4, #20644	; 0x50a4
    e4c4:	movt	r4, #2
    e4c8:	ldr	r3, [r4]
    e4cc:	cmp	r3, #0
    e4d0:	beq	e4ec <fputs@plt+0x53d4>
    e4d4:	ldr	r2, [r3, #20]
    e4d8:	mov	r1, #0
    e4dc:	mov	r0, r3
    e4e0:	str	r1, [r3, #20]
    e4e4:	str	r2, [r4]
    e4e8:	pop	{r4, pc}
    e4ec:	mov	r0, #3584	; 0xe00
    e4f0:	bl	8ff8 <_Znaj@plt>
    e4f4:	mov	r2, #127	; 0x7f
    e4f8:	add	r3, r0, #28
    e4fc:	subs	r2, r2, #1
    e500:	str	r3, [r3, #-8]
    e504:	add	r3, r3, #28
    e508:	bne	e4fc <fputs@plt+0x53e4>
    e50c:	str	r2, [r0, #3576]	; 0xdf8
    e510:	mov	r3, r0
    e514:	b	e4d4 <fputs@plt+0x53bc>
    e518:	cmp	r0, #0
    e51c:	movwne	r3, #20644	; 0x50a4
    e520:	movtne	r3, #2
    e524:	ldrne	r2, [r3]
    e528:	strne	r0, [r3]
    e52c:	strne	r2, [r0, #20]
    e530:	bx	lr
    e534:	ldr	r2, [r1, #4]
    e538:	ldr	ip, [r1]
    e53c:	push	{r4}		; (str r4, [sp, #-4]!)
    e540:	mov	r4, #0
    e544:	str	r4, [r0, #24]
    e548:	ldr	r4, [r1, #24]
    e54c:	str	r2, [r0, #4]
    e550:	ldr	r2, [r1, #8]
    e554:	str	r4, [r0, #24]
    e558:	str	ip, [r0]
    e55c:	str	r2, [r0, #8]
    e560:	ldr	r2, [r1, #12]
    e564:	pop	{r4}		; (ldr r4, [sp], #4)
    e568:	str	r2, [r0, #12]
    e56c:	ldr	r2, [r1, #16]
    e570:	str	r2, [r0, #16]
    e574:	bx	lr
    e578:	ldr	r3, [r0]
    e57c:	ldr	r2, [r1]
    e580:	cmp	r3, r2
    e584:	beq	e590 <fputs@plt+0x5478>
    e588:	mov	r0, #0
    e58c:	bx	lr
    e590:	sub	r3, r3, #1
    e594:	cmp	r3, #3
    e598:	ldrls	pc, [pc, r3, lsl #2]
    e59c:	b	e648 <fputs@plt+0x5530>
    e5a0:			; <UNDEFINED> instruction: 0x0000e5b0
    e5a4:	andeq	lr, r0, r0, lsl #12
    e5a8:			; <UNDEFINED> instruction: 0x0000e5b0
    e5ac:	andeq	lr, r0, r8, ror #11
    e5b0:	ldr	r2, [r0, #4]
    e5b4:	ldr	r3, [r1, #4]
    e5b8:	cmp	r2, r3
    e5bc:	bne	e588 <fputs@plt+0x5470>
    e5c0:	ldr	r2, [r0, #8]
    e5c4:	ldr	r3, [r1, #8]
    e5c8:	cmp	r2, r3
    e5cc:	bne	e588 <fputs@plt+0x5470>
    e5d0:	ldr	r0, [r0, #12]
    e5d4:	ldr	r3, [r1, #12]
    e5d8:	subs	r1, r0, r3
    e5dc:	rsbs	r0, r1, #0
    e5e0:	adcs	r0, r0, r1
    e5e4:	bx	lr
    e5e8:	ldr	r0, [r0, #4]
    e5ec:	ldr	r3, [r1, #4]
    e5f0:	subs	r3, r0, r3
    e5f4:	rsbs	r0, r3, #0
    e5f8:	adcs	r0, r0, r3
    e5fc:	bx	lr
    e600:	ldr	r2, [r0, #4]
    e604:	ldr	r3, [r1, #4]
    e608:	cmp	r2, r3
    e60c:	bne	e588 <fputs@plt+0x5470>
    e610:	ldr	r2, [r0, #8]
    e614:	ldr	r3, [r1, #8]
    e618:	cmp	r2, r3
    e61c:	bne	e588 <fputs@plt+0x5470>
    e620:	ldr	r2, [r0, #12]
    e624:	ldr	r3, [r1, #12]
    e628:	cmp	r2, r3
    e62c:	bne	e588 <fputs@plt+0x5470>
    e630:	ldr	r0, [r0, #16]
    e634:	ldr	r3, [r1, #16]
    e638:	subs	r2, r0, r3
    e63c:	rsbs	r0, r2, #0
    e640:	adcs	r0, r0, r2
    e644:	bx	lr
    e648:	mov	r0, #1
    e64c:	bx	lr
    e650:	push	{r3, lr}
    e654:	bl	e578 <fputs@plt+0x5460>
    e658:	rsbs	r0, r0, #1
    e65c:	movcc	r0, #0
    e660:	pop	{r3, pc}
    e664:	mov	r3, r0
    e668:	ldm	r0, {r0, r2}
    e66c:	str	r2, [r1]
    e670:	ldr	r2, [r3, #8]
    e674:	str	r2, [r1, #4]
    e678:	ldr	r2, [r3, #12]
    e67c:	str	r2, [r1, #8]
    e680:	ldr	r3, [r3, #16]
    e684:	str	r3, [r1, #12]
    e688:	bx	lr
    e68c:	mov	r3, #0
    e690:	str	r3, [r0]
    e694:	bx	lr
    e698:	push	{r4}		; (str r4, [sp, #-4]!)
    e69c:	movw	ip, #65535	; 0xffff
    e6a0:	mov	r4, #3
    e6a4:	cmp	r1, ip
    e6a8:	strls	r1, [r0, #4]
    e6ac:	strhi	ip, [r0, #4]
    e6b0:	str	r4, [r0]
    e6b4:	cmp	r2, ip
    e6b8:	strls	r2, [r0, #8]
    e6bc:	strhi	ip, [r0, #8]
    e6c0:	cmp	r3, ip
    e6c4:	strls	r3, [r0, #12]
    e6c8:	strhi	ip, [r0, #12]
    e6cc:	pop	{r4}		; (ldr r4, [sp], #4)
    e6d0:	bx	lr
    e6d4:	push	{r4}		; (str r4, [sp, #-4]!)
    e6d8:	movw	ip, #65535	; 0xffff
    e6dc:	mov	r4, #1
    e6e0:	cmp	r1, ip
    e6e4:	strls	r1, [r0, #4]
    e6e8:	strhi	ip, [r0, #4]
    e6ec:	str	r4, [r0]
    e6f0:	cmp	r2, ip
    e6f4:	strls	r2, [r0, #8]
    e6f8:	strhi	ip, [r0, #8]
    e6fc:	cmp	r3, ip
    e700:	strls	r3, [r0, #12]
    e704:	strhi	ip, [r0, #12]
    e708:	pop	{r4}		; (ldr r4, [sp], #4)
    e70c:	bx	lr
    e710:	push	{r4, r5}
    e714:	movw	ip, #65535	; 0xffff
    e718:	ldr	r4, [sp, #8]
    e71c:	mov	r5, #2
    e720:	cmp	r1, ip
    e724:	strls	r1, [r0, #4]
    e728:	strhi	ip, [r0, #4]
    e72c:	str	r5, [r0]
    e730:	cmp	r4, ip
    e734:	strls	r4, [r0, #16]
    e738:	strhi	ip, [r0, #16]
    e73c:	cmp	r2, ip
    e740:	strls	r2, [r0, #8]
    e744:	strhi	ip, [r0, #8]
    e748:	cmp	r3, ip
    e74c:	strls	r3, [r0, #12]
    e750:	strhi	ip, [r0, #12]
    e754:	pop	{r4, r5}
    e758:	bx	lr
    e75c:	mov	r2, #4
    e760:	movw	r3, #65535	; 0xffff
    e764:	str	r2, [r0]
    e768:	cmp	r1, r3
    e76c:	strls	r1, [r0, #4]
    e770:	strhi	r3, [r0, #4]
    e774:	bx	lr
    e778:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
    e77c:	str	r1, [r0]
    e780:	ldrb	r1, [r2, #1]
    e784:	cmp	r1, #35	; 0x23
    e788:	addne	r6, r2, #1
    e78c:	addeq	r6, r2, #2
    e790:	movne	r4, #2
    e794:	moveq	r4, #4
    e798:	cmp	r3, #0
    e79c:	beq	e840 <fputs@plt+0x5728>
    e7a0:	movw	r7, #21452	; 0x53cc
    e7a4:	movw	r9, #21196	; 0x52cc
    e7a8:	movw	r8, #20684	; 0x50cc
    e7ac:	movt	r7, #2
    e7b0:	movt	r9, #2
    e7b4:	movt	r8, #2
    e7b8:	mov	sl, #0
    e7bc:	mov	ip, #0
    e7c0:	mov	r2, ip
    e7c4:	ldrb	r1, [r6, r2]
    e7c8:	ldrb	r5, [r7, r1]
    e7cc:	cmp	r5, #0
    e7d0:	beq	e80c <fputs@plt+0x56f4>
    e7d4:	ldrb	fp, [r9, r1]
    e7d8:	add	r5, r1, ip, lsl #4
    e7dc:	cmp	fp, #0
    e7e0:	subne	ip, r5, #48	; 0x30
    e7e4:	bne	e800 <fputs@plt+0x56e8>
    e7e8:	add	r5, r1, ip, lsl #4
    e7ec:	ldrb	r1, [r8, r1]
    e7f0:	cmp	r1, #0
    e7f4:	mov	ip, r5
    e7f8:	subne	ip, r5, #55	; 0x37
    e7fc:	subeq	ip, ip, #87	; 0x57
    e800:	add	r2, r2, #1
    e804:	cmp	r4, r2
    e808:	bhi	e7c4 <fputs@plt+0x56ac>
    e80c:	cmp	r4, r2
    e810:	beq	e820 <fputs@plt+0x5708>
    e814:	mov	r0, #0
    e818:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
    e81c:	bx	lr
    e820:	cmp	r4, #2
    e824:	add	sl, sl, #1
    e828:	str	ip, [r0, #4]!
    e82c:	addeq	ip, ip, ip, lsl #8
    e830:	streq	ip, [r0]
    e834:	cmp	sl, r3
    e838:	add	r6, r6, r4
    e83c:	bne	e7bc <fputs@plt+0x56a4>
    e840:	mov	r0, #1
    e844:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
    e848:	bx	lr
    e84c:	mov	r2, r1
    e850:	mov	r1, #3
    e854:	mov	r3, r1
    e858:	b	e778 <fputs@plt+0x5660>
    e85c:	mov	r2, r1
    e860:	mov	r3, #3
    e864:	mov	r1, #1
    e868:	b	e778 <fputs@plt+0x5660>
    e86c:	mov	r2, r1
    e870:	mov	r3, #4
    e874:	mov	r1, #2
    e878:	b	e778 <fputs@plt+0x5660>
    e87c:	mov	r2, r1
    e880:	mov	r3, #1
    e884:	mov	r1, #4
    e888:	b	e778 <fputs@plt+0x5660>
    e88c:	ldr	ip, [r0]
    e890:	push	{r4, r5, r6, r7}
    e894:	sub	ip, ip, #1
    e898:	cmp	ip, #3
    e89c:	ldrls	pc, [pc, ip, lsl #2]
    e8a0:	b	e9c8 <fputs@plt+0x58b0>
    e8a4:	muleq	r0, r0, r9
    e8a8:	andeq	lr, r0, ip, ror #17
    e8ac:	andeq	lr, r0, ip, asr #17
    e8b0:			; <UNDEFINED> instruction: 0x0000e8b4
    e8b4:	ldr	r0, [r0, #4]
    e8b8:	pop	{r4, r5, r6, r7}
    e8bc:	str	r0, [r3]
    e8c0:	str	r0, [r2]
    e8c4:	str	r0, [r1]
    e8c8:	bx	lr
    e8cc:	ldr	ip, [r0, #4]
    e8d0:	pop	{r4, r5, r6, r7}
    e8d4:	str	ip, [r1]
    e8d8:	ldr	r1, [r0, #8]
    e8dc:	str	r1, [r2]
    e8e0:	ldr	r2, [r0, #12]
    e8e4:	str	r2, [r3]
    e8e8:	bx	lr
    e8ec:	ldr	r6, [r0, #16]
    e8f0:	movw	ip, #32769	; 0x8001
    e8f4:	ldr	r7, [r0, #4]
    e8f8:	movt	ip, #32768	; 0x8000
    e8fc:	rsb	r5, r6, #65280	; 0xff00
    e900:	movw	r4, #65535	; 0xffff
    e904:	add	r5, r5, #255	; 0xff
    e908:	mul	r5, r7, r5
    e90c:	umull	r7, r5, ip, r5
    e910:	add	r5, r6, r5, lsr #15
    e914:	cmp	r5, r4
    e918:	movcs	r5, r4
    e91c:	rsb	r5, r5, #65280	; 0xff00
    e920:	add	r5, r5, #255	; 0xff
    e924:	str	r5, [r1]
    e928:	ldr	r5, [r0, #16]
    e92c:	ldr	r6, [r0, #8]
    e930:	rsb	r1, r5, #65280	; 0xff00
    e934:	add	r1, r1, #255	; 0xff
    e938:	mul	r1, r6, r1
    e93c:	umull	r6, r1, ip, r1
    e940:	add	r1, r5, r1, lsr #15
    e944:	cmp	r1, r4
    e948:	movcs	r1, r4
    e94c:	rsb	r1, r1, #65280	; 0xff00
    e950:	add	r1, r1, #255	; 0xff
    e954:	str	r1, [r2]
    e958:	ldr	r2, [r0, #16]
    e95c:	ldr	r0, [r0, #12]
    e960:	rsb	r1, r2, #65280	; 0xff00
    e964:	add	r1, r1, #255	; 0xff
    e968:	mul	r1, r0, r1
    e96c:	umull	r7, ip, ip, r1
    e970:	add	ip, r2, ip, lsr #15
    e974:	cmp	ip, r4
    e978:	movcs	ip, r4
    e97c:	rsb	ip, ip, #65280	; 0xff00
    e980:	add	ip, ip, #255	; 0xff
    e984:	str	ip, [r3]
    e988:	pop	{r4, r5, r6, r7}
    e98c:	bx	lr
    e990:	ldr	ip, [r0, #4]
    e994:	pop	{r4, r5, r6, r7}
    e998:	rsb	ip, ip, #65280	; 0xff00
    e99c:	add	ip, ip, #255	; 0xff
    e9a0:	str	ip, [r1]
    e9a4:	ldr	r1, [r0, #8]
    e9a8:	rsb	r1, r1, #65280	; 0xff00
    e9ac:	add	r1, r1, #255	; 0xff
    e9b0:	str	r1, [r2]
    e9b4:	ldr	r2, [r0, #12]
    e9b8:	rsb	r2, r2, #65280	; 0xff00
    e9bc:	add	r2, r2, #255	; 0xff
    e9c0:	str	r2, [r3]
    e9c4:	bx	lr
    e9c8:	movw	r1, #26720	; 0x6860
    e9cc:	mov	r0, #284	; 0x11c
    e9d0:	movt	r1, #1
    e9d4:	pop	{r4, r5, r6, r7}
    e9d8:	b	e438 <fputs@plt+0x5320>
    e9dc:	ldr	ip, [r0]
    e9e0:	push	{r4, r5, r6, r7}
    e9e4:	sub	ip, ip, #1
    e9e8:	cmp	ip, #3
    e9ec:	ldrls	pc, [pc, ip, lsl #2]
    e9f0:	b	eb08 <fputs@plt+0x59f0>
    e9f4:	andeq	lr, r0, r8, ror #21
    e9f8:	andeq	lr, r0, ip, asr sl
    e9fc:	andeq	lr, r0, r4, lsr #20
    ea00:	andeq	lr, r0, r4, lsl #20
    ea04:	ldr	r0, [r0, #4]
    ea08:	pop	{r4, r5, r6, r7}
    ea0c:	rsb	r0, r0, #65280	; 0xff00
    ea10:	add	r0, r0, #255	; 0xff
    ea14:	str	r0, [r3]
    ea18:	str	r0, [r2]
    ea1c:	str	r0, [r1]
    ea20:	bx	lr
    ea24:	ldr	ip, [r0, #4]
    ea28:	pop	{r4, r5, r6, r7}
    ea2c:	rsb	ip, ip, #65280	; 0xff00
    ea30:	add	ip, ip, #255	; 0xff
    ea34:	str	ip, [r1]
    ea38:	ldr	r1, [r0, #8]
    ea3c:	rsb	r1, r1, #65280	; 0xff00
    ea40:	add	r1, r1, #255	; 0xff
    ea44:	str	r1, [r2]
    ea48:	ldr	r2, [r0, #12]
    ea4c:	rsb	r2, r2, #65280	; 0xff00
    ea50:	add	r2, r2, #255	; 0xff
    ea54:	str	r2, [r3]
    ea58:	bx	lr
    ea5c:	ldr	r5, [r0, #16]
    ea60:	movw	ip, #32769	; 0x8001
    ea64:	ldr	r7, [r0, #4]
    ea68:	movt	ip, #32768	; 0x8000
    ea6c:	rsb	r6, r5, #65280	; 0xff00
    ea70:	movw	r4, #65535	; 0xffff
    ea74:	add	r6, r6, #255	; 0xff
    ea78:	mul	r6, r7, r6
    ea7c:	umull	r7, r6, ip, r6
    ea80:	add	r5, r5, r6, lsr #15
    ea84:	cmp	r5, r4
    ea88:	strls	r5, [r1]
    ea8c:	strhi	r4, [r1]
    ea90:	ldr	r1, [r0, #16]
    ea94:	ldr	r6, [r0, #8]
    ea98:	rsb	r5, r1, #65280	; 0xff00
    ea9c:	add	r5, r5, #255	; 0xff
    eaa0:	mul	r5, r6, r5
    eaa4:	umull	r6, r5, ip, r5
    eaa8:	add	r1, r1, r5, lsr #15
    eaac:	cmp	r1, r4
    eab0:	strls	r1, [r2]
    eab4:	strhi	r4, [r2]
    eab8:	ldr	r2, [r0, #16]
    eabc:	ldr	r0, [r0, #12]
    eac0:	rsb	r1, r2, #65280	; 0xff00
    eac4:	add	r1, r1, #255	; 0xff
    eac8:	mul	r1, r0, r1
    eacc:	umull	r7, ip, ip, r1
    ead0:	add	r2, r2, ip, lsr #15
    ead4:	cmp	r2, r4
    ead8:	strls	r2, [r3]
    eadc:	strhi	r4, [r3]
    eae0:	pop	{r4, r5, r6, r7}
    eae4:	bx	lr
    eae8:	ldr	ip, [r0, #4]
    eaec:	pop	{r4, r5, r6, r7}
    eaf0:	str	ip, [r1]
    eaf4:	ldr	r1, [r0, #8]
    eaf8:	str	r1, [r2]
    eafc:	ldr	r2, [r0, #12]
    eb00:	str	r2, [r3]
    eb04:	bx	lr
    eb08:	movw	r1, #26720	; 0x6860
    eb0c:	movw	r0, #315	; 0x13b
    eb10:	movt	r1, #1
    eb14:	pop	{r4, r5, r6, r7}
    eb18:	b	e438 <fputs@plt+0x5320>
    eb1c:	push	{r4, r5, r6, r7, r8, lr}
    eb20:	mov	r4, r0
    eb24:	ldr	r0, [r0]
    eb28:	mov	r6, r1
    eb2c:	mov	r7, r2
    eb30:	mov	r8, r3
    eb34:	sub	r0, r0, #1
    eb38:	ldr	r5, [sp, #24]
    eb3c:	cmp	r0, #3
    eb40:	ldrls	pc, [pc, r0, lsl #2]
    eb44:	b	ed00 <fputs@plt+0x5be8>
    eb48:	andeq	lr, r0, r4, ror ip
    eb4c:	andeq	lr, r0, r0, asr ip
    eb50:	andeq	lr, r0, ip, ror fp
    eb54:	andeq	lr, r0, r8, asr fp
    eb58:	mov	r3, #0
    eb5c:	str	r3, [r8]
    eb60:	str	r3, [r2]
    eb64:	str	r3, [r1]
    eb68:	ldr	r3, [r4, #4]
    eb6c:	rsb	r3, r3, #65280	; 0xff00
    eb70:	add	r3, r3, #255	; 0xff
    eb74:	str	r3, [r5]
    eb78:	pop	{r4, r5, r6, r7, r8, pc}
    eb7c:	ldr	r3, [r4, #8]
    eb80:	movw	r2, #65535	; 0xffff
    eb84:	ldr	r0, [r4, #4]
    eb88:	ldr	r1, [r4, #12]
    eb8c:	rsb	r3, r3, #65280	; 0xff00
    eb90:	rsb	r0, r0, #65280	; 0xff00
    eb94:	add	r3, r3, #255	; 0xff
    eb98:	add	r0, r0, #255	; 0xff
    eb9c:	rsb	r1, r1, #65280	; 0xff00
    eba0:	cmp	r3, r0
    eba4:	movcs	r3, r0
    eba8:	add	r1, r1, #255	; 0xff
    ebac:	cmp	r3, r1
    ebb0:	movcs	r3, r1
    ebb4:	str	r3, [r5]
    ebb8:	cmp	r3, r2
    ebbc:	beq	ed14 <fputs@plt+0x5bfc>
    ebc0:	ldr	r2, [r4, #4]
    ebc4:	rsb	r1, r3, #65280	; 0xff00
    ebc8:	mov	r0, #1
    ebcc:	movt	r0, #65534	; 0xfffe
    ebd0:	add	r3, r3, r2
    ebd4:	add	r1, r1, #255	; 0xff
    ebd8:	rsb	r3, r3, #0
    ebdc:	rsb	r3, r3, r3, lsl #16
    ebe0:	add	r0, r3, r0
    ebe4:	bl	8fd4 <__aeabi_uidiv@plt>
    ebe8:	str	r0, [r6]
    ebec:	mov	r0, #1
    ebf0:	ldr	r2, [r4, #8]
    ebf4:	movt	r0, #65534	; 0xfffe
    ebf8:	ldr	r3, [r5]
    ebfc:	rsb	r1, r3, #65280	; 0xff00
    ec00:	add	r3, r3, r2
    ec04:	rsb	r3, r3, #0
    ec08:	add	r1, r1, #255	; 0xff
    ec0c:	rsb	r3, r3, r3, lsl #16
    ec10:	add	r0, r3, r0
    ec14:	bl	8fd4 <__aeabi_uidiv@plt>
    ec18:	str	r0, [r7]
    ec1c:	mov	r0, #1
    ec20:	ldr	r3, [r5]
    ec24:	movt	r0, #65534	; 0xfffe
    ec28:	ldr	r2, [r4, #12]
    ec2c:	rsb	r1, r3, #65280	; 0xff00
    ec30:	add	r3, r3, r2
    ec34:	add	r1, r1, #255	; 0xff
    ec38:	rsb	r3, r3, #0
    ec3c:	rsb	r3, r3, r3, lsl #16
    ec40:	add	r0, r3, r0
    ec44:	bl	8fd4 <__aeabi_uidiv@plt>
    ec48:	str	r0, [r8]
    ec4c:	pop	{r4, r5, r6, r7, r8, pc}
    ec50:	ldr	r3, [r4, #4]
    ec54:	str	r3, [r1]
    ec58:	ldr	r3, [r4, #8]
    ec5c:	str	r3, [r2]
    ec60:	ldr	r3, [r4, #12]
    ec64:	str	r3, [r8]
    ec68:	ldr	r3, [r4, #16]
    ec6c:	str	r3, [r5]
    ec70:	pop	{r4, r5, r6, r7, r8, pc}
    ec74:	ldr	r0, [r4, #8]
    ec78:	movw	r2, #65535	; 0xffff
    ec7c:	ldr	r3, [r4, #4]
    ec80:	ldr	r1, [r4, #12]
    ec84:	cmp	r0, r3
    ec88:	movcc	r3, r0
    ec8c:	cmp	r3, r1
    ec90:	movcs	r3, r1
    ec94:	str	r3, [r5]
    ec98:	cmp	r3, r2
    ec9c:	beq	ed14 <fputs@plt+0x5bfc>
    eca0:	ldr	r0, [r4, #4]
    eca4:	rsb	r1, r3, #65280	; 0xff00
    eca8:	add	r1, r1, #255	; 0xff
    ecac:	rsb	r0, r3, r0
    ecb0:	rsb	r0, r0, r0, lsl #16
    ecb4:	bl	8fd4 <__aeabi_uidiv@plt>
    ecb8:	str	r0, [r6]
    ecbc:	ldr	r3, [r5]
    ecc0:	ldr	r0, [r4, #8]
    ecc4:	rsb	r1, r3, #65280	; 0xff00
    ecc8:	rsb	r0, r3, r0
    eccc:	add	r1, r1, #255	; 0xff
    ecd0:	rsb	r0, r0, r0, lsl #16
    ecd4:	bl	8fd4 <__aeabi_uidiv@plt>
    ecd8:	str	r0, [r7]
    ecdc:	ldr	r3, [r5]
    ece0:	ldr	r0, [r4, #12]
    ece4:	rsb	r1, r3, #65280	; 0xff00
    ece8:	rsb	r0, r3, r0
    ecec:	add	r1, r1, #255	; 0xff
    ecf0:	rsb	r0, r0, r0, lsl #16
    ecf4:	bl	8fd4 <__aeabi_uidiv@plt>
    ecf8:	str	r0, [r8]
    ecfc:	pop	{r4, r5, r6, r7, r8, pc}
    ed00:	movw	r1, #26720	; 0x6860
    ed04:	movw	r0, #365	; 0x16d
    ed08:	movt	r1, #1
    ed0c:	pop	{r4, r5, r6, r7, r8, lr}
    ed10:	b	e438 <fputs@plt+0x5320>
    ed14:	movw	r3, #65535	; 0xffff
    ed18:	str	r3, [r6]
    ed1c:	str	r3, [r7]
    ed20:	str	r3, [r8]
    ed24:	pop	{r4, r5, r6, r7, r8, pc}
    ed28:	ldr	r3, [r0]
    ed2c:	push	{r4, r5, r6}
    ed30:	sub	r3, r3, #1
    ed34:	cmp	r3, #3
    ed38:	ldrls	pc, [pc, r3, lsl #2]
    ed3c:	b	ee4c <fputs@plt+0x5d34>
    ed40:	andeq	lr, r0, r0, lsl #28
    ed44:	andeq	lr, r0, r4, lsr #27
    ed48:	andeq	lr, r0, r0, ror #26
    ed4c:	andeq	lr, r0, r0, asr sp
    ed50:	ldr	r3, [r0, #4]
    ed54:	pop	{r4, r5, r6}
    ed58:	str	r3, [r1]
    ed5c:	bx	lr
    ed60:	ldr	ip, [r0, #4]
    ed64:	mov	r6, #222	; 0xde
    ed68:	ldr	r4, [r0, #8]
    ed6c:	movw	r5, #707	; 0x2c3
    ed70:	ldr	r3, [r0, #12]
    ed74:	movw	r2, #19923	; 0x4dd3
    ed78:	mul	ip, r6, ip
    ed7c:	movt	r2, #4194	; 0x1062
    ed80:	mla	r0, r5, r4, ip
    ed84:	add	ip, r3, r3, lsl #3
    ed88:	pop	{r4, r5, r6}
    ed8c:	rsb	r3, r3, ip, lsl #3
    ed90:	add	r3, r0, r3
    ed94:	umull	r0, r2, r2, r3
    ed98:	lsr	r2, r2, #6
    ed9c:	str	r2, [r1]
    eda0:	bx	lr
    eda4:	ldr	r4, [r0, #4]
    eda8:	mov	r6, #222	; 0xde
    edac:	ldr	r5, [r0, #8]
    edb0:	movw	ip, #707	; 0x2c3
    edb4:	ldr	r3, [r0, #12]
    edb8:	movw	r2, #19923	; 0x4dd3
    edbc:	mul	r4, r6, r4
    edc0:	movt	r2, #4194	; 0x1062
    edc4:	mla	ip, ip, r5, r4
    edc8:	add	r4, r3, r3, lsl #3
    edcc:	ldr	r0, [r0, #16]
    edd0:	rsb	r3, r3, r4, lsl #3
    edd4:	add	r3, ip, r3
    edd8:	rsb	r0, r0, #65280	; 0xff00
    eddc:	add	r0, r0, #255	; 0xff
    ede0:	umull	ip, r3, r2, r3
    ede4:	pop	{r4, r5, r6}
    ede8:	lsr	r3, r3, #6
    edec:	rsb	r3, r3, #65280	; 0xff00
    edf0:	add	r3, r3, #255	; 0xff
    edf4:	mul	r3, r0, r3
    edf8:	str	r3, [r1]
    edfc:	bx	lr
    ee00:	ldr	ip, [r0, #4]
    ee04:	mov	r6, #222	; 0xde
    ee08:	ldr	r4, [r0, #8]
    ee0c:	movw	r5, #707	; 0x2c3
    ee10:	ldr	r3, [r0, #12]
    ee14:	movw	r2, #19923	; 0x4dd3
    ee18:	mul	ip, r6, ip
    ee1c:	movt	r2, #4194	; 0x1062
    ee20:	mla	r0, r5, r4, ip
    ee24:	add	ip, r3, r3, lsl #3
    ee28:	pop	{r4, r5, r6}
    ee2c:	rsb	r3, r3, ip, lsl #3
    ee30:	add	r3, r0, r3
    ee34:	umull	ip, r3, r2, r3
    ee38:	lsr	r3, r3, #6
    ee3c:	rsb	r3, r3, #65280	; 0xff00
    ee40:	add	r3, r3, #255	; 0xff
    ee44:	str	r3, [r1]
    ee48:	bx	lr
    ee4c:	movw	r1, #26720	; 0x6860
    ee50:	movw	r0, #390	; 0x186
    ee54:	movt	r1, #1
    ee58:	pop	{r4, r5, r6}
    ee5c:	b	e438 <fputs@plt+0x5320>
    ee60:	push	{r4, r5, lr}
    ee64:	mov	r4, r0
    ee68:	sub	sp, sp, #36	; 0x24
    ee6c:	mov	r0, #30
    ee70:	bl	8ff8 <_Znaj@plt>
    ee74:	ldr	r3, [r4]
    ee78:	mov	r5, r0
    ee7c:	cmp	r3, #4
    ee80:	ldrls	pc, [pc, r3, lsl #2]
    ee84:	b	eee8 <fputs@plt+0x5dd0>
    ee88:	andeq	lr, r0, r8, lsr #30
    ee8c:	muleq	r0, ip, lr
    ee90:	andeq	lr, r0, r8, asr #30
    ee94:	andeq	lr, r0, ip, lsr #31
    ee98:	strdeq	lr, [r0], -r4
    ee9c:	movw	r3, #26764	; 0x688c
    eea0:	movt	r3, #1
    eea4:	vldr	s8, [r4, #4]
    eea8:	vldr	d7, [pc, #280]	; efc8 <fputs@plt+0x5eb0>
    eeac:	vldr	s12, [r4, #8]
    eeb0:	vldr	s10, [r4, #12]
    eeb4:	vcvt.f64.u32	d4, s8
    eeb8:	mov	r0, r5
    eebc:	mov	r1, #1
    eec0:	mov	r2, #30
    eec4:	vcvt.f64.u32	d6, s12
    eec8:	vcvt.f64.u32	d5, s10
    eecc:	vdiv.f64	d4, d4, d7
    eed0:	vdiv.f64	d6, d6, d7
    eed4:	vstr	d4, [sp]
    eed8:	vdiv.f64	d7, d5, d7
    eedc:	vstr	d6, [sp, #8]
    eee0:	vstr	d7, [sp, #16]
    eee4:	bl	90a0 <__sprintf_chk@plt>
    eee8:	mov	r0, r5
    eeec:	add	sp, sp, #36	; 0x24
    eef0:	pop	{r4, r5, pc}
    eef4:	vldr	s14, [r4, #4]
    eef8:	vcvt.f64.u32	d7, s14
    eefc:	vldr	d6, [pc, #196]	; efc8 <fputs@plt+0x5eb0>
    ef00:	mov	r1, #1
    ef04:	mov	r2, #30
    ef08:	movw	r3, #26820	; 0x68c4
    ef0c:	movt	r3, #1
    ef10:	vdiv.f64	d7, d7, d6
    ef14:	vstr	d7, [sp]
    ef18:	bl	90a0 <__sprintf_chk@plt>
    ef1c:	mov	r0, r5
    ef20:	add	sp, sp, #36	; 0x24
    ef24:	pop	{r4, r5, pc}
    ef28:	movw	r3, #26732	; 0x686c
    ef2c:	movt	r3, #1
    ef30:	ldm	r3!, {r0, r1}
    ef34:	str	r0, [r5]
    ef38:	mov	r0, r5
    ef3c:	str	r1, [r5, #4]
    ef40:	add	sp, sp, #36	; 0x24
    ef44:	pop	{r4, r5, pc}
    ef48:	vldr	s6, [r4, #4]
    ef4c:	vldr	s8, [r4, #8]
    ef50:	vldr	s12, [r4, #12]
    ef54:	vldr	s10, [r4, #16]
    ef58:	vcvt.f64.u32	d3, s6
    ef5c:	vldr	d7, [pc, #100]	; efc8 <fputs@plt+0x5eb0>
    ef60:	mov	r1, #1
    ef64:	mov	r2, #30
    ef68:	movw	r3, #26788	; 0x68a4
    ef6c:	movt	r3, #1
    ef70:	vcvt.f64.u32	d5, s10
    ef74:	vcvt.f64.u32	d4, s8
    ef78:	vcvt.f64.u32	d6, s12
    ef7c:	vdiv.f64	d3, d3, d7
    ef80:	vdiv.f64	d4, d4, d7
    ef84:	vstr	d3, [sp]
    ef88:	vdiv.f64	d6, d6, d7
    ef8c:	vstr	d4, [sp, #8]
    ef90:	vdiv.f64	d7, d5, d7
    ef94:	vstr	d6, [sp, #16]
    ef98:	vstr	d7, [sp, #24]
    ef9c:	bl	90a0 <__sprintf_chk@plt>
    efa0:	mov	r0, r5
    efa4:	add	sp, sp, #36	; 0x24
    efa8:	pop	{r4, r5, pc}
    efac:	movw	r3, #26740	; 0x6874
    efb0:	vldr	s8, [r4, #4]
    efb4:	vldr	d7, [pc, #12]	; efc8 <fputs@plt+0x5eb0>
    efb8:	vldr	s12, [r4, #8]
    efbc:	vldr	s10, [r4, #12]
    efc0:	movt	r3, #1
    efc4:	b	eeb4 <fputs@plt+0x5d9c>
    efc8:	andeq	r0, r0, r0
    efcc:	rscmi	pc, pc, r0, ror #31
    efd0:	mov	r3, #0
    efd4:	mov	r2, r3
    efd8:	strb	r2, [r0, r3]
    efdc:	add	r3, r3, #1
    efe0:	cmp	r3, #256	; 0x100
    efe4:	bne	efd8 <fputs@plt+0x5ec0>
    efe8:	bx	lr
    efec:	mov	r3, #0
    eff0:	mov	r2, r3
    eff4:	strb	r2, [r0, r3]
    eff8:	add	r3, r3, #1
    effc:	cmp	r3, #256	; 0x100
    f000:	bne	eff4 <fputs@plt+0x5edc>
    f004:	bx	lr
    f008:	mov	r3, #0
    f00c:	mov	r2, r3
    f010:	strb	r2, [r0, r3]
    f014:	add	r3, r3, #1
    f018:	cmp	r3, #256	; 0x100
    f01c:	bne	f010 <fputs@plt+0x5ef8>
    f020:	ldrb	r3, [r1]
    f024:	cmp	r3, #0
    f028:	bxeq	lr
    f02c:	mov	r2, #1
    f030:	strb	r2, [r0, r3]
    f034:	ldrb	r3, [r1, #1]!
    f038:	cmp	r3, #0
    f03c:	bne	f030 <fputs@plt+0x5f18>
    f040:	bx	lr
    f044:	mov	r3, #0
    f048:	mov	r2, r3
    f04c:	strb	r2, [r0, r3]
    f050:	add	r3, r3, #1
    f054:	cmp	r3, #256	; 0x100
    f058:	bne	f04c <fputs@plt+0x5f34>
    f05c:	ldrb	r3, [r1]
    f060:	cmp	r3, #0
    f064:	bxeq	lr
    f068:	mov	r2, #1
    f06c:	strb	r2, [r0, r3]
    f070:	ldrb	r3, [r1, #1]!
    f074:	cmp	r3, #0
    f078:	bne	f06c <fputs@plt+0x5f54>
    f07c:	bx	lr
    f080:	bx	lr
    f084:	mov	r3, #0
    f088:	mov	ip, #1
    f08c:	ldrb	r2, [r1, r3]
    f090:	cmp	r2, #0
    f094:	strbne	ip, [r0, r3]
    f098:	add	r3, r3, #1
    f09c:	cmp	r3, #256	; 0x100
    f0a0:	bne	f08c <fputs@plt+0x5f74>
    f0a4:	bx	lr
    f0a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f0ac:	movw	fp, #20680	; 0x50c8
    f0b0:	movt	fp, #2
    f0b4:	sub	sp, sp, #28
    f0b8:	ldr	r4, [fp]
    f0bc:	str	r0, [sp, #20]
    f0c0:	cmp	r4, #0
    f0c4:	bne	f2f4 <fputs@plt+0x61dc>
    f0c8:	add	r3, fp, #1792	; 0x700
    f0cc:	str	r3, [sp, #12]
    f0d0:	add	ip, fp, #2048	; 0x800
    f0d4:	add	r3, fp, #2304	; 0x900
    f0d8:	str	ip, [sp, #4]
    f0dc:	add	ip, fp, #2560	; 0xa00
    f0e0:	str	r3, [sp, #16]
    f0e4:	add	sl, fp, #1024	; 0x400
    f0e8:	ldr	r3, [sp, #12]
    f0ec:	add	r9, fp, #1280	; 0x500
    f0f0:	str	ip, [sp, #8]
    f0f4:	add	r8, fp, #1536	; 0x600
    f0f8:	ldr	ip, [sp, #4]
    f0fc:	add	r3, r3, #4
    f100:	str	r3, [sp, #12]
    f104:	mov	r7, fp
    f108:	ldr	r3, [sp, #16]
    f10c:	add	ip, ip, #4
    f110:	str	ip, [sp, #4]
    f114:	add	sl, sl, #4
    f118:	ldr	ip, [sp, #8]
    f11c:	add	r3, r3, #4
    f120:	str	r3, [sp, #16]
    f124:	mov	r3, #1
    f128:	add	ip, ip, #4
    f12c:	add	r9, r9, #4
    f130:	add	r8, r8, #4
    f134:	str	ip, [sp, #8]
    f138:	mov	r5, r4
    f13c:	mov	r6, r3
    f140:	add	fp, fp, #772	; 0x304
    f144:	str	r3, [r7], #4
    f148:	b	f2ac <fputs@plt+0x6194>
    f14c:	bl	9010 <__ctype_b_loc@plt>
    f150:	lsl	r3, r4, #1
    f154:	sub	ip, r4, #48	; 0x30
    f158:	str	ip, [sp]
    f15c:	ldr	ip, [sp, #8]
    f160:	mov	r2, #1
    f164:	ldr	r1, [r0]
    f168:	ldrh	r1, [r1, r3]
    f16c:	and	r1, r1, #1024	; 0x400
    f170:	uxth	r1, r1
    f174:	cmp	r1, #0
    f178:	movne	r1, r6
    f17c:	strb	r1, [ip, r4]
    f180:	ldr	r1, [r0]
    f184:	ldr	ip, [sp]
    f188:	ldrh	r1, [r1, r3]
    f18c:	and	r1, r1, #256	; 0x100
    f190:	uxth	r1, r1
    f194:	cmp	r1, #0
    f198:	movne	r1, r6
    f19c:	strb	r1, [r7, r4]
    f1a0:	ldr	r1, [r0]
    f1a4:	ldrh	r1, [r1, r3]
    f1a8:	and	r1, r1, #512	; 0x200
    f1ac:	uxth	r1, r1
    f1b0:	cmp	r1, #0
    f1b4:	movne	r1, r6
    f1b8:	cmp	ip, #10
    f1bc:	ldr	ip, [pc, #316]	; f300 <fputs@plt+0x61e8>
    f1c0:	strb	r1, [ip, r4]
    f1c4:	add	ip, ip, #256	; 0x100
    f1c8:	movcc	r1, r6
    f1cc:	movcs	r1, r5
    f1d0:	strb	r1, [ip, r4]
    f1d4:	ldr	r1, [r0]
    f1d8:	ldr	ip, [sp, #12]
    f1dc:	ldrh	r1, [r1, r3]
    f1e0:	and	r1, r1, #4096	; 0x1000
    f1e4:	uxth	r1, r1
    f1e8:	cmp	r1, #0
    f1ec:	movne	r1, r6
    f1f0:	strb	r1, [fp, r4]
    f1f4:	ldr	r1, [r0]
    f1f8:	ldrh	r1, [r1, r3]
    f1fc:	and	r1, r1, #8192	; 0x2000
    f200:	uxth	r1, r1
    f204:	cmp	r1, #0
    f208:	movne	r1, r6
    f20c:	strb	r1, [sl, r4]
    f210:	ldr	r1, [r0]
    f214:	ldrh	r1, [r1, r3]
    f218:	and	r1, r1, #4
    f21c:	uxth	r1, r1
    f220:	cmp	r1, #0
    f224:	movne	r1, r6
    f228:	strb	r1, [r9, r4]
    f22c:	ldr	r1, [r0]
    f230:	ldrh	r1, [r1, r3]
    f234:	and	r1, r1, #8
    f238:	uxth	r1, r1
    f23c:	cmp	r1, #0
    f240:	movne	r1, r6
    f244:	strb	r1, [r8, r4]
    f248:	ldr	r1, [r0]
    f24c:	ldrh	r1, [r1, r3]
    f250:	and	r1, r1, #16384	; 0x4000
    f254:	uxth	r1, r1
    f258:	cmp	r1, #0
    f25c:	movne	r1, r6
    f260:	strb	r1, [ip, r4]
    f264:	ldr	r1, [r0]
    f268:	ldr	ip, [sp, #4]
    f26c:	ldrh	r1, [r1, r3]
    f270:	and	r1, r1, #32768	; 0x8000
    f274:	uxth	r1, r1
    f278:	cmp	r1, #0
    f27c:	movne	r1, r6
    f280:	strb	r1, [ip, r4]
    f284:	ldr	r1, [r0]
    f288:	ldrh	r3, [r1, r3]
    f28c:	tst	r3, #2
    f290:	bne	f298 <fputs@plt+0x6180>
    f294:	mov	r2, #0
    f298:	ldr	r3, [sp, #16]
    f29c:	strb	r2, [r3, r4]
    f2a0:	add	r4, r4, #1
    f2a4:	cmp	r4, #256	; 0x100
    f2a8:	beq	f2f4 <fputs@plt+0x61dc>
    f2ac:	bics	r3, r4, #127	; 0x7f
    f2b0:	beq	f14c <fputs@plt+0x6034>
    f2b4:	ldr	ip, [sp, #8]
    f2b8:	ldr	r3, [pc, #64]	; f300 <fputs@plt+0x61e8>
    f2bc:	strb	r5, [r7, r4]
    f2c0:	strb	r5, [ip, r4]
    f2c4:	add	ip, r3, #256	; 0x100
    f2c8:	strb	r5, [r3, r4]
    f2cc:	strb	r5, [ip, r4]
    f2d0:	ldr	r3, [sp, #12]
    f2d4:	ldr	ip, [sp, #4]
    f2d8:	strb	r5, [fp, r4]
    f2dc:	strb	r5, [sl, r4]
    f2e0:	strb	r5, [r9, r4]
    f2e4:	strb	r5, [r8, r4]
    f2e8:	strb	r5, [r3, r4]
    f2ec:	strb	r5, [ip, r4]
    f2f0:	b	f294 <fputs@plt+0x617c>
    f2f4:	ldr	r0, [sp, #20]
    f2f8:	add	sp, sp, #28
    f2fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f300:	andeq	r5, r2, ip, asr #3
    f304:	cmp	r1, #0
    f308:	movw	r3, #26832	; 0x68d0
    f30c:	movt	r3, #1
    f310:	mov	ip, #1
    f314:	str	ip, [r0]
    f318:	moveq	r1, r3
    f31c:	str	r1, [r0, #8]
    f320:	bx	lr
    f324:	mov	r2, #0
    f328:	str	r2, [r0]
    f32c:	bx	lr
    f330:	mov	r2, #3
    f334:	str	r1, [r0, #8]
    f338:	str	r2, [r0]
    f33c:	bx	lr
    f340:	mov	r2, #4
    f344:	str	r1, [r0, #8]
    f348:	str	r2, [r0]
    f34c:	bx	lr
    f350:	mov	r2, #2
    f354:	strb	r1, [r0, #8]
    f358:	str	r2, [r0]
    f35c:	bx	lr
    f360:	mov	r2, #2
    f364:	strb	r1, [r0, #8]
    f368:	str	r2, [r0]
    f36c:	bx	lr
    f370:	mov	r2, #5
    f374:	vstr	d0, [r0, #8]
    f378:	str	r2, [r0]
    f37c:	bx	lr
    f380:	ldr	r0, [r0]
    f384:	rsbs	r0, r0, #1
    f388:	movcc	r0, #0
    f38c:	bx	lr
    f390:	ldr	r3, [r0]
    f394:	push	{r4, r5, lr}
    f398:	sub	r3, r3, #1
    f39c:	sub	sp, sp, #12
    f3a0:	cmp	r3, #4
    f3a4:	ldrls	pc, [pc, r3, lsl #2]
    f3a8:	b	f3e4 <fputs@plt+0x62cc>
    f3ac:	andeq	pc, r0, ip, lsl #8
    f3b0:	andeq	pc, r0, r8, lsr #8
    f3b4:	andeq	pc, r0, r4, asr #8
    f3b8:	andeq	pc, r0, ip, ror #7
    f3bc:	andeq	pc, r0, r0, asr #7
    f3c0:	ldrd	r4, [r0, #8]
    f3c4:	movw	r3, #12368	; 0x3050
    f3c8:	movt	r3, #2
    f3cc:	movw	r2, #26840	; 0x68d8
    f3d0:	mov	r1, #1
    f3d4:	movt	r2, #1
    f3d8:	ldr	r0, [r3]
    f3dc:	strd	r4, [sp]
    f3e0:	bl	9034 <__fprintf_chk@plt>
    f3e4:	add	sp, sp, #12
    f3e8:	pop	{r4, r5, pc}
    f3ec:	ldr	r0, [r0, #8]
    f3f0:	bl	141a0 <fputs@plt+0xb088>
    f3f4:	movw	r3, #12368	; 0x3050
    f3f8:	movt	r3, #2
    f3fc:	ldr	r1, [r3]
    f400:	add	sp, sp, #12
    f404:	pop	{r4, r5, lr}
    f408:	b	9118 <fputs@plt>
    f40c:	movw	r3, #12368	; 0x3050
    f410:	movt	r3, #2
    f414:	ldr	r0, [r0, #8]
    f418:	ldr	r1, [r3]
    f41c:	add	sp, sp, #12
    f420:	pop	{r4, r5, lr}
    f424:	b	9118 <fputs@plt>
    f428:	movw	r3, #12368	; 0x3050
    f42c:	movt	r3, #2
    f430:	ldrb	r0, [r0, #8]
    f434:	ldr	r1, [r3]
    f438:	add	sp, sp, #12
    f43c:	pop	{r4, r5, lr}
    f440:	b	90e8 <_IO_putc@plt>
    f444:	ldr	r0, [r0, #8]
    f448:	bl	14118 <fputs@plt+0xb000>
    f44c:	movw	r3, #12368	; 0x3050
    f450:	movt	r3, #2
    f454:	ldr	r1, [r3]
    f458:	add	sp, sp, #12
    f45c:	pop	{r4, r5, lr}
    f460:	b	9118 <fputs@plt>
    f464:	push	{r4, r5, r6, r7, r8, lr}
    f468:	subs	r4, r0, #0
    f46c:	mov	r6, r1
    f470:	mov	r7, r2
    f474:	mov	r8, r3
    f478:	beq	f5b0 <fputs@plt+0x6498>
    f47c:	movw	r5, #12368	; 0x3050
    f480:	movt	r5, #2
    f484:	ldrb	r0, [r4]
    f488:	cmp	r0, #0
    f48c:	beq	f50c <fputs@plt+0x63f4>
    f490:	cmp	r0, #37	; 0x25
    f494:	bne	f564 <fputs@plt+0x644c>
    f498:	ldrb	ip, [r4, #1]
    f49c:	add	r4, r4, #2
    f4a0:	sub	ip, ip, #37	; 0x25
    f4a4:	cmp	ip, #14
    f4a8:	ldrls	pc, [pc, ip, lsl #2]
    f4ac:	b	f550 <fputs@plt+0x6438>
    f4b0:	andeq	pc, r0, r0, asr #10
    f4b4:	andeq	pc, r0, r0, asr r5	; <UNPREDICTABLE>
    f4b8:	andeq	pc, r0, r0, asr r5	; <UNPREDICTABLE>
    f4bc:	andeq	pc, r0, r0, asr r5	; <UNPREDICTABLE>
    f4c0:	andeq	pc, r0, r0, asr r5	; <UNPREDICTABLE>
    f4c4:	andeq	pc, r0, r0, asr r5	; <UNPREDICTABLE>
    f4c8:	andeq	pc, r0, r0, asr r5	; <UNPREDICTABLE>
    f4cc:	andeq	pc, r0, r0, asr r5	; <UNPREDICTABLE>
    f4d0:	andeq	pc, r0, r0, asr r5	; <UNPREDICTABLE>
    f4d4:	andeq	pc, r0, r0, asr r5	; <UNPREDICTABLE>
    f4d8:	andeq	pc, r0, r0, asr r5	; <UNPREDICTABLE>
    f4dc:	andeq	pc, r0, r0, asr r5	; <UNPREDICTABLE>
    f4e0:	andeq	pc, r0, r8, lsr #10
    f4e4:	andeq	pc, r0, r0, lsl r5	; <UNPREDICTABLE>
    f4e8:	andeq	pc, r0, ip, ror #9
    f4ec:	ldr	r3, [r8]
    f4f0:	cmp	r3, #0
    f4f4:	beq	f574 <fputs@plt+0x645c>
    f4f8:	mov	r0, r8
    f4fc:	bl	f390 <fputs@plt+0x6278>
    f500:	ldrb	r0, [r4]
    f504:	cmp	r0, #0
    f508:	bne	f490 <fputs@plt+0x6378>
    f50c:	pop	{r4, r5, r6, r7, r8, pc}
    f510:	ldr	r3, [r7]
    f514:	cmp	r3, #0
    f518:	beq	f59c <fputs@plt+0x6484>
    f51c:	mov	r0, r7
    f520:	bl	f390 <fputs@plt+0x6278>
    f524:	b	f484 <fputs@plt+0x636c>
    f528:	ldr	r3, [r6]
    f52c:	cmp	r3, #0
    f530:	beq	f588 <fputs@plt+0x6470>
    f534:	mov	r0, r6
    f538:	bl	f390 <fputs@plt+0x6278>
    f53c:	b	f484 <fputs@plt+0x636c>
    f540:	ldr	r1, [r5]
    f544:	mov	r0, #37	; 0x25
    f548:	bl	9040 <fputc@plt>
    f54c:	b	f484 <fputs@plt+0x636c>
    f550:	movw	r1, #26844	; 0x68dc
    f554:	mov	r0, #121	; 0x79
    f558:	movt	r1, #1
    f55c:	bl	e438 <fputs@plt+0x5320>
    f560:	b	f484 <fputs@plt+0x636c>
    f564:	ldr	r1, [r5]
    f568:	add	r4, r4, #1
    f56c:	bl	90e8 <_IO_putc@plt>
    f570:	b	f484 <fputs@plt+0x636c>
    f574:	movw	r1, #26844	; 0x68dc
    f578:	mov	r0, #117	; 0x75
    f57c:	movt	r1, #1
    f580:	bl	e438 <fputs@plt+0x5320>
    f584:	b	f4f8 <fputs@plt+0x63e0>
    f588:	movw	r1, #26844	; 0x68dc
    f58c:	mov	r0, #109	; 0x6d
    f590:	movt	r1, #1
    f594:	bl	e438 <fputs@plt+0x5320>
    f598:	b	f534 <fputs@plt+0x641c>
    f59c:	movw	r1, #26844	; 0x68dc
    f5a0:	mov	r0, #113	; 0x71
    f5a4:	movt	r1, #1
    f5a8:	bl	e438 <fputs@plt+0x5320>
    f5ac:	b	f51c <fputs@plt+0x6404>
    f5b0:	movw	r1, #26844	; 0x68dc
    f5b4:	mov	r0, #99	; 0x63
    f5b8:	movt	r1, #1
    f5bc:	bl	e438 <fputs@plt+0x5320>
    f5c0:	b	f47c <fputs@plt+0x6364>
    f5c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f5c8:	movw	ip, #26784	; 0x68a0
    f5cc:	sub	sp, sp, #20
    f5d0:	movt	ip, #2
    f5d4:	movw	r4, #12368	; 0x3050
    f5d8:	mov	r5, r0
    f5dc:	str	r1, [sp, #12]
    f5e0:	mov	sl, r2
    f5e4:	ldr	r1, [ip]
    f5e8:	mov	r6, r3
    f5ec:	ldr	fp, [sp, #56]	; 0x38
    f5f0:	movt	r4, #2
    f5f4:	cmp	r1, #0
    f5f8:	ldr	r9, [sp, #60]	; 0x3c
    f5fc:	ldr	r8, [sp, #64]	; 0x40
    f600:	ldr	r7, [sp, #68]	; 0x44
    f604:	beq	f624 <fputs@plt+0x650c>
    f608:	mov	r3, r1
    f60c:	movw	r2, #26856	; 0x68e8
    f610:	mov	r1, #1
    f614:	ldr	r0, [r4]
    f618:	movt	r2, #1
    f61c:	bl	9034 <__fprintf_chk@plt>
    f620:	mov	r1, #1
    f624:	mvn	r3, sl
    f628:	cmp	r5, #0
    f62c:	lsr	r3, r3, #31
    f630:	moveq	r3, #0
    f634:	cmp	r3, #0
    f638:	beq	f68c <fputs@plt+0x6574>
    f63c:	mov	r0, r5
    f640:	movw	r1, #25112	; 0x6218
    f644:	movt	r1, #1
    f648:	bl	90f4 <strcmp@plt>
    f64c:	movw	r3, #25392	; 0x6330
    f650:	ldr	r2, [sp, #12]
    f654:	movt	r3, #1
    f658:	cmp	r0, #0
    f65c:	ldr	r0, [r4]
    f660:	moveq	r5, r3
    f664:	cmp	r2, #0
    f668:	mov	r3, r5
    f66c:	beq	f720 <fputs@plt+0x6608>
    f670:	str	r2, [sp]
    f674:	mov	r1, #1
    f678:	movw	r2, #26860	; 0x68ec
    f67c:	str	sl, [sp, #4]
    f680:	movt	r2, #1
    f684:	bl	9034 <__fprintf_chk@plt>
    f688:	mov	r1, #1
    f68c:	cmp	r6, #0
    f690:	beq	f704 <fputs@plt+0x65ec>
    f694:	cmp	r6, #2
    f698:	beq	f6dc <fputs@plt+0x65c4>
    f69c:	cmp	r1, #0
    f6a0:	bne	f6f4 <fputs@plt+0x65dc>
    f6a4:	mov	r2, r8
    f6a8:	mov	r3, r7
    f6ac:	mov	r0, fp
    f6b0:	mov	r1, r9
    f6b4:	bl	f464 <fputs@plt+0x634c>
    f6b8:	ldr	r1, [r4]
    f6bc:	mov	r0, #10
    f6c0:	bl	9040 <fputc@plt>
    f6c4:	ldr	r0, [r4]
    f6c8:	bl	8f80 <fflush@plt>
    f6cc:	cmp	r6, #2
    f6d0:	beq	f73c <fputs@plt+0x6624>
    f6d4:	add	sp, sp, #20
    f6d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f6dc:	movw	r0, #26880	; 0x6900
    f6e0:	mov	r1, #1
    f6e4:	movt	r0, #1
    f6e8:	mov	r2, #12
    f6ec:	ldr	r3, [r4]
    f6f0:	bl	8fec <fwrite@plt>
    f6f4:	ldr	r1, [r4]
    f6f8:	mov	r0, #32
    f6fc:	bl	9040 <fputc@plt>
    f700:	b	f6a4 <fputs@plt+0x658c>
    f704:	movw	r0, #26896	; 0x6910
    f708:	mov	r1, #1
    f70c:	mov	r2, #8
    f710:	ldr	r3, [r4]
    f714:	movt	r0, #1
    f718:	bl	8fec <fwrite@plt>
    f71c:	b	f6f4 <fputs@plt+0x65dc>
    f720:	mov	r1, #1
    f724:	str	sl, [sp]
    f728:	movw	r2, #26872	; 0x68f8
    f72c:	movt	r2, #1
    f730:	bl	9034 <__fprintf_chk@plt>
    f734:	mov	r1, #1
    f738:	b	f68c <fputs@plt+0x6574>
    f73c:	add	sp, sp, #20
    f740:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f744:	b	f8ec <fputs@plt+0x67d4>
    f748:	push	{r4, r5, r6, lr}
    f74c:	movw	ip, #20620	; 0x508c
    f750:	sub	sp, sp, #16
    f754:	movt	ip, #2
    f758:	movw	r4, #20624	; 0x5090
    f75c:	movw	lr, #20628	; 0x5094
    f760:	movt	r4, #2
    f764:	movt	lr, #2
    f768:	ldr	r6, [r4]
    f76c:	mov	r4, r0
    f770:	ldr	r5, [lr]
    f774:	ldr	lr, [ip]
    f778:	ldr	ip, [sp, #32]
    f77c:	mov	r0, r6
    f780:	str	r1, [sp]
    f784:	mov	r1, r5
    f788:	str	r2, [sp, #4]
    f78c:	mov	r2, lr
    f790:	str	r3, [sp, #8]
    f794:	mov	r3, r4
    f798:	str	ip, [sp, #12]
    f79c:	bl	f5c4 <fputs@plt+0x64ac>
    f7a0:	add	sp, sp, #16
    f7a4:	pop	{r4, r5, r6, pc}
    f7a8:	push	{lr}		; (str lr, [sp, #-4]!)
    f7ac:	sub	sp, sp, #12
    f7b0:	mov	lr, r1
    f7b4:	mov	ip, r2
    f7b8:	mov	r1, r0
    f7bc:	str	r3, [sp]
    f7c0:	mov	r2, lr
    f7c4:	mov	r0, #1
    f7c8:	mov	r3, ip
    f7cc:	bl	f748 <fputs@plt+0x6630>
    f7d0:	add	sp, sp, #12
    f7d4:	pop	{pc}		; (ldr pc, [sp], #4)
    f7d8:	push	{lr}		; (str lr, [sp, #-4]!)
    f7dc:	sub	sp, sp, #12
    f7e0:	mov	lr, r1
    f7e4:	mov	ip, r2
    f7e8:	mov	r1, r0
    f7ec:	str	r3, [sp]
    f7f0:	mov	r2, lr
    f7f4:	mov	r0, #0
    f7f8:	mov	r3, ip
    f7fc:	bl	f748 <fputs@plt+0x6630>
    f800:	add	sp, sp, #12
    f804:	pop	{pc}		; (ldr pc, [sp], #4)
    f808:	push	{lr}		; (str lr, [sp, #-4]!)
    f80c:	sub	sp, sp, #12
    f810:	mov	lr, r1
    f814:	mov	ip, r2
    f818:	mov	r1, r0
    f81c:	str	r3, [sp]
    f820:	mov	r2, lr
    f824:	mov	r0, #2
    f828:	mov	r3, ip
    f82c:	bl	f748 <fputs@plt+0x6630>
    f830:	add	sp, sp, #12
    f834:	pop	{pc}		; (ldr pc, [sp], #4)
    f838:	push	{r4, lr}
    f83c:	sub	sp, sp, #16
    f840:	mov	r4, r1
    f844:	mov	r1, #0
    f848:	ldr	lr, [sp, #24]
    f84c:	ldr	ip, [sp, #28]
    f850:	str	r2, [sp]
    f854:	mov	r2, r4
    f858:	str	r3, [sp, #4]
    f85c:	mov	r3, #1
    f860:	str	lr, [sp, #8]
    f864:	str	ip, [sp, #12]
    f868:	bl	f5c4 <fputs@plt+0x64ac>
    f86c:	add	sp, sp, #16
    f870:	pop	{r4, pc}
    f874:	push	{r4, lr}
    f878:	sub	sp, sp, #16
    f87c:	mov	r4, r1
    f880:	mov	r1, #0
    f884:	ldr	lr, [sp, #24]
    f888:	ldr	ip, [sp, #28]
    f88c:	str	r2, [sp]
    f890:	mov	r2, r4
    f894:	str	r3, [sp, #4]
    f898:	mov	r3, r1
    f89c:	str	lr, [sp, #8]
    f8a0:	str	ip, [sp, #12]
    f8a4:	bl	f5c4 <fputs@plt+0x64ac>
    f8a8:	add	sp, sp, #16
    f8ac:	pop	{r4, pc}
    f8b0:	push	{r4, lr}
    f8b4:	sub	sp, sp, #16
    f8b8:	mov	r4, r1
    f8bc:	mov	r1, #0
    f8c0:	ldr	lr, [sp, #24]
    f8c4:	ldr	ip, [sp, #28]
    f8c8:	str	r2, [sp]
    f8cc:	mov	r2, r4
    f8d0:	str	r3, [sp, #4]
    f8d4:	mov	r3, #2
    f8d8:	str	lr, [sp, #8]
    f8dc:	str	ip, [sp, #12]
    f8e0:	bl	f5c4 <fputs@plt+0x64ac>
    f8e4:	add	sp, sp, #16
    f8e8:	pop	{r4, pc}
    f8ec:	push	{r3, lr}
    f8f0:	mov	r0, #3
    f8f4:	bl	9100 <exit@plt>
    f8f8:	bx	lr
    f8fc:	push	{r3, r4, r5, lr}
    f900:	subs	r4, r0, #0
    f904:	beq	f974 <fputs@plt+0x685c>
    f908:	ldrb	r3, [r4]
    f90c:	movw	r5, #21708	; 0x54cc
    f910:	movt	r5, #2
    f914:	ldrb	r3, [r5, r3]
    f918:	cmp	r3, #0
    f91c:	beq	f93c <fputs@plt+0x6824>
    f920:	add	r3, r4, #1
    f924:	mov	r4, r3
    f928:	add	r3, r3, #1
    f92c:	ldrb	r2, [r4]
    f930:	ldrb	r2, [r5, r2]
    f934:	cmp	r2, #0
    f938:	bne	f924 <fputs@plt+0x680c>
    f93c:	mov	r0, r4
    f940:	mov	r1, #0
    f944:	bl	8f14 <strchr@plt>
    f948:	cmp	r0, r4
    f94c:	bls	f96c <fputs@plt+0x6854>
    f950:	ldrb	r3, [r0, #-1]
    f954:	ldrb	r3, [r5, r3]
    f958:	cmp	r3, #0
    f95c:	beq	f96c <fputs@plt+0x6854>
    f960:	sub	r0, r0, #1
    f964:	cmp	r0, r4
    f968:	bne	f950 <fputs@plt+0x6838>
    f96c:	mov	r3, #0
    f970:	strb	r3, [r0]
    f974:	mov	r0, r4
    f978:	pop	{r3, r4, r5, pc}
    f97c:	ldr	r1, [r0, #56]	; 0x38
    f980:	push	{r3, r4, r5, r6, r7, lr}
    f984:	cmp	r1, #0
    f988:	ldr	r3, [pc, #276]	; faa4 <fputs@plt+0x698c>
    f98c:	mov	r6, r0
    f990:	movgt	r4, #0
    f994:	movgt	r5, r4
    f998:	str	r3, [r0]
    f99c:	ldr	r3, [r0, #52]	; 0x34
    f9a0:	ble	f9d0 <fputs@plt+0x68b8>
    f9a4:	add	r2, r3, r4
    f9a8:	add	r5, r5, #1
    f9ac:	add	r4, r4, #36	; 0x24
    f9b0:	ldr	r0, [r2, #32]
    f9b4:	cmp	r0, #0
    f9b8:	beq	f9c8 <fputs@plt+0x68b0>
    f9bc:	bl	9064 <_ZdaPv@plt>
    f9c0:	ldr	r3, [r6, #52]	; 0x34
    f9c4:	ldr	r1, [r6, #56]	; 0x38
    f9c8:	cmp	r1, r5
    f9cc:	bgt	f9a4 <fputs@plt+0x688c>
    f9d0:	cmp	r3, #0
    f9d4:	beq	f9e0 <fputs@plt+0x68c8>
    f9d8:	mov	r0, r3
    f9dc:	bl	9064 <_ZdaPv@plt>
    f9e0:	ldr	r0, [r6, #44]	; 0x2c
    f9e4:	cmp	r0, #0
    f9e8:	beq	f9f0 <fputs@plt+0x68d8>
    f9ec:	bl	9064 <_ZdaPv@plt>
    f9f0:	ldr	r3, [r6, #8]
    f9f4:	cmp	r3, #0
    f9f8:	beq	fa44 <fputs@plt+0x692c>
    f9fc:	mov	r5, #0
    fa00:	movw	r7, #2012	; 0x7dc
    fa04:	ldr	r0, [r3, r5]
    fa08:	cmp	r0, #0
    fa0c:	beq	fa28 <fputs@plt+0x6910>
    fa10:	ldr	r4, [r0, #12]
    fa14:	bl	14df0 <_ZdlPv@@Base>
    fa18:	cmp	r4, #0
    fa1c:	mov	r0, r4
    fa20:	bne	fa10 <fputs@plt+0x68f8>
    fa24:	ldr	r3, [r6, #8]
    fa28:	add	r5, r5, #4
    fa2c:	cmp	r5, r7
    fa30:	bne	fa04 <fputs@plt+0x68ec>
    fa34:	cmp	r3, #0
    fa38:	beq	fa44 <fputs@plt+0x692c>
    fa3c:	mov	r0, r3
    fa40:	bl	9064 <_ZdaPv@plt>
    fa44:	ldr	r0, [r6, #20]
    fa48:	cmp	r0, #0
    fa4c:	beq	fa54 <fputs@plt+0x693c>
    fa50:	bl	9064 <_ZdaPv@plt>
    fa54:	ldr	r0, [r6, #24]
    fa58:	cmp	r0, #0
    fa5c:	beq	fa64 <fputs@plt+0x694c>
    fa60:	bl	9064 <_ZdaPv@plt>
    fa64:	ldr	r4, [r6, #64]	; 0x40
    fa68:	cmp	r4, #0
    fa6c:	beq	fa9c <fputs@plt+0x6984>
    fa70:	ldr	r0, [r4, #8]
    fa74:	ldr	r3, [r4]
    fa78:	cmp	r0, #0
    fa7c:	str	r3, [r6, #64]	; 0x40
    fa80:	beq	fa88 <fputs@plt+0x6970>
    fa84:	bl	9064 <_ZdaPv@plt>
    fa88:	mov	r0, r4
    fa8c:	bl	14df0 <_ZdlPv@@Base>
    fa90:	ldr	r4, [r6, #64]	; 0x40
    fa94:	cmp	r4, #0
    fa98:	bne	fa70 <fputs@plt+0x6958>
    fa9c:	mov	r0, r6
    faa0:	pop	{r3, r4, r5, r6, r7, pc}
    faa4:	andeq	r6, r1, r8, lsr #18
    faa8:	push	{r4, lr}
    faac:	mov	r4, r0
    fab0:	bl	f97c <fputs@plt+0x6864>
    fab4:	mov	r0, r4
    fab8:	bl	14df0 <_ZdlPv@@Base>
    fabc:	mov	r0, r4
    fac0:	pop	{r4, pc}
    fac4:	cmp	r1, #0
    fac8:	cmpge	r2, #0
    facc:	push	{r3, r4, r5, r6, r7, lr}
    fad0:	mov	r4, r1
    fad4:	mov	r5, r2
    fad8:	mov	r6, r0
    fadc:	ble	fb2c <fputs@plt+0x6a14>
    fae0:	cmp	r4, #0
    fae4:	beq	fb24 <fputs@plt+0x6a0c>
    fae8:	add	r7, r5, r5, lsr #31
    faec:	cmp	r6, #0
    faf0:	asr	r7, r7, #1
    faf4:	blt	fb74 <fputs@plt+0x6a5c>
    faf8:	movw	r0, #65535	; 0xffff
    fafc:	movt	r0, #32767	; 0x7fff
    fb00:	rsb	r0, r7, r0
    fb04:	mov	r1, r4
    fb08:	bl	907c <__aeabi_idiv@plt>
    fb0c:	cmp	r6, r0
    fb10:	bgt	fb40 <fputs@plt+0x6a28>
    fb14:	mla	r0, r4, r6, r7
    fb18:	mov	r1, r5
    fb1c:	bl	907c <__aeabi_idiv@plt>
    fb20:	pop	{r3, r4, r5, r6, r7, pc}
    fb24:	mov	r0, r4
    fb28:	pop	{r3, r4, r5, r6, r7, pc}
    fb2c:	movw	r1, #27032	; 0x6998
    fb30:	mov	r0, #236	; 0xec
    fb34:	movt	r1, #1
    fb38:	bl	e438 <fputs@plt+0x5320>
    fb3c:	b	fae0 <fputs@plt+0x69c8>
    fb40:	vmov	s11, r6
    fb44:	vcvt.f64.s32	d6, s11
    fb48:	vmov	s11, r4
    fb4c:	vcvt.f64.s32	d7, s11
    fb50:	vmov	s11, r5
    fb54:	vmul.f64	d7, d6, d7
    fb58:	vcvt.f64.s32	d6, s11
    fb5c:	vdiv.f64	d7, d7, d6
    fb60:	vmov.f64	d6, #96	; 0x3f000000  0.5
    fb64:	vadd.f64	d7, d7, d6
    fb68:	vcvt.s32.f64	s13, d7
    fb6c:	vmov	r0, s13
    fb70:	pop	{r3, r4, r5, r6, r7, pc}
    fb74:	rsb	r0, r7, #-2147483648	; 0x80000000
    fb78:	mov	r1, r4
    fb7c:	bl	8fd4 <__aeabi_uidiv@plt>
    fb80:	rsb	r3, r6, #0
    fb84:	cmp	r3, r0
    fb88:	bls	fbc0 <fputs@plt+0x6aa8>
    fb8c:	vmov	s15, r6
    fb90:	vmov	s11, r4
    fb94:	vcvt.f64.s32	d6, s15
    fb98:	vcvt.f64.s32	d7, s11
    fb9c:	vmov	s11, r5
    fba0:	vmul.f64	d7, d6, d7
    fba4:	vcvt.f64.s32	d6, s11
    fba8:	vdiv.f64	d7, d7, d6
    fbac:	vmov.f64	d6, #96	; 0x3f000000  0.5
    fbb0:	vsub.f64	d7, d7, d6
    fbb4:	vcvt.s32.f64	s13, d7
    fbb8:	vmov	r0, s13
    fbbc:	pop	{r3, r4, r5, r6, r7, pc}
    fbc0:	mul	r0, r4, r6
    fbc4:	mov	r1, r5
    fbc8:	rsb	r0, r7, r0
    fbcc:	bl	907c <__aeabi_idiv@plt>
    fbd0:	pop	{r3, r4, r5, r6, r7, pc}
    fbd4:	cmp	r1, #0
    fbd8:	cmpge	r2, #0
    fbdc:	push	{r3, r4, r5, r6, r7, lr}
    fbe0:	mov	r4, r1
    fbe4:	mov	r5, r2
    fbe8:	mov	r6, r0
    fbec:	mov	r7, r3
    fbf0:	ble	fc50 <fputs@plt+0x6b38>
    fbf4:	cmp	r3, #0
    fbf8:	ble	fc50 <fputs@plt+0x6b38>
    fbfc:	cmp	r4, #0
    fc00:	beq	fc68 <fputs@plt+0x6b50>
    fc04:	cmp	r6, #0
    fc08:	blt	fc70 <fputs@plt+0x6b58>
    fc0c:	vmov	s7, r6
    fc10:	vldr	d7, [pc, #160]	; fcb8 <fputs@plt+0x6ba0>
    fc14:	vmov	s9, r4
    fc18:	vcvt.f64.s32	d5, s7
    fc1c:	vmov	s7, r7
    fc20:	vcvt.f64.s32	d6, s9
    fc24:	vmul.f64	d5, d5, d6
    fc28:	vmov	s13, r5
    fc2c:	vcvt.f64.s32	d4, s13
    fc30:	vcvt.f64.s32	d6, s7
    fc34:	vdiv.f64	d5, d5, d4
    fc38:	vdiv.f64	d6, d6, d7
    fc3c:	vmov.f64	d7, #96	; 0x3f000000  0.5
    fc40:	vmla.f64	d7, d5, d6
    fc44:	vcvt.s32.f64	s9, d7
    fc48:	vmov	r0, s9
    fc4c:	pop	{r3, r4, r5, r6, r7, pc}
    fc50:	movw	r1, #27032	; 0x6998
    fc54:	mov	r0, #254	; 0xfe
    fc58:	movt	r1, #1
    fc5c:	bl	e438 <fputs@plt+0x5320>
    fc60:	cmp	r4, #0
    fc64:	bne	fc04 <fputs@plt+0x6aec>
    fc68:	mov	r0, r4
    fc6c:	pop	{r3, r4, r5, r6, r7, pc}
    fc70:	vmov	s13, r6
    fc74:	vldr	d7, [pc, #60]	; fcb8 <fputs@plt+0x6ba0>
    fc78:	vmov	s7, r4
    fc7c:	vcvt.f64.s32	d5, s13
    fc80:	vcvt.f64.s32	d6, s7
    fc84:	vmov	s7, r7
    fc88:	vmul.f64	d5, d5, d6
    fc8c:	vmov	s13, r5
    fc90:	vcvt.f64.s32	d4, s13
    fc94:	vcvt.f64.s32	d6, s7
    fc98:	vdiv.f64	d5, d5, d4
    fc9c:	vdiv.f64	d6, d6, d7
    fca0:	vmov.f64	d7, #96	; 0x3f000000  0.5
    fca4:	vnmls.f64	d7, d5, d6
    fca8:	vcvt.s32.f64	s9, d7
    fcac:	vmov	r0, s9
    fcb0:	pop	{r3, r4, r5, r6, r7, pc}
    fcb4:	nop	{0}
    fcb8:	andeq	r0, r0, r0
    fcbc:	addmi	r4, pc, r0
    fcc0:	push	{r4, lr}
    fcc4:	sub	sp, sp, #8
    fcc8:	ldr	lr, [r0, #4]
    fccc:	mov	r4, r1
    fcd0:	ldr	ip, [sp, #16]
    fcd4:	ldr	r1, [r0, #8]
    fcd8:	mov	r0, r2
    fcdc:	str	r3, [sp]
    fce0:	mov	r2, r4
    fce4:	mov	r3, r0
    fce8:	str	ip, [sp, #4]
    fcec:	mov	r0, lr
    fcf0:	bl	f838 <fputs@plt+0x6720>
    fcf4:	add	sp, sp, #8
    fcf8:	pop	{r4, pc}
    fcfc:	mov	ip, #1
    fd00:	str	r1, [r0]
    fd04:	str	r2, [r0, #4]
    fd08:	mov	r1, #0
    fd0c:	str	ip, [r0, #16]
    fd10:	str	r1, [r0, #8]
    fd14:	str	r1, [r0, #12]
    fd18:	str	r1, [r0, #20]
    fd1c:	str	r1, [r0, #24]
    fd20:	bx	lr
    fd24:	push	{r4, lr}
    fd28:	mov	r4, r0
    fd2c:	ldr	r0, [r0, #24]
    fd30:	cmp	r0, #0
    fd34:	beq	fd3c <fputs@plt+0x6c24>
    fd38:	bl	9064 <_ZdaPv@plt>
    fd3c:	ldr	r0, [r4, #4]
    fd40:	cmp	r0, #0
    fd44:	beq	fd4c <fputs@plt+0x6c34>
    fd48:	bl	9064 <_ZdaPv@plt>
    fd4c:	ldr	r0, [r4]
    fd50:	cmp	r0, #0
    fd54:	beq	fd5c <fputs@plt+0x6c44>
    fd58:	bl	8ed8 <fclose@plt>
    fd5c:	mov	r0, r4
    fd60:	pop	{r4, pc}
    fd64:	movw	r1, #12304	; 0x3010
    fd68:	movt	r1, #2
    fd6c:	ldr	r3, [r0]
    fd70:	ldr	r2, [r1]
    fd74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fd78:	cmp	r3, #0
    fd7c:	sub	sp, sp, #44	; 0x2c
    fd80:	mov	r4, r0
    fd84:	str	r1, [sp, #8]
    fd88:	str	r2, [sp, #36]	; 0x24
    fd8c:	beq	fef8 <fputs@plt+0x6de0>
    fd90:	ldr	r2, [r0, #24]
    fd94:	cmp	r2, #0
    fd98:	beq	ff20 <fputs@plt+0x6e08>
    fd9c:	mov	sl, #0
    fda0:	movw	r9, #21708	; 0x54cc
    fda4:	movw	r5, #11984	; 0x2ed0
    fda8:	movw	r2, #23504	; 0x5bd0
    fdac:	mov	r6, sl
    fdb0:	movt	r2, #2
    fdb4:	movt	r9, #2
    fdb8:	movt	r5, #2
    fdbc:	str	r2, [sp, #12]
    fdc0:	b	fdf4 <fputs@plt+0x6cdc>
    fdc4:	cmp	r0, #0
    fdc8:	blt	fe6c <fputs@plt+0x6d54>
    fdcc:	ldrb	r2, [r5, r0]
    fdd0:	cmp	r2, #0
    fdd4:	beq	fe6c <fputs@plt+0x6d54>
    fdd8:	mov	r1, r0
    fddc:	add	r0, sp, #16
    fde0:	bl	f330 <fputs@plt+0x6218>
    fde4:	ldr	r3, [r4, #20]
    fde8:	cmp	r3, #0
    fdec:	beq	fed0 <fputs@plt+0x6db8>
    fdf0:	ldr	r3, [r4]
    fdf4:	mov	r0, r3
    fdf8:	bl	8f08 <_IO_getc@plt>
    fdfc:	cmn	r0, #1
    fe00:	mov	r8, r0
    fe04:	bne	fdc4 <fputs@plt+0x6cac>
    fe08:	cmp	sl, #0
    fe0c:	beq	fef8 <fputs@plt+0x6de0>
    fe10:	ldr	r3, [r4, #24]
    fe14:	strb	r6, [r3, sl]
    fe18:	ldr	r2, [r4, #24]
    fe1c:	ldr	r3, [r4, #8]
    fe20:	add	r3, r3, #1
    fe24:	str	r3, [r4, #8]
    fe28:	ldrb	r3, [r2]
    fe2c:	ldrb	r1, [r9, r3]
    fe30:	cmp	r1, #0
    fe34:	beq	fe48 <fputs@plt+0x6d30>
    fe38:	ldrb	r3, [r2, #1]!
    fe3c:	ldrb	r1, [r9, r3]
    fe40:	cmp	r1, #0
    fe44:	bne	fe38 <fputs@plt+0x6d20>
    fe48:	cmp	r3, #0
    fe4c:	beq	fe64 <fputs@plt+0x6d4c>
    fe50:	ldr	r2, [r4, #16]
    fe54:	cmp	r2, #0
    fe58:	beq	ff18 <fputs@plt+0x6e00>
    fe5c:	cmp	r3, #35	; 0x23
    fe60:	bne	ff18 <fputs@plt+0x6e00>
    fe64:	mov	sl, #0
    fe68:	b	fdf0 <fputs@plt+0x6cd8>
    fe6c:	ldr	r0, [r4, #12]
    fe70:	add	r7, sl, #1
    fe74:	cmp	r7, r0
    fe78:	bge	fe94 <fputs@plt+0x6d7c>
    fe7c:	ldr	r2, [r4, #24]
    fe80:	cmp	r8, #10
    fe84:	strb	r8, [r2, sl]
    fe88:	mov	sl, r7
    fe8c:	bne	fdf0 <fputs@plt+0x6cd8>
    fe90:	b	fe10 <fputs@plt+0x6cf8>
    fe94:	lsl	r0, r0, #1
    fe98:	ldr	fp, [r4, #24]
    fe9c:	bl	8ff8 <_Znaj@plt>
    fea0:	ldr	r2, [r4, #12]
    fea4:	mov	r1, fp
    fea8:	str	r0, [r4, #24]
    feac:	bl	8fa4 <memcpy@plt>
    feb0:	cmp	fp, #0
    feb4:	beq	fec0 <fputs@plt+0x6da8>
    feb8:	mov	r0, fp
    febc:	bl	9064 <_ZdaPv@plt>
    fec0:	ldr	r2, [r4, #12]
    fec4:	lsl	r2, r2, #1
    fec8:	str	r2, [r4, #12]
    fecc:	b	fe7c <fputs@plt+0x6d64>
    fed0:	ldr	r3, [sp, #12]
    fed4:	movw	r1, #27044	; 0x69a4
    fed8:	mov	r0, r4
    fedc:	movt	r1, #1
    fee0:	add	r2, sp, #16
    fee4:	str	r3, [sp]
    fee8:	movw	r3, #23504	; 0x5bd0
    feec:	movt	r3, #2
    fef0:	bl	fcc0 <fputs@plt+0x6ba8>
    fef4:	b	fdf0 <fputs@plt+0x6cd8>
    fef8:	mov	r0, #0
    fefc:	ldr	r1, [sp, #8]
    ff00:	ldr	r2, [sp, #36]	; 0x24
    ff04:	ldr	r3, [r1]
    ff08:	cmp	r2, r3
    ff0c:	bne	ff3c <fputs@plt+0x6e24>
    ff10:	add	sp, sp, #44	; 0x2c
    ff14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ff18:	mov	r0, #1
    ff1c:	b	fefc <fputs@plt+0x6de4>
    ff20:	mov	r0, #128	; 0x80
    ff24:	bl	8ff8 <_Znaj@plt>
    ff28:	mov	r2, #128	; 0x80
    ff2c:	ldr	r3, [r4]
    ff30:	str	r2, [r4, #12]
    ff34:	str	r0, [r4, #24]
    ff38:	b	fd9c <fputs@plt+0x6c84>
    ff3c:	bl	9028 <__stack_chk_fail@plt>
    ff40:	ldr	ip, [r0, #20]
    ff44:	push	{r4}		; (str r4, [sp, #-4]!)
    ff48:	cmp	ip, #0
    ff4c:	beq	ff58 <fputs@plt+0x6e40>
    ff50:	pop	{r4}		; (ldr r4, [sp], #4)
    ff54:	bx	lr
    ff58:	pop	{r4}		; (ldr r4, [sp], #4)
    ff5c:	b	fcc0 <fputs@plt+0x6ba8>
    ff60:	push	{r4, r5, lr}
    ff64:	movw	r5, #12304	; 0x3010
    ff68:	movt	r5, #2
    ff6c:	sub	sp, sp, #20
    ff70:	ldr	r3, [r5]
    ff74:	str	r3, [sp, #12]
    ff78:	bl	14d98 <fputs@plt+0xbc80>
    ff7c:	subs	r4, r0, #0
    ff80:	beq	100c4 <fputs@plt+0x6fac>
    ff84:	ldrb	r3, [r4]
    ff88:	cmp	r3, #99	; 0x63
    ff8c:	beq	ffc8 <fputs@plt+0x6eb0>
    ff90:	mov	r0, r4
    ff94:	bl	15ca0 <_ZdlPv@@Base+0xeb0>
    ff98:	cmp	r0, #0
    ff9c:	beq	1006c <fputs@plt+0x6f54>
    ffa0:	add	r0, r4, #1
    ffa4:	add	r1, sp, #4
    ffa8:	mov	r2, #16
    ffac:	bl	8fbc <strtol@plt>
    ffb0:	ldr	r2, [sp, #12]
    ffb4:	ldr	r3, [r5]
    ffb8:	cmp	r2, r3
    ffbc:	bne	100cc <fputs@plt+0x6fb4>
    ffc0:	add	sp, sp, #20
    ffc4:	pop	{r4, r5, pc}
    ffc8:	ldrb	r3, [r4, #1]
    ffcc:	cmp	r3, #104	; 0x68
    ffd0:	bne	ff90 <fputs@plt+0x6e78>
    ffd4:	ldrb	r3, [r4, #2]
    ffd8:	cmp	r3, #97	; 0x61
    ffdc:	bne	ff90 <fputs@plt+0x6e78>
    ffe0:	ldrb	r3, [r4, #3]
    ffe4:	cmp	r3, #114	; 0x72
    ffe8:	bne	ff90 <fputs@plt+0x6e78>
    ffec:	ldrb	r0, [r4, #4]
    fff0:	sub	r0, r0, #48	; 0x30
    fff4:	uxtb	r3, r0
    fff8:	cmp	r3, #9
    fffc:	bhi	ff90 <fputs@plt+0x6e78>
   10000:	ldrb	r3, [r4, #5]
   10004:	cmp	r3, #0
   10008:	beq	ffb0 <fputs@plt+0x6e98>
   1000c:	cmp	r0, #0
   10010:	beq	ff90 <fputs@plt+0x6e78>
   10014:	sub	r3, r3, #48	; 0x30
   10018:	uxtb	r2, r3
   1001c:	cmp	r2, #9
   10020:	bhi	ff90 <fputs@plt+0x6e78>
   10024:	add	r0, r0, r0, lsl #2
   10028:	ldrb	r2, [r4, #6]
   1002c:	add	r3, r3, r0, lsl #1
   10030:	cmp	r2, #0
   10034:	moveq	r0, r3
   10038:	beq	ffb0 <fputs@plt+0x6e98>
   1003c:	sub	r2, r2, #48	; 0x30
   10040:	uxtb	r1, r2
   10044:	cmp	r1, #9
   10048:	bhi	ff90 <fputs@plt+0x6e78>
   1004c:	ldrb	r1, [r4, #7]
   10050:	cmp	r1, #0
   10054:	bne	ff90 <fputs@plt+0x6e78>
   10058:	mov	r0, #10
   1005c:	mla	r0, r0, r3, r2
   10060:	cmp	r0, #127	; 0x7f
   10064:	ble	ffb0 <fputs@plt+0x6e98>
   10068:	b	ff90 <fputs@plt+0x6e78>
   1006c:	strb	r0, [sp, #9]
   10070:	mov	r3, #92	; 0x5c
   10074:	strb	r0, [sp, #10]
   10078:	strb	r3, [sp, #8]
   1007c:	ldrb	r3, [r4, #1]
   10080:	cmp	r3, #0
   10084:	ldrbeq	r3, [r4]
   10088:	addeq	r4, sp, #8
   1008c:	mov	r0, r4
   10090:	strbeq	r3, [sp, #9]
   10094:	bl	140f8 <fputs@plt+0xafe0>
   10098:	subs	r4, r0, #0
   1009c:	beq	100c4 <fputs@plt+0x6fac>
   100a0:	mov	r1, #95	; 0x5f
   100a4:	bl	8f14 <strchr@plt>
   100a8:	cmp	r0, #0
   100ac:	bne	100c4 <fputs@plt+0x6fac>
   100b0:	mov	r0, r4
   100b4:	add	r1, sp, #4
   100b8:	mov	r2, #16
   100bc:	bl	8fbc <strtol@plt>
   100c0:	b	ffb0 <fputs@plt+0x6e98>
   100c4:	mvn	r0, #0
   100c8:	b	ffb0 <fputs@plt+0x6e98>
   100cc:	bl	9028 <__stack_chk_fail@plt>
   100d0:	ldr	r3, [pc, #108]	; 10144 <fputs@plt+0x702c>
   100d4:	push	{r4, r5, r6, lr}
   100d8:	mov	r4, r0
   100dc:	mov	r5, #0
   100e0:	mov	r0, r1
   100e4:	stm	r4, {r3, r5}
   100e8:	mov	r6, r1
   100ec:	str	r5, [r4, #8]
   100f0:	str	r5, [r4, #12]
   100f4:	str	r5, [r4, #16]
   100f8:	str	r5, [r4, #44]	; 0x2c
   100fc:	str	r5, [r4, #48]	; 0x30
   10100:	str	r5, [r4, #52]	; 0x34
   10104:	str	r5, [r4, #56]	; 0x38
   10108:	str	r5, [r4, #60]	; 0x3c
   1010c:	str	r5, [r4, #64]	; 0x40
   10110:	bl	8f8c <strlen@plt>
   10114:	add	r0, r0, #1
   10118:	bl	8ff8 <_Znaj@plt>
   1011c:	mov	r1, r6
   10120:	str	r0, [r4, #20]
   10124:	bl	8fc8 <strcpy@plt>
   10128:	mov	r2, #0
   1012c:	mov	r3, #0
   10130:	str	r5, [r4, #24]
   10134:	str	r5, [r4, #40]	; 0x28
   10138:	mov	r0, r4
   1013c:	strd	r2, [r4, #32]
   10140:	pop	{r4, r5, r6, pc}
   10144:	andeq	r6, r1, r8, lsr #18
   10148:	sub	r1, r1, #80	; 0x50
   1014c:	push	{r3, lr}
   10150:	mov	r3, r0
   10154:	cmp	r1, #32
   10158:	ldrls	pc, [pc, r1, lsl #2]
   1015c:	b	10214 <fputs@plt+0x70fc>
   10160:	strdeq	r0, [r1], -ip
   10164:	andeq	r0, r1, r4, lsl r2
   10168:	andeq	r0, r1, r4, lsl r2
   1016c:	andeq	r0, r1, r4, lsl r2
   10170:	andeq	r0, r1, r4, lsl r2
   10174:	andeq	r0, r1, r4, lsl r2
   10178:	andeq	r0, r1, r4, lsl r2
   1017c:	andeq	r0, r1, r4, lsl r2
   10180:	andeq	r0, r1, r4, lsl r2
   10184:	andeq	r0, r1, r4, lsl r2
   10188:	andeq	r0, r1, r4, lsl r2
   1018c:	andeq	r0, r1, r4, lsl r2
   10190:	andeq	r0, r1, r4, lsl r2
   10194:	andeq	r0, r1, r4, lsl r2
   10198:	andeq	r0, r1, r4, lsl r2
   1019c:	andeq	r0, r1, r4, lsl r2
   101a0:	andeq	r0, r1, r4, lsl r2
   101a4:	andeq	r0, r1, r4, lsl r2
   101a8:	andeq	r0, r1, r4, lsl r2
   101ac:	andeq	r0, r1, r4, lsl #4
   101b0:	andeq	r0, r1, r4, lsl r2
   101b4:	andeq	r0, r1, r4, lsl r2
   101b8:	andeq	r0, r1, r4, lsl r2
   101bc:	andeq	r0, r1, r4, lsl r2
   101c0:	andeq	r0, r1, r4, lsl r2
   101c4:	andeq	r0, r1, r4, ror #3
   101c8:	andeq	r0, r1, r4, lsl r2
   101cc:	andeq	r0, r1, r4, lsl r2
   101d0:	andeq	r0, r1, r4, lsl r2
   101d4:	andeq	r0, r1, r4, lsl r2
   101d8:	andeq	r0, r1, r4, lsl r2
   101dc:	andeq	r0, r1, r4, lsl r2
   101e0:	andeq	r0, r1, ip, lsl #4
   101e4:	vmov.f64	d7, #112	; 0x3f800000  1.0
   101e8:	vldr	d6, [r3]
   101ec:	mov	r0, #1
   101f0:	vdiv.f64	d7, d6, d7
   101f4:	vstr	d7, [r3]
   101f8:	pop	{r3, pc}
   101fc:	vmov.f64	d7, #24	; 0x40c00000  6.0
   10200:	b	101e8 <fputs@plt+0x70d0>
   10204:	vldr	d7, [pc, #36]	; 10230 <fputs@plt+0x7118>
   10208:	b	101e8 <fputs@plt+0x70d0>
   1020c:	vldr	d7, [pc, #36]	; 10238 <fputs@plt+0x7120>
   10210:	b	101e8 <fputs@plt+0x70d0>
   10214:	movw	r0, #289	; 0x121
   10218:	movw	r1, #27032	; 0x6998
   1021c:	movt	r1, #1
   10220:	bl	e438 <fputs@plt+0x5320>
   10224:	mov	r0, #0
   10228:	pop	{r3, pc}
   1022c:	nop	{0}
   10230:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
   10234:	andmi	r5, r4, fp, ror #3
   10238:	andeq	r0, r0, r0
   1023c:	subsmi	r0, r2, r0
   10240:	push	{r4, r5, r6, lr}
   10244:	mov	r6, r1
   10248:	ldr	r4, [r1]
   1024c:	mov	r5, r0
   10250:	cmp	r4, #0
   10254:	blt	102b0 <fputs@plt+0x7198>
   10258:	ldr	r3, [r5, #48]	; 0x30
   1025c:	cmp	r4, r3
   10260:	bge	1027c <fputs@plt+0x7164>
   10264:	ldr	r3, [r5, #44]	; 0x2c
   10268:	ldr	r3, [r3, r4, lsl #2]
   1026c:	cmp	r3, #0
   10270:	blt	1027c <fputs@plt+0x7164>
   10274:	mov	r0, #1
   10278:	pop	{r4, r5, r6, pc}
   1027c:	movw	r3, #23560	; 0x5c08
   10280:	movt	r3, #2
   10284:	ldr	r0, [r3]
   10288:	cmp	r0, #0
   1028c:	popeq	{r4, r5, r6, pc}
   10290:	mov	r0, r6
   10294:	bl	ff60 <fputs@plt+0x6e48>
   10298:	cmp	r0, #0
   1029c:	bge	10274 <fputs@plt+0x715c>
   102a0:	ldr	r0, [r6, #4]
   102a4:	mvn	r0, r0
   102a8:	lsr	r0, r0, #31
   102ac:	pop	{r4, r5, r6, pc}
   102b0:	movw	r1, #27032	; 0x6998
   102b4:	mov	r0, #308	; 0x134
   102b8:	movt	r1, #1
   102bc:	bl	e438 <fputs@plt+0x5320>
   102c0:	b	10258 <fputs@plt+0x7140>
   102c4:	ldr	r0, [r0, #16]
   102c8:	bx	lr
   102cc:	cmp	r2, #532676608	; 0x1fc00000
   102d0:	push	{r3, r4, r5, lr}
   102d4:	mov	r4, r0
   102d8:	str	r3, [r0]
   102dc:	mov	r5, r2
   102e0:	str	r1, [r0, #4]
   102e4:	lslls	r0, r2, #2
   102e8:	mvnhi	r0, #0
   102ec:	bl	8ff8 <_Znaj@plt>
   102f0:	cmp	r5, #0
   102f4:	str	r0, [r4, #8]
   102f8:	ble	10314 <fputs@plt+0x71fc>
   102fc:	add	r2, r0, r5, lsl #2
   10300:	mov	r3, r0
   10304:	mvn	r1, #0
   10308:	str	r1, [r3], #4
   1030c:	cmp	r3, r2
   10310:	bne	10308 <fputs@plt+0x71f0>
   10314:	mov	r0, r4
   10318:	pop	{r3, r4, r5, pc}
   1031c:	push	{r4, lr}
   10320:	mov	r4, r0
   10324:	ldr	r0, [r0, #8]
   10328:	cmp	r0, #0
   1032c:	beq	10334 <fputs@plt+0x721c>
   10330:	bl	9064 <_ZdaPv@plt>
   10334:	mov	r0, r4
   10338:	pop	{r4, pc}
   1033c:	push	{r4, r5, lr}
   10340:	mov	r5, r0
   10344:	ldr	r4, [r1]
   10348:	sub	sp, sp, #12
   1034c:	cmp	r4, #0
   10350:	blt	103d4 <fputs@plt+0x72bc>
   10354:	ldr	r3, [r5, #48]	; 0x30
   10358:	cmp	r4, r3
   1035c:	bge	10370 <fputs@plt+0x7258>
   10360:	ldr	r3, [r5, #44]	; 0x2c
   10364:	ldr	r3, [r3, r4, lsl #2]
   10368:	cmp	r3, #0
   1036c:	bge	10390 <fputs@plt+0x7278>
   10370:	movw	r3, #23560	; 0x5c08
   10374:	movt	r3, #2
   10378:	ldr	r3, [r3]
   1037c:	cmp	r3, #0
   10380:	movne	r0, #0
   10384:	beq	1040c <fputs@plt+0x72f4>
   10388:	add	sp, sp, #12
   1038c:	pop	{r4, r5, pc}
   10390:	add	r0, r3, r3, lsl #3
   10394:	ldr	r1, [r5, #52]	; 0x34
   10398:	ldr	r3, [r5, #40]	; 0x28
   1039c:	add	r1, r1, r0, lsl #2
   103a0:	cmp	r3, #0
   103a4:	ldr	r0, [r1, #12]
   103a8:	bne	103f0 <fputs@plt+0x72d8>
   103ac:	movw	r3, #23600	; 0x5c30
   103b0:	movt	r3, #2
   103b4:	ldr	r3, [r3]
   103b8:	cmp	r2, r3
   103bc:	beq	10388 <fputs@plt+0x7270>
   103c0:	mov	r1, r2
   103c4:	mov	r2, r3
   103c8:	add	sp, sp, #12
   103cc:	pop	{r4, r5, lr}
   103d0:	b	fac4 <fputs@plt+0x69ac>
   103d4:	movw	r1, #27032	; 0x6998
   103d8:	movw	r0, #402	; 0x192
   103dc:	movt	r1, #1
   103e0:	str	r2, [sp, #4]
   103e4:	bl	e438 <fputs@plt+0x5320>
   103e8:	ldr	r2, [sp, #4]
   103ec:	b	10354 <fputs@plt+0x723c>
   103f0:	movw	ip, #23600	; 0x5c30
   103f4:	movt	ip, #2
   103f8:	mov	r1, r2
   103fc:	ldr	r2, [ip]
   10400:	add	sp, sp, #12
   10404:	pop	{r4, r5, lr}
   10408:	b	fbd4 <fputs@plt+0x6abc>
   1040c:	bl	8e9c <abort@plt>
   10410:	push	{r4, lr}
   10414:	sub	sp, sp, #8
   10418:	mov	r4, r0
   1041c:	str	r3, [sp, #4]
   10420:	bl	1033c <fputs@plt+0x7224>
   10424:	ldr	r3, [sp, #4]
   10428:	vldr	d4, [r4, #32]
   1042c:	vldr	d7, [pc, #68]	; 10478 <fputs@plt+0x7360>
   10430:	vmov	s11, r3
   10434:	vcvt.f64.s32	d0, s11
   10438:	vldr	d5, [pc, #64]	; 10480 <fputs@plt+0x7368>
   1043c:	vadd.f64	d0, d0, d4
   10440:	vmul.f64	d0, d0, d5
   10444:	str	r0, [sp, #4]
   10448:	vdiv.f64	d0, d0, d7
   1044c:	bl	9094 <tan@plt>
   10450:	ldr	r0, [sp, #4]
   10454:	vmov	s11, r0
   10458:	vmov.f64	d7, #96	; 0x3f000000  0.5
   1045c:	vcvt.f64.s32	d6, s11
   10460:	vmla.f64	d7, d6, d0
   10464:	vcvt.s32.f64	s13, d7
   10468:	vmov	r0, s13
   1046c:	add	sp, sp, #8
   10470:	pop	{r4, pc}
   10474:	nop	{0}
   10478:	andeq	r0, r0, r0
   1047c:	rsbmi	r8, r6, r0
   10480:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   10484:	strdmi	r2, [r9], -fp
   10488:	push	{r4, r5, lr}
   1048c:	mov	r5, r0
   10490:	ldr	r4, [r1]
   10494:	sub	sp, sp, #12
   10498:	cmp	r4, #0
   1049c:	blt	10520 <fputs@plt+0x7408>
   104a0:	ldr	r3, [r5, #48]	; 0x30
   104a4:	cmp	r4, r3
   104a8:	bge	104bc <fputs@plt+0x73a4>
   104ac:	ldr	r3, [r5, #44]	; 0x2c
   104b0:	ldr	r3, [r3, r4, lsl #2]
   104b4:	cmp	r3, #0
   104b8:	bge	104dc <fputs@plt+0x73c4>
   104bc:	movw	r3, #23560	; 0x5c08
   104c0:	movt	r3, #2
   104c4:	ldr	r3, [r3]
   104c8:	cmp	r3, #0
   104cc:	movne	r0, #0
   104d0:	beq	10558 <fputs@plt+0x7440>
   104d4:	add	sp, sp, #12
   104d8:	pop	{r4, r5, pc}
   104dc:	add	r0, r3, r3, lsl #3
   104e0:	ldr	r1, [r5, #52]	; 0x34
   104e4:	ldr	r3, [r5, #40]	; 0x28
   104e8:	add	r1, r1, r0, lsl #2
   104ec:	cmp	r3, #0
   104f0:	ldr	r0, [r1, #16]
   104f4:	bne	1053c <fputs@plt+0x7424>
   104f8:	movw	r3, #23600	; 0x5c30
   104fc:	movt	r3, #2
   10500:	ldr	r3, [r3]
   10504:	cmp	r2, r3
   10508:	beq	104d4 <fputs@plt+0x73bc>
   1050c:	mov	r1, r2
   10510:	mov	r2, r3
   10514:	add	sp, sp, #12
   10518:	pop	{r4, r5, lr}
   1051c:	b	fac4 <fputs@plt+0x69ac>
   10520:	movw	r1, #27032	; 0x6998
   10524:	movw	r0, #417	; 0x1a1
   10528:	movt	r1, #1
   1052c:	str	r2, [sp, #4]
   10530:	bl	e438 <fputs@plt+0x5320>
   10534:	ldr	r2, [sp, #4]
   10538:	b	104a0 <fputs@plt+0x7388>
   1053c:	movw	ip, #23600	; 0x5c30
   10540:	movt	ip, #2
   10544:	mov	r1, r2
   10548:	ldr	r2, [ip]
   1054c:	add	sp, sp, #12
   10550:	pop	{r4, r5, lr}
   10554:	b	fbd4 <fputs@plt+0x6abc>
   10558:	bl	8e9c <abort@plt>
   1055c:	push	{r4, r5, lr}
   10560:	mov	r5, r0
   10564:	ldr	r4, [r1]
   10568:	sub	sp, sp, #12
   1056c:	cmp	r4, #0
   10570:	blt	105f4 <fputs@plt+0x74dc>
   10574:	ldr	r3, [r5, #48]	; 0x30
   10578:	cmp	r4, r3
   1057c:	bge	10590 <fputs@plt+0x7478>
   10580:	ldr	r3, [r5, #44]	; 0x2c
   10584:	ldr	r3, [r3, r4, lsl #2]
   10588:	cmp	r3, #0
   1058c:	bge	105b0 <fputs@plt+0x7498>
   10590:	movw	r3, #23560	; 0x5c08
   10594:	movt	r3, #2
   10598:	ldr	r3, [r3]
   1059c:	cmp	r3, #0
   105a0:	movne	r0, #0
   105a4:	beq	1062c <fputs@plt+0x7514>
   105a8:	add	sp, sp, #12
   105ac:	pop	{r4, r5, pc}
   105b0:	add	r0, r3, r3, lsl #3
   105b4:	ldr	r1, [r5, #52]	; 0x34
   105b8:	ldr	r3, [r5, #40]	; 0x28
   105bc:	add	r1, r1, r0, lsl #2
   105c0:	cmp	r3, #0
   105c4:	ldr	r0, [r1, #24]
   105c8:	bne	10610 <fputs@plt+0x74f8>
   105cc:	movw	r3, #23600	; 0x5c30
   105d0:	movt	r3, #2
   105d4:	ldr	r3, [r3]
   105d8:	cmp	r2, r3
   105dc:	beq	105a8 <fputs@plt+0x7490>
   105e0:	mov	r1, r2
   105e4:	mov	r2, r3
   105e8:	add	sp, sp, #12
   105ec:	pop	{r4, r5, lr}
   105f0:	b	fac4 <fputs@plt+0x69ac>
   105f4:	movw	r1, #27032	; 0x6998
   105f8:	mov	r0, #432	; 0x1b0
   105fc:	movt	r1, #1
   10600:	str	r2, [sp, #4]
   10604:	bl	e438 <fputs@plt+0x5320>
   10608:	ldr	r2, [sp, #4]
   1060c:	b	10574 <fputs@plt+0x745c>
   10610:	movw	ip, #23600	; 0x5c30
   10614:	movt	ip, #2
   10618:	mov	r1, r2
   1061c:	ldr	r2, [ip]
   10620:	add	sp, sp, #12
   10624:	pop	{r4, r5, lr}
   10628:	b	fbd4 <fputs@plt+0x6abc>
   1062c:	bl	8e9c <abort@plt>
   10630:	push	{r4, r5, lr}
   10634:	mov	r5, r0
   10638:	ldr	r4, [r1]
   1063c:	sub	sp, sp, #12
   10640:	cmp	r4, #0
   10644:	blt	106c8 <fputs@plt+0x75b0>
   10648:	ldr	r3, [r5, #48]	; 0x30
   1064c:	cmp	r4, r3
   10650:	bge	10664 <fputs@plt+0x754c>
   10654:	ldr	r3, [r5, #44]	; 0x2c
   10658:	ldr	r3, [r3, r4, lsl #2]
   1065c:	cmp	r3, #0
   10660:	bge	10684 <fputs@plt+0x756c>
   10664:	movw	r3, #23560	; 0x5c08
   10668:	movt	r3, #2
   1066c:	ldr	r3, [r3]
   10670:	cmp	r3, #0
   10674:	movne	r0, #0
   10678:	beq	10700 <fputs@plt+0x75e8>
   1067c:	add	sp, sp, #12
   10680:	pop	{r4, r5, pc}
   10684:	add	r0, r3, r3, lsl #3
   10688:	ldr	r1, [r5, #52]	; 0x34
   1068c:	ldr	r3, [r5, #40]	; 0x28
   10690:	add	r1, r1, r0, lsl #2
   10694:	cmp	r3, #0
   10698:	ldr	r0, [r1, #20]
   1069c:	bne	106e4 <fputs@plt+0x75cc>
   106a0:	movw	r3, #23600	; 0x5c30
   106a4:	movt	r3, #2
   106a8:	ldr	r3, [r3]
   106ac:	cmp	r2, r3
   106b0:	beq	1067c <fputs@plt+0x7564>
   106b4:	mov	r1, r2
   106b8:	mov	r2, r3
   106bc:	add	sp, sp, #12
   106c0:	pop	{r4, r5, lr}
   106c4:	b	fac4 <fputs@plt+0x69ac>
   106c8:	movw	r1, #27032	; 0x6998
   106cc:	movw	r0, #447	; 0x1bf
   106d0:	movt	r1, #1
   106d4:	str	r2, [sp, #4]
   106d8:	bl	e438 <fputs@plt+0x5320>
   106dc:	ldr	r2, [sp, #4]
   106e0:	b	10648 <fputs@plt+0x7530>
   106e4:	movw	ip, #23600	; 0x5c30
   106e8:	movt	ip, #2
   106ec:	mov	r1, r2
   106f0:	ldr	r2, [ip]
   106f4:	add	sp, sp, #12
   106f8:	pop	{r4, r5, lr}
   106fc:	b	fbd4 <fputs@plt+0x6abc>
   10700:	bl	8e9c <abort@plt>
   10704:	push	{r4, r5, lr}
   10708:	mov	r5, r0
   1070c:	ldr	r4, [r1]
   10710:	sub	sp, sp, #12
   10714:	cmp	r4, #0
   10718:	blt	1079c <fputs@plt+0x7684>
   1071c:	ldr	r3, [r5, #48]	; 0x30
   10720:	cmp	r4, r3
   10724:	bge	10738 <fputs@plt+0x7620>
   10728:	ldr	r3, [r5, #44]	; 0x2c
   1072c:	ldr	r3, [r3, r4, lsl #2]
   10730:	cmp	r3, #0
   10734:	bge	10758 <fputs@plt+0x7640>
   10738:	movw	r3, #23560	; 0x5c08
   1073c:	movt	r3, #2
   10740:	ldr	r3, [r3]
   10744:	cmp	r3, #0
   10748:	movne	r0, #0
   1074c:	beq	107d4 <fputs@plt+0x76bc>
   10750:	add	sp, sp, #12
   10754:	pop	{r4, r5, pc}
   10758:	add	r0, r3, r3, lsl #3
   1075c:	ldr	r1, [r5, #52]	; 0x34
   10760:	ldr	r3, [r5, #40]	; 0x28
   10764:	add	r1, r1, r0, lsl #2
   10768:	cmp	r3, #0
   1076c:	ldr	r0, [r1, #28]
   10770:	bne	107b8 <fputs@plt+0x76a0>
   10774:	movw	r3, #23600	; 0x5c30
   10778:	movt	r3, #2
   1077c:	ldr	r3, [r3]
   10780:	cmp	r2, r3
   10784:	beq	10750 <fputs@plt+0x7638>
   10788:	mov	r1, r2
   1078c:	mov	r2, r3
   10790:	add	sp, sp, #12
   10794:	pop	{r4, r5, lr}
   10798:	b	fac4 <fputs@plt+0x69ac>
   1079c:	movw	r1, #27032	; 0x6998
   107a0:	movw	r0, #462	; 0x1ce
   107a4:	movt	r1, #1
   107a8:	str	r2, [sp, #4]
   107ac:	bl	e438 <fputs@plt+0x5320>
   107b0:	ldr	r2, [sp, #4]
   107b4:	b	1071c <fputs@plt+0x7604>
   107b8:	movw	ip, #23600	; 0x5c30
   107bc:	movt	ip, #2
   107c0:	mov	r1, r2
   107c4:	ldr	r2, [ip]
   107c8:	add	sp, sp, #12
   107cc:	pop	{r4, r5, lr}
   107d0:	b	fbd4 <fputs@plt+0x6abc>
   107d4:	bl	8e9c <abort@plt>
   107d8:	push	{r3, r4, r5, lr}
   107dc:	subs	r4, r1, #0
   107e0:	mov	r5, r0
   107e4:	blt	107fc <fputs@plt+0x76e4>
   107e8:	cmp	r4, #1000	; 0x3e8
   107ec:	moveq	r3, #0
   107f0:	streq	r3, [r0, #40]	; 0x28
   107f4:	strne	r4, [r5, #40]	; 0x28
   107f8:	pop	{r3, r4, r5, pc}
   107fc:	movw	r1, #27032	; 0x6998
   10800:	mov	r0, #476	; 0x1dc
   10804:	movt	r1, #1
   10808:	bl	e438 <fputs@plt+0x5320>
   1080c:	str	r4, [r5, #40]	; 0x28
   10810:	pop	{r3, r4, r5, pc}
   10814:	ldr	r0, [r0, #40]	; 0x28
   10818:	bx	lr
   1081c:	ldr	r3, [r0, #40]	; 0x28
   10820:	ldr	r0, [r0, #12]
   10824:	cmp	r3, #0
   10828:	bne	10844 <fputs@plt+0x772c>
   1082c:	movw	r3, #23600	; 0x5c30
   10830:	movt	r3, #2
   10834:	ldr	r2, [r3]
   10838:	cmp	r1, r2
   1083c:	bxeq	lr
   10840:	b	fac4 <fputs@plt+0x69ac>
   10844:	movw	r2, #23600	; 0x5c30
   10848:	movt	r2, #2
   1084c:	ldr	r2, [r2]
   10850:	b	fbd4 <fputs@plt+0x6abc>
   10854:	push	{r4}		; (str r4, [sp, #-4]!)
   10858:	ldr	r4, [sp, #4]
   1085c:	stm	r0, {r1, r2, r3, r4}
   10860:	pop	{r4}		; (ldr r4, [sp], #4)
   10864:	bx	lr
   10868:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1086c:	mov	r4, r0
   10870:	ldr	r5, [r0, #8]
   10874:	mov	r8, r1
   10878:	mov	r9, r2
   1087c:	mov	r7, r3
   10880:	cmp	r5, #0
   10884:	beq	108e0 <fputs@plt+0x77c8>
   10888:	ldr	lr, [r8]
   1088c:	movw	r3, #20065	; 0x4e61
   10890:	ldr	r2, [r9]
   10894:	movt	r3, #33354	; 0x824a
   10898:	mov	r0, #16
   1089c:	add	lr, r2, lr, lsl #10
   108a0:	smull	r2, r3, r3, lr
   108a4:	asr	r2, lr, #31
   108a8:	add	r3, r3, lr
   108ac:	rsb	r3, r2, r3, asr #8
   108b0:	rsb	r4, r3, r3, lsl #6
   108b4:	rsb	r3, r3, r4, lsl #3
   108b8:	rsb	lr, r3, lr
   108bc:	eor	r4, lr, lr, asr #31
   108c0:	sub	r4, r4, lr, asr #31
   108c4:	bl	14da0 <_Znwj@@Base>
   108c8:	ldr	r3, [r5, r4, lsl #2]
   108cc:	stm	r0, {r8, r9}
   108d0:	str	r3, [r0, #12]
   108d4:	str	r7, [r0, #8]
   108d8:	str	r0, [r5, r4, lsl #2]
   108dc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   108e0:	movw	r0, #2012	; 0x7dc
   108e4:	mov	r6, r5
   108e8:	bl	8ff8 <_Znaj@plt>
   108ec:	mov	ip, r5
   108f0:	movw	r5, #2012	; 0x7dc
   108f4:	mov	lr, r0
   108f8:	str	r0, [r4, #8]
   108fc:	b	10904 <fputs@plt+0x77ec>
   10900:	ldr	lr, [r4, #8]
   10904:	str	r6, [lr, ip]
   10908:	add	ip, ip, #4
   1090c:	cmp	ip, r5
   10910:	bne	10900 <fputs@plt+0x77e8>
   10914:	ldr	r5, [r4, #8]
   10918:	b	10888 <fputs@plt+0x7770>
   1091c:	ldr	ip, [r0, #8]
   10920:	push	{r4, r5, r6}
   10924:	cmp	ip, #0
   10928:	beq	109c8 <fputs@plt+0x78b0>
   1092c:	ldr	r6, [r1]
   10930:	movw	r5, #20065	; 0x4e61
   10934:	ldr	r4, [r2]
   10938:	movt	r5, #33354	; 0x824a
   1093c:	add	r4, r4, r6, lsl #10
   10940:	smull	r6, r5, r5, r4
   10944:	asr	r6, r4, #31
   10948:	add	r5, r5, r4
   1094c:	rsb	r5, r6, r5, asr #8
   10950:	rsb	r6, r5, r5, lsl #6
   10954:	rsb	r5, r5, r6, lsl #3
   10958:	rsb	r4, r5, r4
   1095c:	cmp	r4, #0
   10960:	rsblt	r4, r4, #0
   10964:	ldr	ip, [ip, r4, lsl #2]
   10968:	cmp	ip, #0
   1096c:	bne	10980 <fputs@plt+0x7868>
   10970:	b	109c8 <fputs@plt+0x78b0>
   10974:	ldr	ip, [ip, #12]
   10978:	cmp	ip, #0
   1097c:	beq	109c8 <fputs@plt+0x78b0>
   10980:	ldr	r4, [ip]
   10984:	cmp	r4, r1
   10988:	bne	10974 <fputs@plt+0x785c>
   1098c:	ldr	r4, [ip, #4]
   10990:	cmp	r4, r2
   10994:	bne	10974 <fputs@plt+0x785c>
   10998:	ldr	r2, [r0, #40]	; 0x28
   1099c:	ldr	r0, [ip, #8]
   109a0:	cmp	r2, #0
   109a4:	bne	109d4 <fputs@plt+0x78bc>
   109a8:	movw	r2, #23600	; 0x5c30
   109ac:	movt	r2, #2
   109b0:	ldr	r2, [r2]
   109b4:	cmp	r3, r2
   109b8:	beq	109cc <fputs@plt+0x78b4>
   109bc:	mov	r1, r3
   109c0:	pop	{r4, r5, r6}
   109c4:	b	fac4 <fputs@plt+0x69ac>
   109c8:	mov	r0, ip
   109cc:	pop	{r4, r5, r6}
   109d0:	bx	lr
   109d4:	movw	ip, #23600	; 0x5c30
   109d8:	movt	ip, #2
   109dc:	mov	r1, r3
   109e0:	mov	r3, r2
   109e4:	pop	{r4, r5, r6}
   109e8:	ldr	r2, [ip]
   109ec:	b	fbd4 <fputs@plt+0x6abc>
   109f0:	ldr	r0, [r0, #4]
   109f4:	and	r0, r1, r0
   109f8:	bx	lr
   109fc:	push	{r3, r4, r5, lr}
   10a00:	mov	r5, r0
   10a04:	ldr	r4, [r1]
   10a08:	cmp	r4, #0
   10a0c:	blt	10a58 <fputs@plt+0x7940>
   10a10:	ldr	r3, [r5, #48]	; 0x30
   10a14:	cmp	r4, r3
   10a18:	bge	10a3c <fputs@plt+0x7924>
   10a1c:	ldr	r3, [r5, #44]	; 0x2c
   10a20:	ldr	r3, [r3, r4, lsl #2]
   10a24:	cmp	r3, #0
   10a28:	blt	10a3c <fputs@plt+0x7924>
   10a2c:	ldr	r2, [r5, #52]	; 0x34
   10a30:	add	r3, r3, r3, lsl #3
   10a34:	ldrb	r0, [r2, r3, lsl #2]
   10a38:	pop	{r3, r4, r5, pc}
   10a3c:	movw	r3, #23560	; 0x5c08
   10a40:	movt	r3, #2
   10a44:	ldr	r3, [r3]
   10a48:	cmp	r3, #0
   10a4c:	beq	10a6c <fputs@plt+0x7954>
   10a50:	mov	r0, #0
   10a54:	pop	{r3, r4, r5, pc}
   10a58:	movw	r1, #27032	; 0x6998
   10a5c:	movw	r0, #535	; 0x217
   10a60:	movt	r1, #1
   10a64:	bl	e438 <fputs@plt+0x5320>
   10a68:	b	10a10 <fputs@plt+0x78f8>
   10a6c:	bl	8e9c <abort@plt>
   10a70:	push	{r4, r5, r6, lr}
   10a74:	mov	r5, r1
   10a78:	ldr	r4, [r1]
   10a7c:	mov	r6, r0
   10a80:	cmp	r4, #0
   10a84:	blt	10aec <fputs@plt+0x79d4>
   10a88:	ldr	r3, [r6, #48]	; 0x30
   10a8c:	cmp	r4, r3
   10a90:	bge	10ab8 <fputs@plt+0x79a0>
   10a94:	ldr	r3, [r6, #44]	; 0x2c
   10a98:	ldr	r3, [r3, r4, lsl #2]
   10a9c:	cmp	r3, #0
   10aa0:	blt	10ab8 <fputs@plt+0x79a0>
   10aa4:	ldr	r2, [r6, #52]	; 0x34
   10aa8:	add	r3, r3, r3, lsl #3
   10aac:	add	r3, r2, r3, lsl #2
   10ab0:	ldr	r0, [r3, #4]
   10ab4:	pop	{r4, r5, r6, pc}
   10ab8:	movw	r3, #23560	; 0x5c08
   10abc:	movt	r3, #2
   10ac0:	ldr	r3, [r3]
   10ac4:	cmp	r3, #0
   10ac8:	beq	10b00 <fputs@plt+0x79e8>
   10acc:	mov	r0, r5
   10ad0:	bl	ff60 <fputs@plt+0x6e48>
   10ad4:	cmp	r0, #0
   10ad8:	popge	{r4, r5, r6, pc}
   10adc:	ldr	r0, [r5, #4]
   10ae0:	cmp	r0, #0
   10ae4:	blt	10b00 <fputs@plt+0x79e8>
   10ae8:	pop	{r4, r5, r6, pc}
   10aec:	movw	r1, #27032	; 0x6998
   10af0:	movw	r0, #550	; 0x226
   10af4:	movt	r1, #1
   10af8:	bl	e438 <fputs@plt+0x5320>
   10afc:	b	10a88 <fputs@plt+0x7970>
   10b00:	bl	8e9c <abort@plt>
   10b04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10b08:	mov	r8, r1
   10b0c:	ldr	r5, [r1]
   10b10:	mov	r4, r0
   10b14:	mov	r7, r2
   10b18:	cmp	r5, #0
   10b1c:	blt	10d0c <fputs@plt+0x7bf4>
   10b20:	ldr	r6, [r4, #40]	; 0x28
   10b24:	cmp	r6, #0
   10b28:	moveq	r6, r7
   10b2c:	beq	10b64 <fputs@plt+0x7a4c>
   10b30:	movw	r0, #65035	; 0xfe0b
   10b34:	mov	r1, r6
   10b38:	movt	r0, #32767	; 0x7fff
   10b3c:	bl	907c <__aeabi_idiv@plt>
   10b40:	cmp	r7, r0
   10b44:	bgt	10cc8 <fputs@plt+0x7bb0>
   10b48:	mul	r6, r7, r6
   10b4c:	movw	r2, #19923	; 0x4dd3
   10b50:	movt	r2, #4194	; 0x1062
   10b54:	add	r3, r6, #500	; 0x1f4
   10b58:	smull	r1, r6, r2, r3
   10b5c:	asr	r3, r3, #31
   10b60:	rsb	r6, r3, r6, asr #6
   10b64:	ldr	r3, [r4, #48]	; 0x30
   10b68:	cmp	r5, r3
   10b6c:	bge	10c4c <fputs@plt+0x7b34>
   10b70:	ldr	r3, [r4, #44]	; 0x2c
   10b74:	ldr	r9, [r3, r5, lsl #2]
   10b78:	cmp	r9, #0
   10b7c:	blt	10c4c <fputs@plt+0x7b34>
   10b80:	movw	r8, #23600	; 0x5c30
   10b84:	movt	r8, #2
   10b88:	ldr	r3, [r8]
   10b8c:	cmp	r6, r3
   10b90:	beq	10cf8 <fputs@plt+0x7be0>
   10b94:	movw	r3, #23568	; 0x5c10
   10b98:	movt	r3, #2
   10b9c:	ldr	r3, [r3]
   10ba0:	cmp	r3, #0
   10ba4:	bne	10cf8 <fputs@plt+0x7be0>
   10ba8:	ldr	r5, [r4, #64]	; 0x40
   10bac:	cmp	r5, #0
   10bb0:	beq	10d48 <fputs@plt+0x7c30>
   10bb4:	ldr	r3, [r5, #4]
   10bb8:	cmp	r3, r6
   10bbc:	bne	10bd4 <fputs@plt+0x7abc>
   10bc0:	b	10c04 <fputs@plt+0x7aec>
   10bc4:	ldr	r3, [ip, #4]
   10bc8:	cmp	r3, r6
   10bcc:	beq	10d20 <fputs@plt+0x7c08>
   10bd0:	mov	r5, ip
   10bd4:	ldr	ip, [r5]
   10bd8:	cmp	ip, #0
   10bdc:	bne	10bc4 <fputs@plt+0x7aac>
   10be0:	mov	r0, #12
   10be4:	bl	14da0 <_Znwj@@Base>
   10be8:	mov	r1, r6
   10bec:	ldr	r2, [r4, #60]	; 0x3c
   10bf0:	ldr	r3, [r4, #64]	; 0x40
   10bf4:	mov	sl, r0
   10bf8:	bl	102cc <fputs@plt+0x71b4>
   10bfc:	mov	r5, sl
   10c00:	str	sl, [r4, #64]	; 0x40
   10c04:	ldr	r5, [r5, #8]
   10c08:	ldr	r0, [r5, r9, lsl #2]
   10c0c:	cmp	r0, #0
   10c10:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   10c14:	ldr	r1, [r4, #52]	; 0x34
   10c18:	add	r2, r9, r9, lsl #3
   10c1c:	ldr	r3, [r4, #40]	; 0x28
   10c20:	add	r2, r1, r2, lsl #2
   10c24:	cmp	r3, #0
   10c28:	ldr	r0, [r2, #8]
   10c2c:	bne	10d70 <fputs@plt+0x7c58>
   10c30:	ldr	r2, [r8]
   10c34:	cmp	r7, r2
   10c38:	beq	10c44 <fputs@plt+0x7b2c>
   10c3c:	mov	r1, r7
   10c40:	bl	fac4 <fputs@plt+0x69ac>
   10c44:	str	r0, [r5, r9, lsl #2]
   10c48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10c4c:	movw	r3, #23560	; 0x5c08
   10c50:	movt	r3, #2
   10c54:	ldr	r3, [r3]
   10c58:	cmp	r3, #0
   10c5c:	beq	10d80 <fputs@plt+0x7c68>
   10c60:	mov	r1, r8
   10c64:	mov	r0, r4
   10c68:	bl	10a70 <fputs@plt+0x7958>
   10c6c:	bl	90ac <wcwidth@plt>
   10c70:	movw	r3, #23600	; 0x5c30
   10c74:	movt	r3, #2
   10c78:	ldr	r2, [r3]
   10c7c:	cmp	r0, #1
   10c80:	addgt	r0, r0, r0, lsl #1
   10c84:	movle	r0, #24
   10c88:	lslgt	r0, r0, #3
   10c8c:	cmp	r6, r2
   10c90:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   10c94:	movw	r3, #23568	; 0x5c10
   10c98:	movt	r3, #2
   10c9c:	ldr	r3, [r3]
   10ca0:	cmp	r3, #0
   10ca4:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   10ca8:	ldr	r3, [r4, #40]	; 0x28
   10cac:	cmp	r3, #0
   10cb0:	bne	10d3c <fputs@plt+0x7c24>
   10cb4:	cmp	r7, r2
   10cb8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   10cbc:	mov	r1, r7
   10cc0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   10cc4:	b	fac4 <fputs@plt+0x69ac>
   10cc8:	vmov	s9, r6
   10ccc:	vldr	d6, [pc, #196]	; 10d98 <fputs@plt+0x7c80>
   10cd0:	vcvt.f64.s32	d7, s9
   10cd4:	vmov	s9, r7
   10cd8:	vcvt.f64.s32	d5, s9
   10cdc:	vmul.f64	d7, d5, d7
   10ce0:	vdiv.f64	d7, d7, d6
   10ce4:	vmov.f64	d6, #96	; 0x3f000000  0.5
   10ce8:	vadd.f64	d7, d7, d6
   10cec:	vcvt.s32.f64	s11, d7
   10cf0:	vmov	r6, s11
   10cf4:	b	10b64 <fputs@plt+0x7a4c>
   10cf8:	ldr	r3, [r4, #52]	; 0x34
   10cfc:	add	r9, r9, r9, lsl #3
   10d00:	add	r9, r3, r9, lsl #2
   10d04:	ldr	r0, [r9, #8]
   10d08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10d0c:	movw	r1, #27032	; 0x6998
   10d10:	movw	r0, #346	; 0x15a
   10d14:	movt	r1, #1
   10d18:	bl	e438 <fputs@plt+0x5320>
   10d1c:	b	10b20 <fputs@plt+0x7a08>
   10d20:	ldr	r3, [ip]
   10d24:	str	r3, [r5]
   10d28:	mov	r5, ip
   10d2c:	ldr	r3, [r4, #64]	; 0x40
   10d30:	str	r3, [ip]
   10d34:	str	ip, [r4, #64]	; 0x40
   10d38:	b	10c04 <fputs@plt+0x7aec>
   10d3c:	mov	r1, r7
   10d40:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   10d44:	b	fbd4 <fputs@plt+0x6abc>
   10d48:	mov	r0, #12
   10d4c:	bl	14da0 <_Znwj@@Base>
   10d50:	mov	r1, r6
   10d54:	mov	r3, r5
   10d58:	ldr	r2, [r4, #60]	; 0x3c
   10d5c:	mov	sl, r0
   10d60:	bl	102cc <fputs@plt+0x71b4>
   10d64:	str	sl, [r4, #64]	; 0x40
   10d68:	mov	r5, sl
   10d6c:	b	10c04 <fputs@plt+0x7aec>
   10d70:	mov	r1, r7
   10d74:	ldr	r2, [r8]
   10d78:	bl	fbd4 <fputs@plt+0x6abc>
   10d7c:	b	10c44 <fputs@plt+0x7b2c>
   10d80:	bl	8e9c <abort@plt>
   10d84:	mov	r0, sl
   10d88:	bl	14df0 <_ZdlPv@@Base>
   10d8c:	bl	8f44 <__cxa_end_cleanup@plt>
   10d90:	b	10d84 <fputs@plt+0x7c6c>
   10d94:	nop	{0}
   10d98:	andeq	r0, r0, r0
   10d9c:	addmi	r4, pc, r0
   10da0:	ldr	r0, [r0, #20]
   10da4:	bx	lr
   10da8:	ldr	r0, [r0, #24]
   10dac:	bx	lr
   10db0:	push	{r3, r4, r5, lr}
   10db4:	mov	r5, r0
   10db8:	ldr	r4, [r1]
   10dbc:	cmp	r4, #0
   10dc0:	blt	10e10 <fputs@plt+0x7cf8>
   10dc4:	ldr	r3, [r5, #48]	; 0x30
   10dc8:	cmp	r4, r3
   10dcc:	bge	10df4 <fputs@plt+0x7cdc>
   10dd0:	ldr	r3, [r5, #44]	; 0x2c
   10dd4:	ldr	r3, [r3, r4, lsl #2]
   10dd8:	cmp	r3, #0
   10ddc:	blt	10df4 <fputs@plt+0x7cdc>
   10de0:	ldr	r2, [r5, #52]	; 0x34
   10de4:	add	r3, r3, r3, lsl #3
   10de8:	add	r3, r2, r3, lsl #2
   10dec:	ldr	r0, [r3, #32]
   10df0:	pop	{r3, r4, r5, pc}
   10df4:	movw	r3, #23560	; 0x5c08
   10df8:	movt	r3, #2
   10dfc:	ldr	r3, [r3]
   10e00:	cmp	r3, #0
   10e04:	beq	10e24 <fputs@plt+0x7d0c>
   10e08:	mov	r0, #0
   10e0c:	pop	{r3, r4, r5, pc}
   10e10:	movw	r1, #27032	; 0x6998
   10e14:	movw	r0, #583	; 0x247
   10e18:	movt	r1, #1
   10e1c:	bl	e438 <fputs@plt+0x5320>
   10e20:	b	10dc4 <fputs@plt+0x7cac>
   10e24:	bl	8e9c <abort@plt>
   10e28:	movw	r3, #23556	; 0x5c04
   10e2c:	movt	r3, #2
   10e30:	ldr	r0, [r3]
   10e34:	bx	lr
   10e38:	push	{r3, r4, r5, r6, r7, lr}
   10e3c:	mov	r5, r0
   10e40:	ldr	r4, [r0, #48]	; 0x30
   10e44:	cmp	r4, #0
   10e48:	bne	10e98 <fputs@plt+0x7d80>
   10e4c:	cmp	r1, #127	; 0x7f
   10e50:	bgt	10f14 <fputs@plt+0x7dfc>
   10e54:	mov	r0, #512	; 0x200
   10e58:	mov	r3, #128	; 0x80
   10e5c:	str	r3, [r5, #48]	; 0x30
   10e60:	bl	8ff8 <_Znaj@plt>
   10e64:	ldr	r3, [r5, #48]	; 0x30
   10e68:	cmp	r3, #0
   10e6c:	str	r0, [r5, #44]	; 0x2c
   10e70:	pople	{r3, r4, r5, r6, r7, pc}
   10e74:	sub	r0, r0, #4
   10e78:	mov	r3, #0
   10e7c:	mvn	r1, #0
   10e80:	str	r1, [r0, #4]!
   10e84:	add	r3, r3, #1
   10e88:	ldr	r2, [r5, #48]	; 0x30
   10e8c:	cmp	r2, r3
   10e90:	bgt	10e80 <fputs@plt+0x7d68>
   10e94:	pop	{r3, r4, r5, r6, r7, pc}
   10e98:	lsl	r3, r4, #1
   10e9c:	ldr	r6, [r0, #44]	; 0x2c
   10ea0:	cmp	r1, r3
   10ea4:	lsl	r7, r4, #2
   10ea8:	addge	r3, r1, #10
   10eac:	str	r3, [r0, #48]	; 0x30
   10eb0:	cmp	r3, #532676608	; 0x1fc00000
   10eb4:	lslls	r0, r3, #2
   10eb8:	mvnhi	r0, #0
   10ebc:	bl	8ff8 <_Znaj@plt>
   10ec0:	mov	r1, r6
   10ec4:	mov	r2, r7
   10ec8:	str	r0, [r5, #44]	; 0x2c
   10ecc:	bl	8fa4 <memcpy@plt>
   10ed0:	ldr	r3, [r5, #48]	; 0x30
   10ed4:	cmp	r4, r3
   10ed8:	bge	10f00 <fputs@plt+0x7de8>
   10edc:	ldr	r3, [r5, #44]	; 0x2c
   10ee0:	sub	r7, r7, #4
   10ee4:	mvn	ip, #0
   10ee8:	add	r3, r3, r7
   10eec:	str	ip, [r3, #4]!
   10ef0:	add	r4, r4, #1
   10ef4:	ldr	r2, [r5, #48]	; 0x30
   10ef8:	cmp	r2, r4
   10efc:	bgt	10eec <fputs@plt+0x7dd4>
   10f00:	cmp	r6, #0
   10f04:	popeq	{r3, r4, r5, r6, r7, pc}
   10f08:	mov	r0, r6
   10f0c:	pop	{r3, r4, r5, r6, r7, lr}
   10f10:	b	9064 <_ZdaPv@plt>
   10f14:	add	r1, r1, #10
   10f18:	str	r1, [r0, #48]	; 0x30
   10f1c:	cmp	r1, #532676608	; 0x1fc00000
   10f20:	lslls	r0, r1, #2
   10f24:	mvnhi	r0, #0
   10f28:	b	10e60 <fputs@plt+0x7d48>
   10f2c:	push	{r4, r5, r6, lr}
   10f30:	mov	r4, r0
   10f34:	ldr	r6, [r0, #52]	; 0x34
   10f38:	cmp	r6, #0
   10f3c:	beq	10f80 <fputs@plt+0x7e68>
   10f40:	ldr	r5, [r0, #60]	; 0x3c
   10f44:	lsl	r0, r5, #1
   10f48:	str	r0, [r4, #60]	; 0x3c
   10f4c:	cmp	r0, #59244544	; 0x3880000
   10f50:	addls	r0, r0, r5, lsl #4
   10f54:	mvnhi	r0, #0
   10f58:	lslls	r0, r0, #2
   10f5c:	bl	8ff8 <_Znaj@plt>
   10f60:	add	r2, r5, r5, lsl #3
   10f64:	mov	r1, r6
   10f68:	lsl	r2, r2, #2
   10f6c:	str	r0, [r4, #52]	; 0x34
   10f70:	bl	8fa4 <memcpy@plt>
   10f74:	mov	r0, r6
   10f78:	pop	{r4, r5, r6, lr}
   10f7c:	b	9064 <_ZdaPv@plt>
   10f80:	mov	r3, #16
   10f84:	mov	r0, #576	; 0x240
   10f88:	str	r3, [r4, #60]	; 0x3c
   10f8c:	bl	8ff8 <_Znaj@plt>
   10f90:	str	r0, [r4, #52]	; 0x34
   10f94:	pop	{r4, r5, r6, pc}
   10f98:	push	{r3, r4, r5, r6, r7, lr}
   10f9c:	mov	r4, r0
   10fa0:	ldr	r0, [r0, #48]	; 0x30
   10fa4:	subs	r3, r0, #1
   10fa8:	bmi	10fdc <fputs@plt+0x7ec4>
   10fac:	ldr	r2, [r4, #44]	; 0x2c
   10fb0:	lsl	ip, r3, #2
   10fb4:	ldr	r1, [r2, r3, lsl #2]
   10fb8:	cmp	r1, #0
   10fbc:	bge	10fdc <fputs@plt+0x7ec4>
   10fc0:	add	r2, r2, ip
   10fc4:	b	10fd4 <fputs@plt+0x7ebc>
   10fc8:	ldr	r1, [r2, #-4]!
   10fcc:	cmp	r1, #0
   10fd0:	bge	10fdc <fputs@plt+0x7ec4>
   10fd4:	subs	r3, r3, #1
   10fd8:	bcs	10fc8 <fputs@plt+0x7eb0>
   10fdc:	add	r5, r3, #1
   10fe0:	cmp	r0, r5
   10fe4:	ble	11028 <fputs@plt+0x7f10>
   10fe8:	cmp	r5, #532676608	; 0x1fc00000
   10fec:	ldr	r6, [r4, #44]	; 0x2c
   10ff0:	lslls	r0, r5, #2
   10ff4:	lslhi	r7, r5, #2
   10ff8:	mvnhi	r0, #0
   10ffc:	movls	r7, r0
   11000:	bl	8ff8 <_Znaj@plt>
   11004:	mov	r2, r7
   11008:	mov	r1, r6
   1100c:	str	r0, [r4, #44]	; 0x2c
   11010:	bl	8fa4 <memcpy@plt>
   11014:	cmp	r6, #0
   11018:	beq	11024 <fputs@plt+0x7f0c>
   1101c:	mov	r0, r6
   11020:	bl	9064 <_ZdaPv@plt>
   11024:	str	r5, [r4, #48]	; 0x30
   11028:	ldr	r3, [r4, #56]	; 0x38
   1102c:	ldr	r2, [r4, #60]	; 0x3c
   11030:	cmp	r3, r2
   11034:	popge	{r3, r4, r5, r6, r7, pc}
   11038:	cmp	r3, #59244544	; 0x3880000
   1103c:	ldr	r5, [r4, #52]	; 0x34
   11040:	addls	r3, r3, r3, lsl #3
   11044:	mvnhi	r0, #0
   11048:	lslls	r0, r3, #2
   1104c:	bl	8ff8 <_Znaj@plt>
   11050:	ldr	r3, [r4, #56]	; 0x38
   11054:	mov	r1, r5
   11058:	add	r2, r3, r3, lsl #3
   1105c:	lsl	r2, r2, #2
   11060:	str	r0, [r4, #52]	; 0x34
   11064:	bl	8fa4 <memcpy@plt>
   11068:	cmp	r5, #0
   1106c:	beq	11078 <fputs@plt+0x7f60>
   11070:	mov	r0, r5
   11074:	bl	9064 <_ZdaPv@plt>
   11078:	ldr	r3, [r4, #56]	; 0x38
   1107c:	str	r3, [r4, #60]	; 0x3c
   11080:	pop	{r3, r4, r5, r6, r7, pc}
   11084:	push	{r3, r4, r5, r6, r7, lr}
   11088:	mov	r5, r0
   1108c:	ldr	r6, [r1]
   11090:	mov	r4, r2
   11094:	cmp	r6, #0
   11098:	blt	11158 <fputs@plt+0x8040>
   1109c:	ldr	r3, [r5, #48]	; 0x30
   110a0:	cmp	r6, r3
   110a4:	bge	110f8 <fputs@plt+0x7fe0>
   110a8:	ldr	r3, [r5, #56]	; 0x38
   110ac:	ldr	r2, [r5, #60]	; 0x3c
   110b0:	add	r1, r3, #1
   110b4:	cmp	r1, r2
   110b8:	bge	11124 <fputs@plt+0x800c>
   110bc:	ldr	r2, [r5, #44]	; 0x2c
   110c0:	ldr	r7, [r5, #52]	; 0x34
   110c4:	str	r3, [r2, r6, lsl #2]
   110c8:	ldr	r6, [r5, #56]	; 0x38
   110cc:	add	r3, r6, #1
   110d0:	str	r3, [r5, #56]	; 0x38
   110d4:	ldm	r4!, {r0, r1, r2, r3}
   110d8:	add	r6, r6, r6, lsl #3
   110dc:	add	ip, r7, r6, lsl #2
   110e0:	stmia	ip!, {r0, r1, r2, r3}
   110e4:	ldm	r4!, {r0, r1, r2, r3}
   110e8:	stmia	ip!, {r0, r1, r2, r3}
   110ec:	ldr	r3, [r4]
   110f0:	str	r3, [ip]
   110f4:	pop	{r3, r4, r5, r6, r7, pc}
   110f8:	mov	r0, r5
   110fc:	mov	r1, r6
   11100:	bl	10e38 <fputs@plt+0x7d20>
   11104:	ldr	r3, [r5, #48]	; 0x30
   11108:	cmp	r6, r3
   1110c:	blt	110a8 <fputs@plt+0x7f90>
   11110:	movw	r1, #27032	; 0x6998
   11114:	movw	r0, #667	; 0x29b
   11118:	movt	r1, #1
   1111c:	bl	e438 <fputs@plt+0x5320>
   11120:	b	110a8 <fputs@plt+0x7f90>
   11124:	mov	r0, r5
   11128:	bl	10f2c <fputs@plt+0x7e14>
   1112c:	ldr	r3, [r5, #56]	; 0x38
   11130:	ldr	r2, [r5, #60]	; 0x3c
   11134:	add	r1, r3, #1
   11138:	cmp	r1, r2
   1113c:	blt	110bc <fputs@plt+0x7fa4>
   11140:	movw	r1, #27032	; 0x6998
   11144:	movw	r0, #670	; 0x29e
   11148:	movt	r1, #1
   1114c:	bl	e438 <fputs@plt+0x5320>
   11150:	ldr	r3, [r5, #56]	; 0x38
   11154:	b	110bc <fputs@plt+0x7fa4>
   11158:	movw	r1, #27032	; 0x6998
   1115c:	mov	r0, #664	; 0x298
   11160:	movt	r1, #1
   11164:	bl	e438 <fputs@plt+0x5320>
   11168:	b	1109c <fputs@plt+0x7f84>
   1116c:	push	{r4, r5, r6, lr}
   11170:	mov	r5, r0
   11174:	ldr	r4, [r1]
   11178:	ldr	r6, [r2]
   1117c:	cmp	r4, #0
   11180:	cmpge	r6, #0
   11184:	blt	111b8 <fputs@plt+0x80a0>
   11188:	ldr	r3, [r0, #48]	; 0x30
   1118c:	cmp	r6, r3
   11190:	bge	111b8 <fputs@plt+0x80a0>
   11194:	cmp	r4, r3
   11198:	blt	111a8 <fputs@plt+0x8090>
   1119c:	mov	r0, r5
   111a0:	mov	r1, r4
   111a4:	bl	10e38 <fputs@plt+0x7d20>
   111a8:	ldr	r3, [r5, #44]	; 0x2c
   111ac:	ldr	r2, [r3, r6, lsl #2]
   111b0:	str	r2, [r3, r4, lsl #2]
   111b4:	pop	{r4, r5, r6, pc}
   111b8:	movw	r1, #27032	; 0x6998
   111bc:	movw	r0, #679	; 0x2a7
   111c0:	movt	r1, #1
   111c4:	bl	e438 <fputs@plt+0x5320>
   111c8:	ldr	r3, [r5, #48]	; 0x30
   111cc:	b	11194 <fputs@plt+0x807c>
   111d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   111d4:	sub	sp, sp, #324	; 0x144
   111d8:	movw	r8, #12304	; 0x3010
   111dc:	movt	r8, #2
   111e0:	str	r0, [sp, #24]
   111e4:	movw	r6, #25792	; 0x64c0
   111e8:	ldr	r0, [r8]
   111ec:	movt	r6, #2
   111f0:	ldr	r5, [sp, #24]
   111f4:	movw	ip, #21196	; 0x52cc
   111f8:	str	r2, [sp, #16]
   111fc:	movt	ip, #2
   11200:	mov	r2, #1
   11204:	str	ip, [sp, #8]
   11208:	str	r1, [sp, #12]
   1120c:	str	r3, [sp, #20]
   11210:	str	r2, [sp, #28]
   11214:	str	r0, [sp, #316]	; 0x13c
   11218:	ldrb	r3, [r5]
   1121c:	ldr	ip, [sp, #8]
   11220:	ldrb	r9, [ip, r3]
   11224:	cmp	r9, #0
   11228:	bne	1134c <fputs@plt+0x8234>
   1122c:	movw	r7, #25792	; 0x64c0
   11230:	mov	r4, r9
   11234:	movt	r7, #2
   11238:	b	1124c <fputs@plt+0x8134>
   1123c:	add	r4, r4, #1
   11240:	add	r9, r9, #24
   11244:	cmp	r4, #41	; 0x29
   11248:	beq	112c8 <fputs@plt+0x81b0>
   1124c:	ldr	sl, [r6, r9]
   11250:	mov	r1, r5
   11254:	movw	fp, #25792	; 0x64c0
   11258:	movt	fp, #2
   1125c:	mov	r0, sl
   11260:	bl	8f20 <strcasecmp@plt>
   11264:	cmp	r0, #0
   11268:	bne	1123c <fputs@plt+0x8124>
   1126c:	ldr	ip, [sp, #16]
   11270:	cmp	ip, #0
   11274:	addne	r3, r4, r4, lsl #1
   11278:	addne	r2, fp, r3, lsl #3
   1127c:	ldrdne	r2, [r2, #8]
   11280:	strdne	r2, [ip]
   11284:	ldr	ip, [sp, #20]
   11288:	cmp	ip, #0
   1128c:	addne	r4, r4, r4, lsl #1
   11290:	addne	r7, r7, r4, lsl #3
   11294:	ldrdne	r2, [r7, #16]
   11298:	strdne	r2, [ip]
   1129c:	ldr	ip, [sp, #12]
   112a0:	cmp	ip, #0
   112a4:	beq	11344 <fputs@plt+0x822c>
   112a8:	mov	r0, #1
   112ac:	str	sl, [ip]
   112b0:	ldr	r2, [sp, #316]	; 0x13c
   112b4:	ldr	r3, [r8]
   112b8:	cmp	r2, r3
   112bc:	bne	11408 <fputs@plt+0x82f0>
   112c0:	add	sp, sp, #324	; 0x144
   112c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   112c8:	ldr	r2, [sp, #28]
   112cc:	cmp	r2, #0
   112d0:	beq	1133c <fputs@plt+0x8224>
   112d4:	movw	r1, #25272	; 0x62b8
   112d8:	ldr	r0, [sp, #24]
   112dc:	movt	r1, #1
   112e0:	bl	8f38 <fopen@plt>
   112e4:	subs	r4, r0, #0
   112e8:	beq	1133c <fputs@plt+0x8224>
   112ec:	mov	r2, r4
   112f0:	mov	r1, #254	; 0xfe
   112f4:	add	r0, sp, #60	; 0x3c
   112f8:	bl	8ee4 <fgets@plt>
   112fc:	mov	r0, r4
   11300:	bl	8ed8 <fclose@plt>
   11304:	add	r0, sp, #60	; 0x3c
   11308:	mov	r1, #0
   1130c:	bl	8f14 <strchr@plt>
   11310:	ldrb	r3, [r0, #-1]
   11314:	cmp	r3, #10
   11318:	addne	r5, sp, #60	; 0x3c
   1131c:	addeq	r5, sp, #60	; 0x3c
   11320:	movne	r3, #0
   11324:	moveq	ip, #0
   11328:	moveq	r2, #0
   1132c:	strne	r3, [sp, #28]
   11330:	strbeq	ip, [r0, #-1]
   11334:	streq	r2, [sp, #28]
   11338:	b	11218 <fputs@plt+0x8100>
   1133c:	mov	r0, #0
   11340:	b	112b0 <fputs@plt+0x8198>
   11344:	mov	r0, #1
   11348:	b	112b0 <fputs@plt+0x8198>
   1134c:	add	r3, sp, #56	; 0x38
   11350:	mov	r0, r5
   11354:	str	r3, [sp, #4]
   11358:	add	r4, sp, #40	; 0x28
   1135c:	add	r2, sp, #32
   11360:	str	r4, [sp]
   11364:	movw	r1, #27080	; 0x69c8
   11368:	add	r3, sp, #52	; 0x34
   1136c:	movt	r1, #1
   11370:	bl	8f98 <sscanf@plt>
   11374:	cmp	r0, #4
   11378:	bne	1133c <fputs@plt+0x8224>
   1137c:	vldr	d7, [sp, #32]
   11380:	vcmpe.f64	d7, #0.0
   11384:	vmrs	APSR_nzcv, fpscr
   11388:	ble	1133c <fputs@plt+0x8224>
   1138c:	vldr	d7, [sp, #40]	; 0x28
   11390:	vcmpe.f64	d7, #0.0
   11394:	vmrs	APSR_nzcv, fpscr
   11398:	ble	1133c <fputs@plt+0x8224>
   1139c:	add	r0, sp, #32
   113a0:	ldrb	r1, [sp, #52]	; 0x34
   113a4:	bl	10148 <fputs@plt+0x7030>
   113a8:	cmp	r0, #0
   113ac:	beq	1133c <fputs@plt+0x8224>
   113b0:	mov	r0, r4
   113b4:	ldrb	r1, [sp, #56]	; 0x38
   113b8:	bl	10148 <fputs@plt+0x7030>
   113bc:	cmp	r0, #0
   113c0:	beq	1133c <fputs@plt+0x8224>
   113c4:	ldr	ip, [sp, #16]
   113c8:	cmp	ip, #0
   113cc:	ldrdne	r2, [sp, #32]
   113d0:	ldrne	ip, [sp, #16]
   113d4:	strdne	r2, [ip]
   113d8:	ldr	ip, [sp, #20]
   113dc:	cmp	ip, #0
   113e0:	ldrdne	r2, [sp, #40]	; 0x28
   113e4:	strdne	r2, [ip]
   113e8:	ldr	ip, [sp, #12]
   113ec:	cmp	ip, #0
   113f0:	beq	11344 <fputs@plt+0x822c>
   113f4:	movw	r3, #27104	; 0x69e0
   113f8:	mov	r0, #1
   113fc:	movt	r3, #1
   11400:	str	r3, [ip]
   11404:	b	112b0 <fputs@plt+0x8198>
   11408:	bl	9028 <__stack_chk_fail@plt>
   1140c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11410:	vpush	{d8-d9}
   11414:	movw	r7, #12304	; 0x3010
   11418:	movt	r7, #2
   1141c:	ldr	r6, [r0, #20]
   11420:	sub	sp, sp, #148	; 0x94
   11424:	mov	r5, r0
   11428:	ldr	r3, [r7]
   1142c:	mov	r4, r1
   11430:	mov	r0, r6
   11434:	movw	r1, #27112	; 0x69e8
   11438:	movt	r1, #1
   1143c:	mov	sl, r2
   11440:	str	r3, [sp, #140]	; 0x8c
   11444:	bl	90f4 <strcmp@plt>
   11448:	subs	r8, r0, #0
   1144c:	bne	11484 <fputs@plt+0x836c>
   11450:	cmp	r4, #0
   11454:	beq	11850 <fputs@plt+0x8738>
   11458:	mov	r8, #0
   1145c:	mov	r3, #1
   11460:	str	r3, [r4]
   11464:	ldr	r2, [sp, #140]	; 0x8c
   11468:	mov	r0, r8
   1146c:	ldr	r3, [r7]
   11470:	cmp	r2, r3
   11474:	bne	11990 <fputs@plt+0x8878>
   11478:	add	sp, sp, #148	; 0x94
   1147c:	vpop	{d8-d9}
   11480:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11484:	mov	r0, r6
   11488:	add	r1, sp, #28
   1148c:	bl	12cd0 <fputs@plt+0x9bb8>
   11490:	cmp	r0, #0
   11494:	beq	11880 <fputs@plt+0x8768>
   11498:	ldr	r1, [sp, #28]
   1149c:	mov	r3, #0
   114a0:	mov	r2, #1
   114a4:	str	r0, [sp, #76]	; 0x4c
   114a8:	str	sl, [sp, #96]	; 0x60
   114ac:	vldr	d8, [pc, #956]	; 11870 <fputs@plt+0x8758>
   114b0:	str	r1, [sp, #80]	; 0x50
   114b4:	vldr	d9, [pc, #956]	; 11878 <fputs@plt+0x8760>
   114b8:	str	r3, [sp, #84]	; 0x54
   114bc:	str	r3, [sp, #88]	; 0x58
   114c0:	str	r3, [sp, #100]	; 0x64
   114c4:	str	r2, [sp, #92]	; 0x5c
   114c8:	b	114f4 <fputs@plt+0x83dc>
   114cc:	movw	r1, #27188	; 0x6a34
   114d0:	ldr	r0, [sp, #100]	; 0x64
   114d4:	movt	r1, #1
   114d8:	bl	904c <strtok@plt>
   114dc:	movw	r1, #27152	; 0x6a10
   114e0:	movt	r1, #1
   114e4:	mov	r4, r0
   114e8:	bl	90f4 <strcmp@plt>
   114ec:	cmp	r0, #0
   114f0:	bne	11574 <fputs@plt+0x845c>
   114f4:	add	r0, sp, #76	; 0x4c
   114f8:	bl	fd64 <fputs@plt+0x6c4c>
   114fc:	cmp	r0, #0
   11500:	bne	114cc <fputs@plt+0x83b4>
   11504:	movw	r3, #23560	; 0x5c08
   11508:	movt	r3, #2
   1150c:	ldr	r3, [r3]
   11510:	cmp	r3, #0
   11514:	beq	117a8 <fputs@plt+0x8690>
   11518:	ldr	r3, [r5, #12]
   1151c:	cmp	r3, #0
   11520:	bne	11564 <fputs@plt+0x844c>
   11524:	ldr	r3, [r5, #40]	; 0x28
   11528:	movw	r2, #8456	; 0x2108
   1152c:	movt	r2, #2
   11530:	cmp	r3, #0
   11534:	beq	1191c <fputs@plt+0x8804>
   11538:	ldr	r2, [r2]
   1153c:	movw	r0, #23600	; 0x5c30
   11540:	movw	r1, #23604	; 0x5c34
   11544:	movt	r0, #2
   11548:	movt	r1, #2
   1154c:	mov	ip, #216	; 0xd8
   11550:	ldr	r0, [r0]
   11554:	mul	r2, ip, r2
   11558:	ldr	r1, [r1]
   1155c:	bl	fbd4 <fputs@plt+0x6abc>
   11560:	str	r0, [r5, #12]
   11564:	mov	r8, #1
   11568:	add	r0, sp, #76	; 0x4c
   1156c:	bl	fd24 <fputs@plt+0x6c0c>
   11570:	b	11464 <fputs@plt+0x834c>
   11574:	movw	r1, #27196	; 0x6a3c
   11578:	mov	r0, r4
   1157c:	movt	r1, #1
   11580:	bl	90f4 <strcmp@plt>
   11584:	subs	r8, r0, #0
   11588:	beq	116d8 <fputs@plt+0x85c0>
   1158c:	movw	r1, #27248	; 0x6a70
   11590:	mov	r0, r4
   11594:	movt	r1, #1
   11598:	bl	90f4 <strcmp@plt>
   1159c:	subs	r8, r0, #0
   115a0:	beq	11800 <fputs@plt+0x86e8>
   115a4:	movw	r1, #27296	; 0x6aa0
   115a8:	mov	r0, r4
   115ac:	movt	r1, #1
   115b0:	bl	90f4 <strcmp@plt>
   115b4:	subs	r8, r0, #0
   115b8:	beq	11684 <fputs@plt+0x856c>
   115bc:	movw	r1, #27352	; 0x6ad8
   115c0:	mov	r0, r4
   115c4:	movt	r1, #1
   115c8:	bl	90f4 <strcmp@plt>
   115cc:	cmp	r0, #0
   115d0:	beq	117d0 <fputs@plt+0x86b8>
   115d4:	movw	r1, #27412	; 0x6b14
   115d8:	mov	r0, r4
   115dc:	movt	r1, #1
   115e0:	bl	90f4 <strcmp@plt>
   115e4:	cmp	r0, #0
   115e8:	moveq	r3, #1
   115ec:	streq	r3, [r5, #16]
   115f0:	beq	114f4 <fputs@plt+0x83dc>
   115f4:	movw	r1, #27420	; 0x6b1c
   115f8:	mov	r0, r4
   115fc:	movt	r1, #1
   11600:	bl	90f4 <strcmp@plt>
   11604:	cmp	r0, #0
   11608:	beq	119d0 <fputs@plt+0x88b8>
   1160c:	movw	r1, #27432	; 0x6b28
   11610:	mov	r0, r4
   11614:	movt	r1, #1
   11618:	bl	90f4 <strcmp@plt>
   1161c:	cmp	r0, #0
   11620:	beq	119d0 <fputs@plt+0x88b8>
   11624:	movw	r1, #29120	; 0x71c0
   11628:	mov	r0, #0
   1162c:	movt	r1, #1
   11630:	bl	904c <strtok@plt>
   11634:	ldr	r3, [r5]
   11638:	ldr	r6, [r3, #8]
   1163c:	bl	f8fc <fputs@plt+0x67e4>
   11640:	ldr	ip, [sp, #84]	; 0x54
   11644:	mov	r1, r4
   11648:	ldr	r3, [sp, #80]	; 0x50
   1164c:	str	ip, [sp]
   11650:	mov	r2, r0
   11654:	mov	r0, r5
   11658:	blx	r6
   1165c:	b	114f4 <fputs@plt+0x83dc>
   11660:	movw	r1, #27316	; 0x6ab4
   11664:	mov	r0, r4
   11668:	movt	r1, #1
   1166c:	bl	90f4 <strcmp@plt>
   11670:	cmp	r0, #0
   11674:	bne	11780 <fputs@plt+0x8668>
   11678:	ldr	r3, [r5, #4]
   1167c:	orr	r3, r3, #8
   11680:	str	r3, [r5, #4]
   11684:	movw	r1, #27188	; 0x6a34
   11688:	mov	r0, #0
   1168c:	movt	r1, #1
   11690:	bl	904c <strtok@plt>
   11694:	subs	r4, r0, #0
   11698:	beq	114f4 <fputs@plt+0x83dc>
   1169c:	movw	r1, #25540	; 0x63c4
   116a0:	movt	r1, #1
   116a4:	bl	90f4 <strcmp@plt>
   116a8:	cmp	r0, #0
   116ac:	beq	114f4 <fputs@plt+0x83dc>
   116b0:	movw	r1, #26828	; 0x68cc
   116b4:	mov	r0, r4
   116b8:	movt	r1, #1
   116bc:	bl	90f4 <strcmp@plt>
   116c0:	cmp	r0, #0
   116c4:	bne	11734 <fputs@plt+0x861c>
   116c8:	ldr	r3, [r5, #4]
   116cc:	orr	r3, r3, #1
   116d0:	str	r3, [r5, #4]
   116d4:	b	11684 <fputs@plt+0x856c>
   116d8:	movw	r1, #27188	; 0x6a34
   116dc:	movt	r1, #1
   116e0:	bl	904c <strtok@plt>
   116e4:	cmp	r0, #0
   116e8:	beq	11704 <fputs@plt+0x85ec>
   116ec:	movw	r1, #24716	; 0x608c
   116f0:	add	r2, sp, #104	; 0x68
   116f4:	movt	r1, #1
   116f8:	bl	8f98 <sscanf@plt>
   116fc:	cmp	r0, #1
   11700:	beq	117bc <fputs@plt+0x86a4>
   11704:	ldr	r3, [sp, #96]	; 0x60
   11708:	cmp	r3, #0
   1170c:	bne	11568 <fputs@plt+0x8450>
   11710:	movw	r2, #23504	; 0x5bd0
   11714:	movt	r2, #2
   11718:	movw	r1, #27208	; 0x6a48
   1171c:	str	r2, [sp]
   11720:	movt	r1, #1
   11724:	mov	r3, r2
   11728:	add	r0, sp, #76	; 0x4c
   1172c:	bl	fcc0 <fputs@plt+0x6ba8>
   11730:	b	11568 <fputs@plt+0x8450>
   11734:	movw	r1, #27308	; 0x6aac
   11738:	mov	r0, r4
   1173c:	movt	r1, #1
   11740:	bl	90f4 <strcmp@plt>
   11744:	cmp	r0, #0
   11748:	ldreq	r3, [r5, #4]
   1174c:	orreq	r3, r3, #2
   11750:	streq	r3, [r5, #4]
   11754:	beq	11684 <fputs@plt+0x856c>
   11758:	movw	r1, #27312	; 0x6ab0
   1175c:	mov	r0, r4
   11760:	movt	r1, #1
   11764:	bl	90f4 <strcmp@plt>
   11768:	cmp	r0, #0
   1176c:	bne	11660 <fputs@plt+0x8548>
   11770:	ldr	r3, [r5, #4]
   11774:	orr	r3, r3, #4
   11778:	str	r3, [r5, #4]
   1177c:	b	11684 <fputs@plt+0x856c>
   11780:	movw	r1, #27320	; 0x6ab8
   11784:	mov	r0, r4
   11788:	movt	r1, #1
   1178c:	bl	90f4 <strcmp@plt>
   11790:	cmp	r0, #0
   11794:	bne	11950 <fputs@plt+0x8838>
   11798:	ldr	r3, [r5, #4]
   1179c:	orr	r3, r3, #16
   117a0:	str	r3, [r5, #4]
   117a4:	b	11684 <fputs@plt+0x856c>
   117a8:	ldr	r3, [sp, #96]	; 0x60
   117ac:	cmp	r3, #0
   117b0:	beq	118f8 <fputs@plt+0x87e0>
   117b4:	mov	r8, #0
   117b8:	b	11568 <fputs@plt+0x8450>
   117bc:	ldr	r3, [sp, #104]	; 0x68
   117c0:	cmp	r3, #0
   117c4:	ble	11704 <fputs@plt+0x85ec>
   117c8:	str	r3, [r5, #12]
   117cc:	b	114f4 <fputs@plt+0x83dc>
   117d0:	movw	r1, #27188	; 0x6a34
   117d4:	movt	r1, #1
   117d8:	bl	904c <strtok@plt>
   117dc:	subs	r4, r0, #0
   117e0:	beq	11994 <fputs@plt+0x887c>
   117e4:	bl	8f8c <strlen@plt>
   117e8:	add	r0, r0, #1
   117ec:	bl	8ff8 <_Znaj@plt>
   117f0:	str	r0, [r5, #24]
   117f4:	mov	r1, r4
   117f8:	bl	8fc8 <strcpy@plt>
   117fc:	b	114f4 <fputs@plt+0x83dc>
   11800:	movw	r1, #27188	; 0x6a34
   11804:	movt	r1, #1
   11808:	bl	904c <strtok@plt>
   1180c:	subs	r4, r0, #0
   11810:	beq	118b8 <fputs@plt+0x87a0>
   11814:	movw	r1, #27256	; 0x6a78
   11818:	add	r2, sp, #56	; 0x38
   1181c:	movt	r1, #1
   11820:	bl	8f98 <sscanf@plt>
   11824:	cmp	r0, #1
   11828:	bne	118b8 <fputs@plt+0x87a0>
   1182c:	vldr	d7, [sp, #56]	; 0x38
   11830:	vcmpe.f64	d7, d8
   11834:	vmrs	APSR_nzcv, fpscr
   11838:	bge	118b8 <fputs@plt+0x87a0>
   1183c:	vcmpe.f64	d7, d9
   11840:	vmrs	APSR_nzcv, fpscr
   11844:	bls	118b8 <fputs@plt+0x87a0>
   11848:	vstr	d7, [r5, #32]
   1184c:	b	114f4 <fputs@plt+0x83dc>
   11850:	movw	r1, #23504	; 0x5bd0
   11854:	movt	r1, #2
   11858:	movw	r0, #27120	; 0x69f0
   1185c:	movt	r0, #1
   11860:	mov	r2, r1
   11864:	mov	r3, r1
   11868:	bl	f7a8 <fputs@plt+0x6690>
   1186c:	b	11464 <fputs@plt+0x834c>
   11870:	andeq	r0, r0, r0
   11874:	subsmi	r8, r6, r0
   11878:	andeq	r0, r0, r0
   1187c:	subsgt	r8, r6, r0
   11880:	cmp	r4, #0
   11884:	bne	11458 <fputs@plt+0x8340>
   11888:	ldr	r1, [r5, #20]
   1188c:	add	r0, sp, #104	; 0x68
   11890:	bl	f304 <fputs@plt+0x61ec>
   11894:	movw	r2, #23504	; 0x5bd0
   11898:	movt	r2, #2
   1189c:	add	r1, sp, #104	; 0x68
   118a0:	movw	r0, #27160	; 0x6a18
   118a4:	movt	r0, #1
   118a8:	mov	r3, r2
   118ac:	mov	r8, r4
   118b0:	bl	f7a8 <fputs@plt+0x6690>
   118b4:	b	11464 <fputs@plt+0x834c>
   118b8:	add	r5, sp, #104	; 0x68
   118bc:	mov	r1, r4
   118c0:	mov	r0, r5
   118c4:	bl	f304 <fputs@plt+0x61ec>
   118c8:	ldr	r3, [sp, #96]	; 0x60
   118cc:	cmp	r3, #0
   118d0:	bne	11568 <fputs@plt+0x8450>
   118d4:	movw	r3, #23504	; 0x5bd0
   118d8:	movw	r1, #27260	; 0x6a7c
   118dc:	movt	r3, #2
   118e0:	mov	r2, r5
   118e4:	str	r3, [sp]
   118e8:	add	r0, sp, #76	; 0x4c
   118ec:	movt	r1, #1
   118f0:	bl	fcc0 <fputs@plt+0x6ba8>
   118f4:	b	11568 <fputs@plt+0x8450>
   118f8:	movw	r2, #23504	; 0x5bd0
   118fc:	movt	r2, #2
   11900:	movw	r1, #27440	; 0x6b30
   11904:	str	r2, [sp]
   11908:	movt	r1, #1
   1190c:	mov	r3, r2
   11910:	add	r0, sp, #76	; 0x4c
   11914:	bl	fcc0 <fputs@plt+0x6ba8>
   11918:	b	117b4 <fputs@plt+0x869c>
   1191c:	ldr	r2, [r2]
   11920:	movw	r1, #23600	; 0x5c30
   11924:	movw	r3, #23604	; 0x5c34
   11928:	movt	r1, #2
   1192c:	movt	r3, #2
   11930:	mov	ip, #216	; 0xd8
   11934:	ldr	r0, [r1]
   11938:	mul	r2, ip, r2
   1193c:	ldr	r1, [r3]
   11940:	bl	fac4 <fputs@plt+0x69ac>
   11944:	mov	r8, #1
   11948:	str	r0, [r5, #12]
   1194c:	b	11568 <fputs@plt+0x8450>
   11950:	add	r5, sp, #104	; 0x68
   11954:	mov	r1, r4
   11958:	mov	r0, r5
   1195c:	bl	f304 <fputs@plt+0x61ec>
   11960:	ldr	r3, [sp, #96]	; 0x60
   11964:	cmp	r3, #0
   11968:	bne	11568 <fputs@plt+0x8450>
   1196c:	movw	r3, #23504	; 0x5bd0
   11970:	movw	r1, #27324	; 0x6abc
   11974:	movt	r3, #2
   11978:	mov	r2, r5
   1197c:	str	r3, [sp]
   11980:	add	r0, sp, #76	; 0x4c
   11984:	movt	r1, #1
   11988:	bl	fcc0 <fputs@plt+0x6ba8>
   1198c:	b	11568 <fputs@plt+0x8450>
   11990:	bl	9028 <__stack_chk_fail@plt>
   11994:	ldr	r3, [sp, #96]	; 0x60
   11998:	cmp	r3, #0
   1199c:	bne	117b4 <fputs@plt+0x869c>
   119a0:	movw	r2, #23504	; 0x5bd0
   119a4:	movt	r2, #2
   119a8:	movw	r1, #27368	; 0x6ae8
   119ac:	str	r2, [sp]
   119b0:	movt	r1, #1
   119b4:	mov	r3, r2
   119b8:	add	r0, sp, #76	; 0x4c
   119bc:	bl	fcc0 <fputs@plt+0x6ba8>
   119c0:	b	117b4 <fputs@plt+0x869c>
   119c4:	add	r0, sp, #76	; 0x4c
   119c8:	bl	fd24 <fputs@plt+0x6c0c>
   119cc:	bl	8f44 <__cxa_end_cleanup@plt>
   119d0:	cmp	r4, #0
   119d4:	beq	11504 <fputs@plt+0x83ec>
   119d8:	movw	fp, #23560	; 0x5c08
   119dc:	movt	fp, #2
   119e0:	mov	r3, #0
   119e4:	str	r3, [sp, #20]
   119e8:	str	r3, [sp, #92]	; 0x5c
   119ec:	movw	r1, #27420	; 0x6b1c
   119f0:	mov	r0, r4
   119f4:	movt	r1, #1
   119f8:	bl	90f4 <strcmp@plt>
   119fc:	subs	r8, r0, #0
   11a00:	bne	11aa8 <fputs@plt+0x8990>
   11a04:	cmp	sl, #0
   11a08:	bne	11564 <fputs@plt+0x844c>
   11a0c:	add	r0, sp, #76	; 0x4c
   11a10:	bl	fd64 <fputs@plt+0x6c4c>
   11a14:	cmp	r0, #0
   11a18:	beq	11b14 <fputs@plt+0x89fc>
   11a1c:	movw	r1, #27188	; 0x6a34
   11a20:	ldr	r0, [sp, #100]	; 0x64
   11a24:	movt	r1, #1
   11a28:	bl	904c <strtok@plt>
   11a2c:	subs	r4, r0, #0
   11a30:	beq	11a0c <fputs@plt+0x88f4>
   11a34:	movw	r1, #27188	; 0x6a34
   11a38:	mov	r0, #0
   11a3c:	movt	r1, #1
   11a40:	bl	904c <strtok@plt>
   11a44:	subs	r6, r0, #0
   11a48:	beq	11b0c <fputs@plt+0x89f4>
   11a4c:	movw	r1, #27188	; 0x6a34
   11a50:	mov	r0, #0
   11a54:	movt	r1, #1
   11a58:	bl	904c <strtok@plt>
   11a5c:	subs	r9, r0, #0
   11a60:	beq	11d0c <fputs@plt+0x8bf4>
   11a64:	movw	r1, #24716	; 0x608c
   11a68:	add	r2, sp, #56	; 0x38
   11a6c:	movt	r1, #1
   11a70:	bl	8f98 <sscanf@plt>
   11a74:	cmp	r0, #1
   11a78:	bne	11d3c <fputs@plt+0x8c24>
   11a7c:	mov	r0, r4
   11a80:	bl	14c44 <fputs@plt+0xbb2c>
   11a84:	mov	r4, r0
   11a88:	mov	r0, r6
   11a8c:	bl	14c44 <fputs@plt+0xbb2c>
   11a90:	mov	r2, r0
   11a94:	mov	r1, r4
   11a98:	mov	r0, r5
   11a9c:	ldr	r3, [sp, #56]	; 0x38
   11aa0:	bl	10868 <fputs@plt+0x7750>
   11aa4:	b	11a0c <fputs@plt+0x88f4>
   11aa8:	movw	r1, #27432	; 0x6b28
   11aac:	mov	r0, r4
   11ab0:	movt	r1, #1
   11ab4:	bl	90f4 <strcmp@plt>
   11ab8:	subs	r8, r0, #0
   11abc:	bne	11dec <fputs@plt+0x8cd4>
   11ac0:	cmp	sl, #0
   11ac4:	bne	11564 <fputs@plt+0x844c>
   11ac8:	mov	r6, sl
   11acc:	b	11ae8 <fputs@plt+0x89d0>
   11ad0:	movw	r1, #27188	; 0x6a34
   11ad4:	ldr	r0, [sp, #100]	; 0x64
   11ad8:	movt	r1, #1
   11adc:	bl	904c <strtok@plt>
   11ae0:	subs	r4, r0, #0
   11ae4:	bne	11b64 <fputs@plt+0x8a4c>
   11ae8:	add	r0, sp, #76	; 0x4c
   11aec:	bl	fd64 <fputs@plt+0x6c4c>
   11af0:	cmp	r0, #0
   11af4:	bne	11ad0 <fputs@plt+0x89b8>
   11af8:	mov	r4, r0
   11afc:	cmp	r6, #0
   11b00:	beq	11e2c <fputs@plt+0x8d14>
   11b04:	mov	r2, #1
   11b08:	str	r2, [sp, #20]
   11b0c:	cmp	r4, #0
   11b10:	bne	119ec <fputs@plt+0x88d4>
   11b14:	mov	r0, r5
   11b18:	bl	10f98 <fputs@plt+0x7e80>
   11b1c:	movw	r3, #23560	; 0x5c08
   11b20:	movt	r3, #2
   11b24:	ldr	r2, [sp, #20]
   11b28:	ldr	r3, [r3]
   11b2c:	orrs	r2, r2, r3
   11b30:	bne	11518 <fputs@plt+0x8400>
   11b34:	ldr	r3, [sp, #96]	; 0x60
   11b38:	cmp	r3, #0
   11b3c:	bne	117b4 <fputs@plt+0x869c>
   11b40:	movw	r2, #23504	; 0x5bd0
   11b44:	movt	r2, #2
   11b48:	movw	r1, #27896	; 0x6cf8
   11b4c:	str	r2, [sp]
   11b50:	movt	r1, #1
   11b54:	mov	r3, r2
   11b58:	add	r0, sp, #76	; 0x4c
   11b5c:	bl	fcc0 <fputs@plt+0x6ba8>
   11b60:	b	117b4 <fputs@plt+0x869c>
   11b64:	movw	r1, #27188	; 0x6a34
   11b68:	mov	r0, #0
   11b6c:	movt	r1, #1
   11b70:	bl	904c <strtok@plt>
   11b74:	subs	r3, r0, #0
   11b78:	beq	11afc <fputs@plt+0x89e4>
   11b7c:	ldrb	r3, [r3]
   11b80:	cmp	r3, #34	; 0x22
   11b84:	bne	11bc4 <fputs@plt+0x8aac>
   11b88:	cmp	r6, #0
   11b8c:	beq	11e8c <fputs@plt+0x8d74>
   11b90:	movw	r1, #27544	; 0x6b98
   11b94:	mov	r0, r4
   11b98:	movt	r1, #1
   11b9c:	bl	90f4 <strcmp@plt>
   11ba0:	cmp	r0, #0
   11ba4:	beq	11e5c <fputs@plt+0x8d44>
   11ba8:	mov	r0, r4
   11bac:	bl	14c44 <fputs@plt+0xbb2c>
   11bb0:	mov	r1, r0
   11bb4:	mov	r2, r6
   11bb8:	mov	r0, r5
   11bbc:	bl	1116c <fputs@plt+0x8054>
   11bc0:	b	11ae8 <fputs@plt+0x89d0>
   11bc4:	add	r2, sp, #120	; 0x78
   11bc8:	add	r3, sp, #128	; 0x80
   11bcc:	str	r2, [sp]
   11bd0:	movw	r1, #27588	; 0x6bc4
   11bd4:	add	r2, sp, #124	; 0x7c
   11bd8:	str	r3, [sp, #4]
   11bdc:	str	r2, [sp, #8]
   11be0:	add	r3, sp, #132	; 0x84
   11be4:	movt	r1, #1
   11be8:	str	r3, [sp, #12]
   11bec:	add	r2, sp, #112	; 0x70
   11bf0:	add	r3, sp, #116	; 0x74
   11bf4:	mov	r6, #0
   11bf8:	str	r6, [sp, #116]	; 0x74
   11bfc:	str	r6, [sp, #120]	; 0x78
   11c00:	str	r6, [sp, #124]	; 0x7c
   11c04:	str	r6, [sp, #128]	; 0x80
   11c08:	str	r6, [sp, #132]	; 0x84
   11c0c:	bl	8f98 <sscanf@plt>
   11c10:	cmp	r0, r6
   11c14:	ble	11fbc <fputs@plt+0x8ea4>
   11c18:	movw	r1, #27188	; 0x6a34
   11c1c:	mov	r0, r6
   11c20:	movt	r1, #1
   11c24:	bl	904c <strtok@plt>
   11c28:	cmp	r0, #0
   11c2c:	beq	11f7c <fputs@plt+0x8e64>
   11c30:	movw	r1, #24716	; 0x608c
   11c34:	add	r2, sp, #32
   11c38:	movt	r1, #1
   11c3c:	bl	8f98 <sscanf@plt>
   11c40:	cmp	r0, #1
   11c44:	bne	11f3c <fputs@plt+0x8e24>
   11c48:	ldr	ip, [sp, #32]
   11c4c:	cmp	ip, #255	; 0xff
   11c50:	bhi	11efc <fputs@plt+0x8de4>
   11c54:	movw	r1, #27188	; 0x6a34
   11c58:	mov	r0, r6
   11c5c:	movt	r1, #1
   11c60:	strb	ip, [sp, #104]	; 0x68
   11c64:	bl	904c <strtok@plt>
   11c68:	subs	r9, r0, #0
   11c6c:	beq	11ebc <fputs@plt+0x8da4>
   11c70:	mov	r2, r6
   11c74:	add	r1, sp, #36	; 0x24
   11c78:	bl	8fbc <strtol@plt>
   11c7c:	cmp	r0, #0
   11c80:	str	r0, [sp, #108]	; 0x6c
   11c84:	bne	11c94 <fputs@plt+0x8b7c>
   11c88:	ldr	r3, [sp, #36]	; 0x24
   11c8c:	cmp	r3, r9
   11c90:	beq	11ffc <fputs@plt+0x8ee4>
   11c94:	ldr	r3, [fp]
   11c98:	cmp	r3, #0
   11c9c:	bne	11db4 <fputs@plt+0x8c9c>
   11ca0:	movw	r1, #27188	; 0x6a34
   11ca4:	mov	r0, #0
   11ca8:	movt	r1, #1
   11cac:	bl	904c <strtok@plt>
   11cb0:	subs	r6, r0, #0
   11cb4:	beq	11ccc <fputs@plt+0x8bb4>
   11cb8:	movw	r1, #27784	; 0x6c88
   11cbc:	movt	r1, #1
   11cc0:	bl	90f4 <strcmp@plt>
   11cc4:	cmp	r0, #0
   11cc8:	bne	11dcc <fputs@plt+0x8cb4>
   11ccc:	mov	r3, #0
   11cd0:	str	r3, [sp, #136]	; 0x88
   11cd4:	movw	r1, #27544	; 0x6b98
   11cd8:	mov	r0, r4
   11cdc:	movt	r1, #1
   11ce0:	bl	90f4 <strcmp@plt>
   11ce4:	cmp	r0, #0
   11ce8:	bne	11d7c <fputs@plt+0x8c64>
   11cec:	ldr	r0, [sp, #108]	; 0x6c
   11cf0:	bl	14b8c <fputs@plt+0xba74>
   11cf4:	mov	r6, r0
   11cf8:	add	r2, sp, #104	; 0x68
   11cfc:	mov	r0, r5
   11d00:	mov	r1, r6
   11d04:	bl	11084 <fputs@plt+0x7f6c>
   11d08:	b	11ae8 <fputs@plt+0x89d0>
   11d0c:	ldr	r3, [sp, #96]	; 0x60
   11d10:	cmp	r3, #0
   11d14:	bne	11568 <fputs@plt+0x8450>
   11d18:	movw	r2, #23504	; 0x5bd0
   11d1c:	movt	r2, #2
   11d20:	movw	r1, #27464	; 0x6b48
   11d24:	str	r2, [sp]
   11d28:	movt	r1, #1
   11d2c:	mov	r3, r2
   11d30:	add	r0, sp, #76	; 0x4c
   11d34:	bl	fcc0 <fputs@plt+0x6ba8>
   11d38:	b	11568 <fputs@plt+0x8450>
   11d3c:	add	r5, sp, #104	; 0x68
   11d40:	mov	r1, r9
   11d44:	mov	r0, r5
   11d48:	bl	f304 <fputs@plt+0x61ec>
   11d4c:	ldr	r3, [sp, #96]	; 0x60
   11d50:	cmp	r3, #0
   11d54:	bne	11568 <fputs@plt+0x8450>
   11d58:	movw	r3, #23504	; 0x5bd0
   11d5c:	movw	r1, #27484	; 0x6b5c
   11d60:	movt	r3, #2
   11d64:	mov	r2, r5
   11d68:	str	r3, [sp]
   11d6c:	add	r0, sp, #76	; 0x4c
   11d70:	movt	r1, #1
   11d74:	bl	fcc0 <fputs@plt+0x6ba8>
   11d78:	b	11568 <fputs@plt+0x8450>
   11d7c:	mov	r0, r4
   11d80:	bl	14c44 <fputs@plt+0xbb2c>
   11d84:	mov	r6, r0
   11d88:	add	r2, sp, #104	; 0x68
   11d8c:	mov	r0, r5
   11d90:	mov	r1, r6
   11d94:	bl	11084 <fputs@plt+0x7f6c>
   11d98:	ldr	r0, [sp, #108]	; 0x6c
   11d9c:	bl	14b8c <fputs@plt+0xba74>
   11da0:	mov	r1, r0
   11da4:	mov	r2, r6
   11da8:	mov	r0, r5
   11dac:	bl	1116c <fputs@plt+0x8054>
   11db0:	b	11ae8 <fputs@plt+0x89d0>
   11db4:	bl	90ac <wcwidth@plt>
   11db8:	cmp	r0, #1
   11dbc:	ldrgt	r3, [sp, #112]	; 0x70
   11dc0:	mulgt	r0, r0, r3
   11dc4:	strgt	r0, [sp, #112]	; 0x70
   11dc8:	b	11ca0 <fputs@plt+0x8b88>
   11dcc:	mov	r0, r6
   11dd0:	bl	8f8c <strlen@plt>
   11dd4:	add	r0, r0, #1
   11dd8:	bl	8ff8 <_Znaj@plt>
   11ddc:	mov	r1, r6
   11de0:	bl	8fc8 <strcpy@plt>
   11de4:	str	r0, [sp, #136]	; 0x88
   11de8:	b	11cd4 <fputs@plt+0x8bbc>
   11dec:	add	r5, sp, #104	; 0x68
   11df0:	mov	r1, r4
   11df4:	mov	r0, r5
   11df8:	bl	f304 <fputs@plt+0x61ec>
   11dfc:	ldr	r3, [sp, #96]	; 0x60
   11e00:	cmp	r3, #0
   11e04:	bne	117b4 <fputs@plt+0x869c>
   11e08:	movw	r3, #23504	; 0x5bd0
   11e0c:	movw	r1, #27828	; 0x6cb4
   11e10:	movt	r3, #2
   11e14:	mov	r2, r5
   11e18:	str	r3, [sp]
   11e1c:	add	r0, sp, #76	; 0x4c
   11e20:	movt	r1, #1
   11e24:	bl	fcc0 <fputs@plt+0x6ba8>
   11e28:	b	117b4 <fputs@plt+0x869c>
   11e2c:	ldr	r3, [sp, #96]	; 0x60
   11e30:	cmp	r3, #0
   11e34:	bne	117b4 <fputs@plt+0x869c>
   11e38:	movw	r2, #23504	; 0x5bd0
   11e3c:	movt	r2, #2
   11e40:	movw	r1, #27788	; 0x6c8c
   11e44:	str	r2, [sp]
   11e48:	movt	r1, #1
   11e4c:	mov	r3, r2
   11e50:	add	r0, sp, #76	; 0x4c
   11e54:	bl	fcc0 <fputs@plt+0x6ba8>
   11e58:	b	117b4 <fputs@plt+0x869c>
   11e5c:	ldr	r3, [sp, #96]	; 0x60
   11e60:	cmp	r3, #0
   11e64:	bne	117b4 <fputs@plt+0x869c>
   11e68:	movw	r2, #23504	; 0x5bd0
   11e6c:	movt	r2, #2
   11e70:	movw	r1, #27548	; 0x6b9c
   11e74:	str	r2, [sp]
   11e78:	movt	r1, #1
   11e7c:	mov	r3, r2
   11e80:	add	r0, sp, #76	; 0x4c
   11e84:	bl	fcc0 <fputs@plt+0x6ba8>
   11e88:	b	117b4 <fputs@plt+0x869c>
   11e8c:	ldr	r3, [sp, #96]	; 0x60
   11e90:	cmp	r3, #0
   11e94:	bne	117b4 <fputs@plt+0x869c>
   11e98:	movw	r2, #23504	; 0x5bd0
   11e9c:	movt	r2, #2
   11ea0:	movw	r1, #27508	; 0x6b74
   11ea4:	str	r2, [sp]
   11ea8:	movt	r1, #1
   11eac:	mov	r3, r2
   11eb0:	add	r0, sp, #76	; 0x4c
   11eb4:	bl	fcc0 <fputs@plt+0x6ba8>
   11eb8:	b	117b4 <fputs@plt+0x869c>
   11ebc:	add	r5, sp, #56	; 0x38
   11ec0:	mov	r1, r4
   11ec4:	mov	r0, r5
   11ec8:	bl	f304 <fputs@plt+0x61ec>
   11ecc:	ldr	r3, [sp, #96]	; 0x60
   11ed0:	cmp	r3, #0
   11ed4:	bne	11568 <fputs@plt+0x8450>
   11ed8:	movw	r3, #23504	; 0x5bd0
   11edc:	movw	r1, #27724	; 0x6c4c
   11ee0:	movt	r3, #2
   11ee4:	mov	r2, r5
   11ee8:	str	r3, [sp]
   11eec:	add	r0, sp, #76	; 0x4c
   11ef0:	movt	r1, #1
   11ef4:	bl	fcc0 <fputs@plt+0x6ba8>
   11ef8:	b	11568 <fputs@plt+0x8450>
   11efc:	add	r5, sp, #56	; 0x38
   11f00:	mov	r1, ip
   11f04:	mov	r0, r5
   11f08:	bl	f330 <fputs@plt+0x6218>
   11f0c:	ldr	r3, [sp, #96]	; 0x60
   11f10:	cmp	r3, #0
   11f14:	bne	11568 <fputs@plt+0x8450>
   11f18:	movw	r3, #23504	; 0x5bd0
   11f1c:	movw	r1, #27688	; 0x6c28
   11f20:	movt	r3, #2
   11f24:	mov	r2, r5
   11f28:	str	r3, [sp]
   11f2c:	add	r0, sp, #76	; 0x4c
   11f30:	movt	r1, #1
   11f34:	bl	fcc0 <fputs@plt+0x6ba8>
   11f38:	b	11568 <fputs@plt+0x8450>
   11f3c:	add	r5, sp, #56	; 0x38
   11f40:	mov	r1, r4
   11f44:	mov	r0, r5
   11f48:	bl	f304 <fputs@plt+0x61ec>
   11f4c:	ldr	r3, [sp, #96]	; 0x60
   11f50:	cmp	r3, #0
   11f54:	bne	11568 <fputs@plt+0x8450>
   11f58:	movw	r3, #23504	; 0x5bd0
   11f5c:	movw	r1, #27660	; 0x6c0c
   11f60:	movt	r3, #2
   11f64:	mov	r2, r5
   11f68:	str	r3, [sp]
   11f6c:	add	r0, sp, #76	; 0x4c
   11f70:	movt	r1, #1
   11f74:	bl	fcc0 <fputs@plt+0x6ba8>
   11f78:	b	11568 <fputs@plt+0x8450>
   11f7c:	add	r5, sp, #56	; 0x38
   11f80:	mov	r1, r4
   11f84:	mov	r0, r5
   11f88:	bl	f304 <fputs@plt+0x61ec>
   11f8c:	ldr	r3, [sp, #96]	; 0x60
   11f90:	cmp	r3, #0
   11f94:	bne	11568 <fputs@plt+0x8450>
   11f98:	movw	r3, #23504	; 0x5bd0
   11f9c:	movw	r1, #27628	; 0x6bec
   11fa0:	movt	r3, #2
   11fa4:	mov	r2, r5
   11fa8:	str	r3, [sp]
   11fac:	add	r0, sp, #76	; 0x4c
   11fb0:	movt	r1, #1
   11fb4:	bl	fcc0 <fputs@plt+0x6ba8>
   11fb8:	b	11568 <fputs@plt+0x8450>
   11fbc:	add	r5, sp, #56	; 0x38
   11fc0:	mov	r1, r4
   11fc4:	mov	r0, r5
   11fc8:	bl	f304 <fputs@plt+0x61ec>
   11fcc:	ldr	r3, [sp, #96]	; 0x60
   11fd0:	cmp	r3, r6
   11fd4:	bne	11568 <fputs@plt+0x8450>
   11fd8:	movw	r3, #23504	; 0x5bd0
   11fdc:	movw	r1, #27608	; 0x6bd8
   11fe0:	movt	r3, #2
   11fe4:	mov	r2, r5
   11fe8:	str	r3, [sp]
   11fec:	add	r0, sp, #76	; 0x4c
   11ff0:	movt	r1, #1
   11ff4:	bl	fcc0 <fputs@plt+0x6ba8>
   11ff8:	b	11568 <fputs@plt+0x8450>
   11ffc:	mov	r1, r9
   12000:	add	r0, sp, #40	; 0x28
   12004:	bl	f304 <fputs@plt+0x61ec>
   12008:	add	r5, sp, #56	; 0x38
   1200c:	mov	r1, r4
   12010:	mov	r0, r5
   12014:	bl	f304 <fputs@plt+0x61ec>
   12018:	ldr	r3, [sp, #96]	; 0x60
   1201c:	cmp	r3, #0
   12020:	bne	11568 <fputs@plt+0x8450>
   12024:	movw	r0, #23504	; 0x5bd0
   12028:	movw	r1, #27748	; 0x6c64
   1202c:	movt	r0, #2
   12030:	add	r2, sp, #40	; 0x28
   12034:	str	r0, [sp]
   12038:	mov	r3, r5
   1203c:	movt	r1, #1
   12040:	add	r0, sp, #76	; 0x4c
   12044:	bl	fcc0 <fputs@plt+0x6ba8>
   12048:	b	11568 <fputs@plt+0x8450>
   1204c:	b	119c4 <fputs@plt+0x88ac>
   12050:	b	119c4 <fputs@plt+0x88ac>
   12054:	b	119c4 <fputs@plt+0x88ac>
   12058:	b	119c4 <fputs@plt+0x88ac>
   1205c:	push	{r3, r4, r5, r6, r7, lr}
   12060:	mov	r7, r0
   12064:	mov	r0, #72	; 0x48
   12068:	mov	r6, r1
   1206c:	mov	r5, r2
   12070:	bl	14da0 <_Znwj@@Base>
   12074:	mov	r1, r7
   12078:	mov	r4, r0
   1207c:	bl	100d0 <fputs@plt+0x6fb8>
   12080:	mov	r2, r5
   12084:	mov	r0, r4
   12088:	mov	r1, r6
   1208c:	bl	1140c <fputs@plt+0x82f4>
   12090:	subs	r5, r0, #0
   12094:	bne	120b8 <fputs@plt+0x8fa0>
   12098:	cmp	r4, #0
   1209c:	beq	120b8 <fputs@plt+0x8fa0>
   120a0:	ldr	r3, [r4]
   120a4:	mov	r0, r4
   120a8:	ldr	r3, [r3, #4]
   120ac:	blx	r3
   120b0:	mov	r0, r5
   120b4:	pop	{r3, r4, r5, r6, r7, pc}
   120b8:	mov	r0, r4
   120bc:	pop	{r3, r4, r5, r6, r7, pc}
   120c0:	mov	r0, r4
   120c4:	bl	14df0 <_ZdlPv@@Base>
   120c8:	bl	8f44 <__cxa_end_cleanup@plt>
   120cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   120d0:	sub	sp, sp, #108	; 0x6c
   120d4:	movw	r1, #12304	; 0x3010
   120d8:	movt	r1, #2
   120dc:	str	r1, [sp, #20]
   120e0:	movw	r0, #27112	; 0x69e8
   120e4:	ldr	r2, [sp, #20]
   120e8:	add	r1, sp, #40	; 0x28
   120ec:	movt	r0, #1
   120f0:	mov	r5, #0
   120f4:	str	r5, [sp, #36]	; 0x24
   120f8:	ldr	r3, [r2]
   120fc:	str	r3, [sp, #100]	; 0x64
   12100:	bl	12cd0 <fputs@plt+0x9bb8>
   12104:	subs	r4, r0, #0
   12108:	beq	129bc <fputs@plt+0x98a4>
   1210c:	movw	r3, #23604	; 0x5c34
   12110:	movt	r3, #2
   12114:	str	r3, [sp, #24]
   12118:	mov	r3, #1
   1211c:	ldr	r2, [sp, #40]	; 0x28
   12120:	ldr	r1, [sp, #24]
   12124:	ldr	r6, [pc, #2932]	; 12ca0 <fputs@plt+0x9b88>
   12128:	str	r4, [sp, #72]	; 0x48
   1212c:	str	r5, [sp, #80]	; 0x50
   12130:	str	r5, [sp, #84]	; 0x54
   12134:	str	r5, [sp, #92]	; 0x5c
   12138:	str	r5, [sp, #96]	; 0x60
   1213c:	str	r5, [r1]
   12140:	str	r2, [sp, #76]	; 0x4c
   12144:	str	r3, [sp, #88]	; 0x58
   12148:	add	r0, sp, #72	; 0x48
   1214c:	bl	fd64 <fputs@plt+0x6c4c>
   12150:	cmp	r0, #0
   12154:	beq	126a0 <fputs@plt+0x9588>
   12158:	movw	r1, #27188	; 0x6a34
   1215c:	ldr	r0, [sp, #96]	; 0x60
   12160:	movt	r1, #1
   12164:	mov	r4, #0
   12168:	bl	904c <strtok@plt>
   1216c:	mov	r7, r0
   12170:	ldr	r0, [r6, r4, lsl #3]
   12174:	mov	r1, r7
   12178:	bl	90f4 <strcmp@plt>
   1217c:	movw	r5, #26912	; 0x6920
   12180:	lsl	r8, r4, #3
   12184:	movt	r5, #1
   12188:	add	r4, r4, #1
   1218c:	subs	r3, r0, #0
   12190:	beq	12210 <fputs@plt+0x90f8>
   12194:	cmp	r4, #10
   12198:	bne	12170 <fputs@plt+0x9058>
   1219c:	movw	r0, #28628	; 0x6fd4
   121a0:	mov	r1, r7
   121a4:	movt	r0, #1
   121a8:	bl	90f4 <strcmp@plt>
   121ac:	cmp	r0, #0
   121b0:	beq	122a8 <fputs@plt+0x9190>
   121b4:	movw	r0, #28136	; 0x6de8
   121b8:	mov	r1, r7
   121bc:	movt	r0, #1
   121c0:	bl	90f4 <strcmp@plt>
   121c4:	subs	r4, r0, #0
   121c8:	beq	122e0 <fputs@plt+0x91c8>
   121cc:	movw	r0, #28144	; 0x6df0
   121d0:	mov	r1, r7
   121d4:	movt	r0, #1
   121d8:	bl	90f4 <strcmp@plt>
   121dc:	cmp	r0, #0
   121e0:	beq	123c0 <fputs@plt+0x92a8>
   121e4:	movw	r0, #28212	; 0x6e34
   121e8:	mov	r1, r7
   121ec:	movt	r0, #1
   121f0:	bl	90f4 <strcmp@plt>
   121f4:	cmp	r0, #0
   121f8:	bne	1234c <fputs@plt+0x9234>
   121fc:	movw	r3, #23568	; 0x5c10
   12200:	movt	r3, #2
   12204:	mov	r2, #1
   12208:	str	r2, [r3]
   1220c:	b	12148 <fputs@plt+0x9030>
   12210:	movw	r1, #27188	; 0x6a34
   12214:	movt	r1, #1
   12218:	mov	r4, r3
   1221c:	bl	904c <strtok@plt>
   12220:	subs	r9, r0, #0
   12224:	beq	129dc <fputs@plt+0x98c4>
   12228:	add	r5, r5, r8
   1222c:	movw	r1, #24716	; 0x608c
   12230:	movt	r1, #1
   12234:	ldr	r2, [r5, #24]
   12238:	bl	8f98 <sscanf@plt>
   1223c:	cmp	r0, #1
   12240:	beq	12148 <fputs@plt+0x9030>
   12244:	add	r5, sp, #56	; 0x38
   12248:	mov	r1, r9
   1224c:	mov	r0, r5
   12250:	bl	f304 <fputs@plt+0x61ec>
   12254:	ldr	r3, [sp, #92]	; 0x5c
   12258:	cmp	r3, #0
   1225c:	bne	12280 <fputs@plt+0x9168>
   12260:	movw	r3, #23504	; 0x5bd0
   12264:	movw	r1, #27980	; 0x6d4c
   12268:	movt	r3, #2
   1226c:	mov	r2, r5
   12270:	str	r3, [sp]
   12274:	add	r0, sp, #72	; 0x48
   12278:	movt	r1, #1
   1227c:	bl	fcc0 <fputs@plt+0x6ba8>
   12280:	add	r0, sp, #72	; 0x48
   12284:	bl	fd24 <fputs@plt+0x6c0c>
   12288:	ldr	r1, [sp, #20]
   1228c:	mov	r0, r4
   12290:	ldr	r2, [sp, #100]	; 0x64
   12294:	ldr	r3, [r1]
   12298:	cmp	r2, r3
   1229c:	bne	12bf4 <fputs@plt+0x9adc>
   122a0:	add	sp, sp, #108	; 0x6c
   122a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   122a8:	movw	r1, #27188	; 0x6a34
   122ac:	movt	r1, #1
   122b0:	bl	904c <strtok@plt>
   122b4:	subs	r4, r0, #0
   122b8:	beq	12ad0 <fputs@plt+0x99b8>
   122bc:	bl	8f8c <strlen@plt>
   122c0:	add	r0, r0, #1
   122c4:	bl	8ff8 <_Znaj@plt>
   122c8:	mov	r1, r4
   122cc:	bl	8fc8 <strcpy@plt>
   122d0:	movw	r3, #23544	; 0x5bf8
   122d4:	movt	r3, #2
   122d8:	str	r0, [r3]
   122dc:	b	12148 <fputs@plt+0x9030>
   122e0:	movw	r1, #27188	; 0x6a34
   122e4:	movt	r1, #1
   122e8:	bl	904c <strtok@plt>
   122ec:	subs	r7, r0, #0
   122f0:	beq	1230c <fputs@plt+0x91f4>
   122f4:	movw	r1, #24716	; 0x608c
   122f8:	add	r2, sp, #36	; 0x24
   122fc:	movt	r1, #1
   12300:	bl	8f98 <sscanf@plt>
   12304:	cmp	r0, #1
   12308:	beq	12480 <fputs@plt+0x9368>
   1230c:	add	r5, sp, #56	; 0x38
   12310:	mov	r1, r7
   12314:	mov	r0, r5
   12318:	bl	f304 <fputs@plt+0x61ec>
   1231c:	ldr	r3, [sp, #92]	; 0x5c
   12320:	cmp	r3, #0
   12324:	bne	12280 <fputs@plt+0x9168>
   12328:	movw	r3, #23504	; 0x5bd0
   1232c:	movw	r1, #28032	; 0x6d80
   12330:	movt	r3, #2
   12334:	mov	r2, r5
   12338:	str	r3, [sp]
   1233c:	add	r0, sp, #72	; 0x48
   12340:	movt	r1, #1
   12344:	bl	fcc0 <fputs@plt+0x6ba8>
   12348:	b	12280 <fputs@plt+0x9168>
   1234c:	movw	r0, #28232	; 0x6e48
   12350:	mov	r1, r7
   12354:	movt	r0, #1
   12358:	bl	90f4 <strcmp@plt>
   1235c:	cmp	r0, #0
   12360:	beq	1241c <fputs@plt+0x9304>
   12364:	movw	r0, #28248	; 0x6e58
   12368:	mov	r1, r7
   1236c:	movt	r0, #1
   12370:	bl	90f4 <strcmp@plt>
   12374:	subs	r4, r0, #0
   12378:	beq	126e0 <fputs@plt+0x95c8>
   1237c:	movw	r0, #28348	; 0x6ebc
   12380:	mov	r1, r7
   12384:	movt	r0, #1
   12388:	bl	90f4 <strcmp@plt>
   1238c:	cmp	r0, #0
   12390:	beq	12534 <fputs@plt+0x941c>
   12394:	movw	r0, #28356	; 0x6ec4
   12398:	mov	r1, r7
   1239c:	movt	r0, #1
   123a0:	bl	90f4 <strcmp@plt>
   123a4:	cmp	r0, #0
   123a8:	bne	12774 <fputs@plt+0x965c>
   123ac:	movw	r3, #23576	; 0x5c18
   123b0:	movt	r3, #2
   123b4:	mov	r2, #1
   123b8:	str	r2, [r3]
   123bc:	b	12148 <fputs@plt+0x9030>
   123c0:	movw	r1, #27188	; 0x6a34
   123c4:	movt	r1, #1
   123c8:	bl	904c <strtok@plt>
   123cc:	cmp	r0, #0
   123d0:	beq	1298c <fputs@plt+0x9874>
   123d4:	add	r5, sp, #56	; 0x38
   123d8:	movw	r1, #23588	; 0x5c24
   123dc:	mov	r2, r5
   123e0:	movt	r1, #2
   123e4:	add	r3, sp, #48	; 0x30
   123e8:	bl	111d0 <fputs@plt+0x80b8>
   123ec:	cmp	r0, #0
   123f0:	bne	12430 <fputs@plt+0x9318>
   123f4:	movw	r1, #27188	; 0x6a34
   123f8:	movt	r1, #1
   123fc:	bl	904c <strtok@plt>
   12400:	cmp	r0, #0
   12404:	bne	123d8 <fputs@plt+0x92c0>
   12408:	ldr	r3, [sp, #92]	; 0x5c
   1240c:	cmp	r3, #0
   12410:	beq	12914 <fputs@plt+0x97fc>
   12414:	mov	r4, #0
   12418:	b	12280 <fputs@plt+0x9168>
   1241c:	movw	r3, #23572	; 0x5c14
   12420:	movt	r3, #2
   12424:	mov	r2, #1
   12428:	str	r2, [r3]
   1242c:	b	12148 <fputs@plt+0x9030>
   12430:	vmov.f64	d7, #96	; 0x3f000000  0.5
   12434:	ldr	r2, [sp, #24]
   12438:	vldr	d4, [sp, #48]	; 0x30
   1243c:	vldr	d5, [sp, #56]	; 0x38
   12440:	movw	r3, #23592	; 0x5c28
   12444:	movt	r3, #2
   12448:	ldr	r2, [r2]
   1244c:	str	r2, [sp, #12]
   12450:	movw	r2, #23596	; 0x5c2c
   12454:	vldr	s6, [sp, #12]
   12458:	movt	r2, #2
   1245c:	vcvt.f64.s32	d6, s6
   12460:	vmov.f64	d3, d7
   12464:	vmla.f64	d7, d6, d5
   12468:	vmla.f64	d3, d6, d4
   1246c:	vcvt.s32.f64	s14, d7
   12470:	vcvt.s32.f64	s8, d3
   12474:	vstr	s14, [r3]
   12478:	vstr	s8, [r2]
   1247c:	b	12148 <fputs@plt+0x9030>
   12480:	ldr	r0, [sp, #36]	; 0x24
   12484:	cmp	r0, #0
   12488:	ble	1230c <fputs@plt+0x91f4>
   1248c:	add	r0, r0, #1
   12490:	cmp	r0, #532676608	; 0x1fc00000
   12494:	mvnhi	r0, #0
   12498:	lslls	r0, r0, #2
   1249c:	bl	8ff8 <_Znaj@plt>
   124a0:	ldr	r3, [sp, #36]	; 0x24
   124a4:	movw	r5, #23552	; 0x5c00
   124a8:	movt	r5, #2
   124ac:	cmp	r3, #0
   124b0:	str	r0, [r5]
   124b4:	movgt	r7, #0
   124b8:	ble	12678 <fputs@plt+0x9560>
   124bc:	movw	r1, #27188	; 0x6a34
   124c0:	mov	r0, #0
   124c4:	movt	r1, #1
   124c8:	bl	904c <strtok@plt>
   124cc:	subs	r4, r0, #0
   124d0:	beq	124f0 <fputs@plt+0x93d8>
   124d4:	b	12648 <fputs@plt+0x9530>
   124d8:	movw	r1, #27188	; 0x6a34
   124dc:	ldr	r0, [sp, #96]	; 0x60
   124e0:	movt	r1, #1
   124e4:	bl	904c <strtok@plt>
   124e8:	subs	r4, r0, #0
   124ec:	bne	12648 <fputs@plt+0x9530>
   124f0:	add	r0, sp, #72	; 0x48
   124f4:	bl	fd64 <fputs@plt+0x6c4c>
   124f8:	cmp	r0, #0
   124fc:	bne	124d8 <fputs@plt+0x93c0>
   12500:	ldr	r3, [sp, #92]	; 0x5c
   12504:	cmp	r3, #0
   12508:	bne	12414 <fputs@plt+0x92fc>
   1250c:	movw	r2, #23504	; 0x5bd0
   12510:	movt	r2, #2
   12514:	movw	r1, #28060	; 0x6d9c
   12518:	str	r2, [sp]
   1251c:	movt	r1, #1
   12520:	mov	r3, r2
   12524:	add	r0, sp, #72	; 0x48
   12528:	bl	fcc0 <fputs@plt+0x6ba8>
   1252c:	mov	r4, #0
   12530:	b	12280 <fputs@plt+0x9168>
   12534:	mov	r0, #20
   12538:	bl	8ff8 <_Znaj@plt>
   1253c:	movw	r5, #23540	; 0x5bf4
   12540:	movt	r5, #2
   12544:	mov	r3, #0
   12548:	mov	r2, r0
   1254c:	mov	r1, r3
   12550:	str	r0, [r5]
   12554:	b	1255c <fputs@plt+0x9444>
   12558:	ldr	r2, [r5]
   1255c:	str	r1, [r2, r3]
   12560:	add	r3, r3, #4
   12564:	cmp	r3, #20
   12568:	bne	12558 <fputs@plt+0x9440>
   1256c:	mov	r8, #0
   12570:	mov	r7, #5
   12574:	mov	fp, r8
   12578:	mov	sl, r8
   1257c:	movw	r1, #27188	; 0x6a34
   12580:	mov	r0, #0
   12584:	movt	r1, #1
   12588:	bl	904c <strtok@plt>
   1258c:	cmp	r0, #0
   12590:	str	r0, [sp, #16]
   12594:	beq	12148 <fputs@plt+0x9030>
   12598:	add	r4, fp, #1
   1259c:	str	r4, [sp, #28]
   125a0:	cmp	r7, r4
   125a4:	bgt	1261c <fputs@plt+0x9504>
   125a8:	lsl	r7, r7, #1
   125ac:	ldr	r9, [r5]
   125b0:	cmp	r7, #532676608	; 0x1fc00000
   125b4:	lslls	r0, r7, #2
   125b8:	mvnhi	r0, #0
   125bc:	bl	8ff8 <_Znaj@plt>
   125c0:	str	r0, [r5]
   125c4:	mov	r3, #0
   125c8:	b	125d0 <fputs@plt+0x94b8>
   125cc:	ldr	r0, [r5]
   125d0:	ldr	r2, [r9, r3]
   125d4:	str	r2, [r0, r3]
   125d8:	add	r3, r3, #4
   125dc:	cmp	r3, r8
   125e0:	bne	125cc <fputs@plt+0x94b4>
   125e4:	cmp	fp, r7
   125e8:	lsllt	r3, fp, #2
   125ec:	blt	125f8 <fputs@plt+0x94e0>
   125f0:	b	1260c <fputs@plt+0x94f4>
   125f4:	add	r4, r4, #1
   125f8:	ldr	r2, [r5]
   125fc:	cmp	r4, r7
   12600:	str	sl, [r2, r3]
   12604:	add	r3, r3, #4
   12608:	bne	125f4 <fputs@plt+0x94dc>
   1260c:	cmp	r9, #0
   12610:	beq	1261c <fputs@plt+0x9504>
   12614:	mov	r0, r9
   12618:	bl	9064 <_ZdaPv@plt>
   1261c:	ldr	r0, [sp, #16]
   12620:	bl	8f8c <strlen@plt>
   12624:	add	r0, r0, #1
   12628:	bl	8ff8 <_Znaj@plt>
   1262c:	ldr	r1, [sp, #16]
   12630:	bl	8fc8 <strcpy@plt>
   12634:	ldr	r2, [r5]
   12638:	ldr	fp, [sp, #28]
   1263c:	str	r0, [r2, r8]
   12640:	add	r8, r8, #4
   12644:	b	1257c <fputs@plt+0x9464>
   12648:	mov	r0, r4
   1264c:	bl	8f8c <strlen@plt>
   12650:	add	r0, r0, #1
   12654:	bl	8ff8 <_Znaj@plt>
   12658:	mov	r1, r4
   1265c:	bl	8fc8 <strcpy@plt>
   12660:	ldr	r1, [r5]
   12664:	ldr	r2, [sp, #36]	; 0x24
   12668:	str	r0, [r1, r7, lsl #2]
   1266c:	add	r7, r7, #1
   12670:	cmp	r2, r7
   12674:	bgt	124bc <fputs@plt+0x93a4>
   12678:	movw	r1, #27188	; 0x6a34
   1267c:	mov	r0, #0
   12680:	movt	r1, #1
   12684:	bl	904c <strtok@plt>
   12688:	cmp	r0, #0
   1268c:	bne	12c6c <fputs@plt+0x9b54>
   12690:	ldr	r3, [r5]
   12694:	ldr	r2, [sp, #36]	; 0x24
   12698:	str	r0, [r3, r2, lsl #2]
   1269c:	b	12148 <fputs@plt+0x9030>
   126a0:	ldr	r1, [sp, #24]
   126a4:	ldr	r3, [r1]
   126a8:	cmp	r3, #0
   126ac:	bne	12868 <fputs@plt+0x9750>
   126b0:	ldr	r3, [sp, #92]	; 0x5c
   126b4:	cmp	r3, #0
   126b8:	bne	12414 <fputs@plt+0x92fc>
   126bc:	movw	r2, #23504	; 0x5bd0
   126c0:	movt	r2, #2
   126c4:	movw	r1, #28468	; 0x6f34
   126c8:	str	r2, [sp]
   126cc:	movt	r1, #1
   126d0:	mov	r3, r2
   126d4:	add	r0, sp, #72	; 0x48
   126d8:	bl	fcc0 <fputs@plt+0x6ba8>
   126dc:	b	12414 <fputs@plt+0x92fc>
   126e0:	mov	r0, #64	; 0x40
   126e4:	bl	8ff8 <_Znaj@plt>
   126e8:	movw	r5, #23548	; 0x5bfc
   126ec:	movt	r5, #2
   126f0:	mov	sl, #1
   126f4:	mov	fp, #0
   126f8:	mov	r7, #16
   126fc:	str	r0, [r5]
   12700:	movw	r1, #27188	; 0x6a34
   12704:	mov	r0, #0
   12708:	movt	r1, #1
   1270c:	bl	904c <strtok@plt>
   12710:	subs	r8, r0, #0
   12714:	beq	12734 <fputs@plt+0x961c>
   12718:	b	127b8 <fputs@plt+0x96a0>
   1271c:	movw	r1, #27188	; 0x6a34
   12720:	ldr	r0, [sp, #96]	; 0x60
   12724:	movt	r1, #1
   12728:	bl	904c <strtok@plt>
   1272c:	subs	r8, r0, #0
   12730:	bne	127b8 <fputs@plt+0x96a0>
   12734:	add	r0, sp, #72	; 0x48
   12738:	bl	fd64 <fputs@plt+0x6c4c>
   1273c:	cmp	r0, #0
   12740:	bne	1271c <fputs@plt+0x9604>
   12744:	ldr	r3, [sp, #92]	; 0x5c
   12748:	cmp	r3, #0
   1274c:	bne	12280 <fputs@plt+0x9168>
   12750:	movw	r2, #23504	; 0x5bd0
   12754:	movt	r2, #2
   12758:	movw	r1, #28256	; 0x6e60
   1275c:	str	r2, [sp]
   12760:	movt	r1, #1
   12764:	mov	r3, r2
   12768:	add	r0, sp, #72	; 0x48
   1276c:	bl	fcc0 <fputs@plt+0x6ba8>
   12770:	b	12280 <fputs@plt+0x9168>
   12774:	movw	r0, #28368	; 0x6ed0
   12778:	mov	r1, r7
   1277c:	movt	r0, #1
   12780:	bl	90f4 <strcmp@plt>
   12784:	cmp	r0, #0
   12788:	beq	12938 <fputs@plt+0x9820>
   1278c:	movw	r0, #28396	; 0x6eec
   12790:	mov	r1, r7
   12794:	movt	r0, #1
   12798:	bl	90f4 <strcmp@plt>
   1279c:	cmp	r0, #0
   127a0:	bne	12a5c <fputs@plt+0x9944>
   127a4:	movw	r3, #23560	; 0x5c08
   127a8:	movt	r3, #2
   127ac:	mov	r2, #1
   127b0:	str	r2, [r3]
   127b4:	b	12148 <fputs@plt+0x9030>
   127b8:	movw	r1, #28296	; 0x6e88
   127bc:	mov	r0, r8
   127c0:	movt	r1, #1
   127c4:	add	r2, sp, #44	; 0x2c
   127c8:	add	r3, sp, #48	; 0x30
   127cc:	bl	8f98 <sscanf@plt>
   127d0:	cmp	r0, #1
   127d4:	beq	1297c <fputs@plt+0x9864>
   127d8:	cmp	r0, #2
   127dc:	bne	12a1c <fputs@plt+0x9904>
   127e0:	ldr	r3, [sp, #44]	; 0x2c
   127e4:	ldr	r2, [sp, #48]	; 0x30
   127e8:	cmp	r2, r3
   127ec:	blt	12a1c <fputs@plt+0x9904>
   127f0:	cmp	r3, #0
   127f4:	blt	12a1c <fputs@plt+0x9904>
   127f8:	cmp	r7, sl
   127fc:	bgt	12840 <fputs@plt+0x9728>
   12800:	lsl	r8, r7, #1
   12804:	ldr	r9, [r5]
   12808:	cmp	r8, #532676608	; 0x1fc00000
   1280c:	lslls	r0, r7, #3
   12810:	mvnhi	r0, #0
   12814:	bl	8ff8 <_Znaj@plt>
   12818:	lsl	r2, r7, #2
   1281c:	mov	r1, r9
   12820:	str	r0, [r5]
   12824:	bl	8fa4 <memcpy@plt>
   12828:	cmp	r9, #0
   1282c:	beq	12b00 <fputs@plt+0x99e8>
   12830:	mov	r0, r9
   12834:	mov	r7, r8
   12838:	bl	9064 <_ZdaPv@plt>
   1283c:	ldr	r3, [sp, #44]	; 0x2c
   12840:	ldr	r2, [r5]
   12844:	str	r3, [r2, fp]
   12848:	add	fp, fp, #8
   1284c:	ldr	r3, [sp, #44]	; 0x2c
   12850:	cmp	r3, #0
   12854:	beq	12c28 <fputs@plt+0x9b10>
   12858:	ldr	r3, [sp, #48]	; 0x30
   1285c:	str	r3, [r2, sl, lsl #2]
   12860:	add	sl, sl, #2
   12864:	b	12700 <fputs@plt+0x95e8>
   12868:	movw	r3, #23600	; 0x5c30
   1286c:	movt	r3, #2
   12870:	ldr	r3, [r3]
   12874:	cmp	r3, #0
   12878:	beq	1294c <fputs@plt+0x9834>
   1287c:	movw	r3, #23552	; 0x5c00
   12880:	movt	r3, #2
   12884:	ldr	r3, [r3]
   12888:	cmp	r3, #0
   1288c:	beq	12b94 <fputs@plt+0x9a7c>
   12890:	movw	r3, #23548	; 0x5bfc
   12894:	movt	r3, #2
   12898:	ldr	r3, [r3]
   1289c:	cmp	r3, #0
   128a0:	beq	12b64 <fputs@plt+0x9a4c>
   128a4:	movw	r3, #8456	; 0x2108
   128a8:	movt	r3, #2
   128ac:	ldr	r3, [r3]
   128b0:	cmp	r3, #0
   128b4:	ble	12bc4 <fputs@plt+0x9aac>
   128b8:	movw	r3, #8464	; 0x2110
   128bc:	movt	r3, #2
   128c0:	ldr	r3, [r3]
   128c4:	cmp	r3, #0
   128c8:	ble	12b34 <fputs@plt+0x9a1c>
   128cc:	movw	r3, #8460	; 0x210c
   128d0:	movt	r3, #2
   128d4:	ldr	r3, [r3]
   128d8:	cmp	r3, #0
   128dc:	movgt	r4, #1
   128e0:	bgt	12280 <fputs@plt+0x9168>
   128e4:	ldr	r3, [sp, #92]	; 0x5c
   128e8:	cmp	r3, #0
   128ec:	bne	12414 <fputs@plt+0x92fc>
   128f0:	movw	r2, #23504	; 0x5bd0
   128f4:	movt	r2, #2
   128f8:	movw	r1, #28608	; 0x6fc0
   128fc:	str	r2, [sp]
   12900:	movt	r1, #1
   12904:	mov	r3, r2
   12908:	add	r0, sp, #72	; 0x48
   1290c:	bl	fcc0 <fputs@plt+0x6ba8>
   12910:	b	12414 <fputs@plt+0x92fc>
   12914:	movw	r2, #23504	; 0x5bd0
   12918:	movt	r2, #2
   1291c:	movw	r1, #28196	; 0x6e24
   12920:	str	r2, [sp]
   12924:	movt	r1, #1
   12928:	mov	r3, r2
   1292c:	add	r0, sp, #72	; 0x48
   12930:	bl	fcc0 <fputs@plt+0x6ba8>
   12934:	b	12414 <fputs@plt+0x92fc>
   12938:	movw	r3, #23564	; 0x5c0c
   1293c:	movt	r3, #2
   12940:	mov	r2, #1
   12944:	str	r2, [r3]
   12948:	b	12148 <fputs@plt+0x9030>
   1294c:	ldr	r3, [sp, #92]	; 0x5c
   12950:	cmp	r3, #0
   12954:	bne	12414 <fputs@plt+0x92fc>
   12958:	movw	r2, #23504	; 0x5bd0
   1295c:	movt	r2, #2
   12960:	movw	r1, #28492	; 0x6f4c
   12964:	str	r2, [sp]
   12968:	movt	r1, #1
   1296c:	mov	r3, r2
   12970:	add	r0, sp, #72	; 0x48
   12974:	bl	fcc0 <fputs@plt+0x6ba8>
   12978:	b	12414 <fputs@plt+0x92fc>
   1297c:	ldr	r2, [sp, #44]	; 0x2c
   12980:	mov	r3, r2
   12984:	str	r2, [sp, #48]	; 0x30
   12988:	b	127f0 <fputs@plt+0x96d8>
   1298c:	ldr	r3, [sp, #92]	; 0x5c
   12990:	cmp	r3, #0
   12994:	bne	12414 <fputs@plt+0x92fc>
   12998:	movw	r2, #23504	; 0x5bd0
   1299c:	movt	r2, #2
   129a0:	movw	r1, #28156	; 0x6dfc
   129a4:	str	r2, [sp]
   129a8:	movt	r1, #1
   129ac:	mov	r3, r2
   129b0:	add	r0, sp, #72	; 0x48
   129b4:	bl	fcc0 <fputs@plt+0x6ba8>
   129b8:	b	12414 <fputs@plt+0x92fc>
   129bc:	movw	r1, #23504	; 0x5bd0
   129c0:	movt	r1, #2
   129c4:	movw	r0, #27924	; 0x6d14
   129c8:	movt	r0, #1
   129cc:	mov	r2, r1
   129d0:	mov	r3, r1
   129d4:	bl	f7a8 <fputs@plt+0x6690>
   129d8:	b	12288 <fputs@plt+0x9170>
   129dc:	add	r5, sp, #56	; 0x38
   129e0:	mov	r1, r7
   129e4:	mov	r0, r5
   129e8:	bl	f304 <fputs@plt+0x61ec>
   129ec:	ldr	r3, [sp, #92]	; 0x5c
   129f0:	cmp	r3, #0
   129f4:	bne	12280 <fputs@plt+0x9168>
   129f8:	movw	r3, #23504	; 0x5bd0
   129fc:	movw	r1, #27948	; 0x6d2c
   12a00:	movt	r3, #2
   12a04:	mov	r2, r5
   12a08:	str	r3, [sp]
   12a0c:	add	r0, sp, #72	; 0x48
   12a10:	movt	r1, #1
   12a14:	bl	fcc0 <fputs@plt+0x6ba8>
   12a18:	b	12280 <fputs@plt+0x9168>
   12a1c:	add	r5, sp, #56	; 0x38
   12a20:	mov	r1, r8
   12a24:	mov	r0, r5
   12a28:	bl	f304 <fputs@plt+0x61ec>
   12a2c:	ldr	r3, [sp, #92]	; 0x5c
   12a30:	cmp	r3, #0
   12a34:	bne	12280 <fputs@plt+0x9168>
   12a38:	movw	r3, #23504	; 0x5bd0
   12a3c:	movw	r1, #28304	; 0x6e90
   12a40:	movt	r3, #2
   12a44:	mov	r2, r5
   12a48:	str	r3, [sp]
   12a4c:	add	r0, sp, #72	; 0x48
   12a50:	movt	r1, #1
   12a54:	bl	fcc0 <fputs@plt+0x6ba8>
   12a58:	b	12280 <fputs@plt+0x9168>
   12a5c:	movw	r0, #28404	; 0x6ef4
   12a60:	mov	r1, r7
   12a64:	movt	r0, #1
   12a68:	bl	90f4 <strcmp@plt>
   12a6c:	cmp	r0, #0
   12a70:	beq	12b0c <fputs@plt+0x99f4>
   12a74:	movw	r0, #27432	; 0x6b28
   12a78:	mov	r1, r7
   12a7c:	movt	r0, #1
   12a80:	bl	90f4 <strcmp@plt>
   12a84:	cmp	r0, #0
   12a88:	beq	126a0 <fputs@plt+0x9588>
   12a8c:	movw	r4, #23536	; 0x5bf0
   12a90:	movt	r4, #2
   12a94:	ldr	r3, [r4]
   12a98:	cmp	r3, #0
   12a9c:	beq	12148 <fputs@plt+0x9030>
   12aa0:	movw	r1, #29120	; 0x71c0
   12aa4:	mov	r0, #0
   12aa8:	movt	r1, #1
   12aac:	bl	904c <strtok@plt>
   12ab0:	ldr	r4, [r4]
   12ab4:	bl	f8fc <fputs@plt+0x67e4>
   12ab8:	ldr	r2, [sp, #76]	; 0x4c
   12abc:	ldr	r3, [sp, #80]	; 0x50
   12ac0:	mov	r1, r0
   12ac4:	mov	r0, r7
   12ac8:	blx	r4
   12acc:	b	12148 <fputs@plt+0x9030>
   12ad0:	ldr	r3, [sp, #92]	; 0x5c
   12ad4:	cmp	r3, #0
   12ad8:	bne	12414 <fputs@plt+0x92fc>
   12adc:	movw	r2, #23504	; 0x5bd0
   12ae0:	movt	r2, #2
   12ae4:	movw	r1, #27996	; 0x6d5c
   12ae8:	str	r2, [sp]
   12aec:	movt	r1, #1
   12af0:	mov	r3, r2
   12af4:	add	r0, sp, #72	; 0x48
   12af8:	bl	fcc0 <fputs@plt+0x6ba8>
   12afc:	b	12414 <fputs@plt+0x92fc>
   12b00:	mov	r7, r8
   12b04:	ldr	r3, [sp, #44]	; 0x2c
   12b08:	b	12840 <fputs@plt+0x9728>
   12b0c:	movw	r1, #27188	; 0x6a34
   12b10:	movt	r1, #1
   12b14:	bl	904c <strtok@plt>
   12b18:	cmp	r0, #0
   12b1c:	beq	12bf8 <fputs@plt+0x9ae0>
   12b20:	bl	15808 <_ZdlPv@@Base+0xa18>
   12b24:	movw	r3, #23556	; 0x5c04
   12b28:	movt	r3, #2
   12b2c:	str	r0, [r3]
   12b30:	b	12148 <fputs@plt+0x9030>
   12b34:	ldr	r3, [sp, #92]	; 0x5c
   12b38:	cmp	r3, #0
   12b3c:	bne	12414 <fputs@plt+0x92fc>
   12b40:	movw	r2, #23504	; 0x5bd0
   12b44:	movt	r2, #2
   12b48:	movw	r1, #28592	; 0x6fb0
   12b4c:	str	r2, [sp]
   12b50:	movt	r1, #1
   12b54:	mov	r3, r2
   12b58:	add	r0, sp, #72	; 0x48
   12b5c:	bl	fcc0 <fputs@plt+0x6ba8>
   12b60:	b	12414 <fputs@plt+0x92fc>
   12b64:	ldr	r3, [sp, #92]	; 0x5c
   12b68:	cmp	r3, #0
   12b6c:	bne	12414 <fputs@plt+0x92fc>
   12b70:	movw	r2, #23504	; 0x5bd0
   12b74:	movt	r2, #2
   12b78:	movw	r1, #28544	; 0x6f80
   12b7c:	str	r2, [sp]
   12b80:	movt	r1, #1
   12b84:	mov	r3, r2
   12b88:	add	r0, sp, #72	; 0x48
   12b8c:	bl	fcc0 <fputs@plt+0x6ba8>
   12b90:	b	12414 <fputs@plt+0x92fc>
   12b94:	ldr	r3, [sp, #92]	; 0x5c
   12b98:	cmp	r3, #0
   12b9c:	bne	12414 <fputs@plt+0x92fc>
   12ba0:	movw	r2, #23504	; 0x5bd0
   12ba4:	movt	r2, #2
   12ba8:	movw	r1, #28520	; 0x6f68
   12bac:	str	r2, [sp]
   12bb0:	movt	r1, #1
   12bb4:	mov	r3, r2
   12bb8:	add	r0, sp, #72	; 0x48
   12bbc:	bl	fcc0 <fputs@plt+0x6ba8>
   12bc0:	b	12414 <fputs@plt+0x92fc>
   12bc4:	ldr	r3, [sp, #92]	; 0x5c
   12bc8:	cmp	r3, #0
   12bcc:	bne	12414 <fputs@plt+0x92fc>
   12bd0:	movw	r2, #23504	; 0x5bd0
   12bd4:	movt	r2, #2
   12bd8:	movw	r1, #28568	; 0x6f98
   12bdc:	str	r2, [sp]
   12be0:	movt	r1, #1
   12be4:	mov	r3, r2
   12be8:	add	r0, sp, #72	; 0x48
   12bec:	bl	fcc0 <fputs@plt+0x6ba8>
   12bf0:	b	12414 <fputs@plt+0x92fc>
   12bf4:	bl	9028 <__stack_chk_fail@plt>
   12bf8:	ldr	r3, [sp, #92]	; 0x5c
   12bfc:	cmp	r3, #0
   12c00:	bne	12414 <fputs@plt+0x92fc>
   12c04:	movw	r2, #23504	; 0x5bd0
   12c08:	movt	r2, #2
   12c0c:	movw	r1, #28420	; 0x6f04
   12c10:	str	r2, [sp]
   12c14:	movt	r1, #1
   12c18:	mov	r3, r2
   12c1c:	add	r0, sp, #72	; 0x48
   12c20:	bl	fcc0 <fputs@plt+0x6ba8>
   12c24:	b	12414 <fputs@plt+0x92fc>
   12c28:	cmp	sl, #1
   12c2c:	bne	12148 <fputs@plt+0x9030>
   12c30:	ldr	r3, [sp, #92]	; 0x5c
   12c34:	cmp	r3, #0
   12c38:	bne	12414 <fputs@plt+0x92fc>
   12c3c:	movw	r2, #23504	; 0x5bd0
   12c40:	movt	r2, #2
   12c44:	movw	r1, #28324	; 0x6ea4
   12c48:	str	r2, [sp]
   12c4c:	movt	r1, #1
   12c50:	mov	r3, r2
   12c54:	add	r0, sp, #72	; 0x48
   12c58:	bl	fcc0 <fputs@plt+0x6ba8>
   12c5c:	b	12414 <fputs@plt+0x92fc>
   12c60:	add	r0, sp, #72	; 0x48
   12c64:	bl	fd24 <fputs@plt+0x6c0c>
   12c68:	bl	8f44 <__cxa_end_cleanup@plt>
   12c6c:	ldr	r3, [sp, #92]	; 0x5c
   12c70:	cmp	r3, #0
   12c74:	bne	12414 <fputs@plt+0x92fc>
   12c78:	movw	r2, #23504	; 0x5bd0
   12c7c:	movt	r2, #2
   12c80:	movw	r1, #28100	; 0x6dc4
   12c84:	str	r2, [sp]
   12c88:	movt	r1, #1
   12c8c:	mov	r3, r2
   12c90:	add	r0, sp, #72	; 0x48
   12c94:	bl	fcc0 <fputs@plt+0x6ba8>
   12c98:	b	12414 <fputs@plt+0x92fc>
   12c9c:	b	12c60 <fputs@plt+0x9b48>
   12ca0:	andeq	r6, r1, r4, lsr r9
   12ca4:	movw	r3, #23536	; 0x5bf0
   12ca8:	movt	r3, #2
   12cac:	ldr	r2, [r3]
   12cb0:	str	r0, [r3]
   12cb4:	mov	r0, r2
   12cb8:	bx	lr
   12cbc:	nop	{0}
   12cc0:	mov	r1, r0
   12cc4:	movw	r0, #23528	; 0x5be8
   12cc8:	movt	r0, #2
   12ccc:	b	15308 <_ZdlPv@@Base+0x518>
   12cd0:	push	{r4, r5, r6, r7, lr}
   12cd4:	sub	sp, sp, #12
   12cd8:	mov	r6, r1
   12cdc:	mov	r7, r0
   12ce0:	bl	8f8c <strlen@plt>
   12ce4:	movw	r4, #20640	; 0x50a0
   12ce8:	movt	r4, #2
   12cec:	mov	r5, r0
   12cf0:	ldr	r0, [r4]
   12cf4:	bl	8f8c <strlen@plt>
   12cf8:	add	r0, r5, r0
   12cfc:	add	r0, r0, #5
   12d00:	bl	8ff8 <_Znaj@plt>
   12d04:	ldr	ip, [r4]
   12d08:	mov	r1, #1
   12d0c:	mvn	r2, #0
   12d10:	movw	r3, #28728	; 0x7038
   12d14:	str	r7, [sp, #4]
   12d18:	movt	r3, #1
   12d1c:	str	ip, [sp]
   12d20:	mov	r5, r0
   12d24:	bl	90a0 <__sprintf_chk@plt>
   12d28:	mov	r2, r6
   12d2c:	mov	r1, r5
   12d30:	movw	r0, #23528	; 0x5be8
   12d34:	movt	r0, #2
   12d38:	bl	153f8 <_ZdlPv@@Base+0x608>
   12d3c:	cmp	r5, #0
   12d40:	mov	r4, r0
   12d44:	beq	12d50 <fputs@plt+0x9c38>
   12d48:	mov	r0, r5
   12d4c:	bl	9064 <_ZdaPv@plt>
   12d50:	mov	r0, r4
   12d54:	add	sp, sp, #12
   12d58:	pop	{r4, r5, r6, r7, pc}
   12d5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   12d60:	sub	sp, sp, #8
   12d64:	ldr	r6, [r1, #36]	; 0x24
   12d68:	ldr	fp, [r1, #32]
   12d6c:	ldr	sl, [r1]
   12d70:	add	r9, r0, r6, lsl #2
   12d74:	mov	r5, fp
   12d78:	mov	r7, sl
   12d7c:	cmp	r6, r5
   12d80:	cmpgt	r7, r6
   12d84:	ble	12dd8 <fputs@plt+0x9cc0>
   12d88:	rsb	r4, r6, r7
   12d8c:	rsb	r8, r5, r6
   12d90:	cmp	r4, r8
   12d94:	bgt	12df4 <fputs@plt+0x9cdc>
   12d98:	cmp	r4, #0
   12d9c:	add	r4, r5, r4
   12da0:	addgt	r5, r0, r5, lsl #2
   12da4:	movgt	r3, r9
   12da8:	addgt	r8, r0, r4, lsl #2
   12dac:	ble	12dc8 <fputs@plt+0x9cb0>
   12db0:	ldr	ip, [r3]
   12db4:	ldr	r2, [r5]
   12db8:	str	ip, [r5], #4
   12dbc:	cmp	r5, r8
   12dc0:	str	r2, [r3], #4
   12dc4:	bne	12db0 <fputs@plt+0x9c98>
   12dc8:	mov	r5, r4
   12dcc:	cmp	r6, r5
   12dd0:	cmpgt	r7, r6
   12dd4:	bgt	12d88 <fputs@plt+0x9c70>
   12dd8:	rsb	r6, r6, sl
   12ddc:	str	sl, [r1, #36]	; 0x24
   12de0:	add	fp, fp, r6
   12de4:	str	fp, [r1, #32]
   12de8:	add	sp, sp, #8
   12dec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   12df0:	bx	lr
   12df4:	cmp	r8, #0
   12df8:	ble	12e34 <fputs@plt+0x9d1c>
   12dfc:	rsb	r2, r6, r5
   12e00:	add	r4, r8, r5
   12e04:	add	r2, r7, r2
   12e08:	add	r3, r0, r5, lsl #2
   12e0c:	add	r4, r0, r4, lsl #2
   12e10:	str	r1, [sp, #4]
   12e14:	add	r2, r0, r2, lsl #2
   12e18:	ldr	r1, [r2]
   12e1c:	ldr	ip, [r3]
   12e20:	str	r1, [r3], #4
   12e24:	cmp	r3, r4
   12e28:	str	ip, [r2], #4
   12e2c:	bne	12e18 <fputs@plt+0x9d00>
   12e30:	ldr	r1, [sp, #4]
   12e34:	rsb	r7, r8, r7
   12e38:	b	12d7c <fputs@plt+0x9c64>
   12e3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e40:	sub	sp, sp, #68	; 0x44
   12e44:	mov	r9, r2
   12e48:	ldrb	r2, [r2]
   12e4c:	ldr	r4, [sp, #116]	; 0x74
   12e50:	cmp	r2, #58	; 0x3a
   12e54:	str	r3, [sp, #24]
   12e58:	str	r1, [sp, #20]
   12e5c:	ldr	r3, [r4, #4]
   12e60:	moveq	r3, #0
   12e64:	subs	r6, r0, #0
   12e68:	str	r3, [sp, #8]
   12e6c:	ble	130c8 <fputs@plt+0x9fb0>
   12e70:	ldr	r3, [r4]
   12e74:	mov	r2, #0
   12e78:	str	r2, [r4, #12]
   12e7c:	cmp	r3, r2
   12e80:	beq	13020 <fputs@plt+0x9f08>
   12e84:	ldr	r2, [r4, #16]
   12e88:	cmp	r2, #0
   12e8c:	bne	12ef8 <fputs@plt+0x9de0>
   12e90:	ldr	r0, [sp, #112]	; 0x70
   12e94:	str	r3, [r4, #36]	; 0x24
   12e98:	cmp	r0, #0
   12e9c:	str	r3, [r4, #32]
   12ea0:	mov	r3, #0
   12ea4:	str	r3, [r4, #20]
   12ea8:	movne	r0, #1
   12eac:	beq	13100 <fputs@plt+0x9fe8>
   12eb0:	str	r0, [r4, #28]
   12eb4:	ldrb	r3, [r9]
   12eb8:	cmp	r3, #45	; 0x2d
   12ebc:	addeq	r9, r9, #1
   12ec0:	moveq	r3, #2
   12ec4:	streq	r3, [r4, #24]
   12ec8:	beq	12ef0 <fputs@plt+0x9dd8>
   12ecc:	cmp	r3, #43	; 0x2b
   12ed0:	addeq	r9, r9, #1
   12ed4:	moveq	r3, #0
   12ed8:	streq	r3, [r4, #24]
   12edc:	beq	12ef0 <fputs@plt+0x9dd8>
   12ee0:	cmp	r0, #0
   12ee4:	movne	r3, #0
   12ee8:	moveq	r3, #1
   12eec:	str	r3, [r4, #24]
   12ef0:	mov	r3, #1
   12ef4:	str	r3, [r4, #16]
   12ef8:	ldr	r7, [r4, #20]
   12efc:	cmp	r7, #0
   12f00:	beq	1302c <fputs@plt+0x9f14>
   12f04:	ldrb	r3, [r7]
   12f08:	cmp	r3, #0
   12f0c:	beq	1302c <fputs@plt+0x9f14>
   12f10:	ldr	r3, [sp, #24]
   12f14:	cmp	r3, #0
   12f18:	beq	12f80 <fputs@plt+0x9e68>
   12f1c:	ldr	r3, [r4]
   12f20:	ldr	r0, [sp, #20]
   12f24:	str	r3, [sp, #12]
   12f28:	ldr	r3, [r0, r3, lsl #2]
   12f2c:	str	r3, [sp, #28]
   12f30:	ldr	r3, [sp, #12]
   12f34:	lsl	r3, r3, #2
   12f38:	str	r3, [sp, #60]	; 0x3c
   12f3c:	ldr	r3, [sp, #28]
   12f40:	ldrb	r3, [r3, #1]
   12f44:	cmp	r3, #45	; 0x2d
   12f48:	str	r3, [sp, #32]
   12f4c:	beq	13198 <fputs@plt+0xa080>
   12f50:	ldr	r3, [sp, #108]	; 0x6c
   12f54:	cmp	r3, #0
   12f58:	beq	12f80 <fputs@plt+0x9e68>
   12f5c:	ldr	r0, [sp, #28]
   12f60:	ldrb	r3, [r0, #2]
   12f64:	cmp	r3, #0
   12f68:	bne	13198 <fputs@plt+0xa080>
   12f6c:	mov	r0, r9
   12f70:	ldr	r1, [sp, #32]
   12f74:	bl	8f14 <strchr@plt>
   12f78:	cmp	r0, #0
   12f7c:	beq	13198 <fputs@plt+0xa080>
   12f80:	add	r8, r7, #1
   12f84:	str	r8, [r4, #20]
   12f88:	ldrb	r7, [r7]
   12f8c:	mov	r0, r9
   12f90:	mov	r1, r7
   12f94:	mov	r5, r7
   12f98:	bl	8f14 <strchr@plt>
   12f9c:	ldrb	r3, [r8]
   12fa0:	cmp	r3, #0
   12fa4:	ldreq	r3, [r4]
   12fa8:	addeq	r3, r3, #1
   12fac:	streq	r3, [r4]
   12fb0:	cmp	r0, #0
   12fb4:	cmpne	r7, #58	; 0x3a
   12fb8:	bne	1314c <fputs@plt+0xa034>
   12fbc:	ldr	r3, [sp, #8]
   12fc0:	cmp	r3, #0
   12fc4:	beq	1300c <fputs@plt+0x9ef4>
   12fc8:	ldr	r3, [r4, #28]
   12fcc:	movw	r1, #12368	; 0x3050
   12fd0:	movt	r1, #2
   12fd4:	cmp	r3, #0
   12fd8:	ldreq	r0, [sp, #20]
   12fdc:	movwne	r2, #29068	; 0x718c
   12fe0:	ldrne	lr, [sp, #20]
   12fe4:	movweq	r2, #29096	; 0x71a8
   12fe8:	ldrne	r0, [r1]
   12fec:	movtne	r2, #1
   12ff0:	ldreq	r3, [r0]
   12ff4:	movteq	r2, #1
   12ff8:	ldreq	r0, [r1]
   12ffc:	mov	r1, #1
   13000:	ldrne	r3, [lr]
   13004:	str	r7, [sp]
   13008:	bl	9034 <__fprintf_chk@plt>
   1300c:	str	r7, [r4, #8]
   13010:	mov	r5, #63	; 0x3f
   13014:	mov	r0, r5
   13018:	add	sp, sp, #68	; 0x44
   1301c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13020:	mov	r3, #1
   13024:	str	r3, [r4]
   13028:	b	12e90 <fputs@plt+0x9d78>
   1302c:	ldr	r2, [r4]
   13030:	ldr	r3, [r4, #36]	; 0x24
   13034:	cmp	r3, r2
   13038:	ldr	r3, [r4, #32]
   1303c:	strgt	r2, [r4, #36]	; 0x24
   13040:	cmp	r2, r3
   13044:	ldr	r3, [r4, #24]
   13048:	strlt	r2, [r4, #32]
   1304c:	cmp	r3, #1
   13050:	beq	1334c <fputs@plt+0xa234>
   13054:	cmp	r6, r2
   13058:	beq	13340 <fputs@plt+0xa228>
   1305c:	ldr	r0, [sp, #20]
   13060:	ldr	r3, [r0, r2, lsl #2]
   13064:	ldrb	r1, [r3]
   13068:	cmp	r1, #45	; 0x2d
   1306c:	bne	130d8 <fputs@plt+0x9fc0>
   13070:	ldrb	r1, [r3, #1]
   13074:	cmp	r1, #45	; 0x2d
   13078:	bne	13118 <fputs@plt+0xa000>
   1307c:	ldrb	r1, [r3, #2]
   13080:	cmp	r1, #0
   13084:	bne	13118 <fputs@plt+0xa000>
   13088:	ldr	r3, [r4, #32]
   1308c:	add	r2, r2, #1
   13090:	ldr	r1, [r4, #36]	; 0x24
   13094:	str	r2, [r4]
   13098:	cmp	r3, r1
   1309c:	beq	134f0 <fputs@plt+0xa3d8>
   130a0:	cmp	r2, r1
   130a4:	beq	130b4 <fputs@plt+0x9f9c>
   130a8:	mov	r1, r4
   130ac:	bl	12d5c <fputs@plt+0x9c44>
   130b0:	ldr	r3, [r4, #32]
   130b4:	mov	r2, r6
   130b8:	str	r6, [r4, #36]	; 0x24
   130bc:	str	r6, [r4]
   130c0:	cmp	r2, r3
   130c4:	strne	r3, [r4]
   130c8:	mvn	r5, #0
   130cc:	mov	r0, r5
   130d0:	add	sp, sp, #68	; 0x44
   130d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   130d8:	ldr	r1, [r4, #24]
   130dc:	cmp	r1, #0
   130e0:	beq	130c8 <fputs@plt+0x9fb0>
   130e4:	mov	r5, #1
   130e8:	add	r2, r2, #1
   130ec:	str	r3, [r4, #12]
   130f0:	str	r2, [r4]
   130f4:	mov	r0, r5
   130f8:	add	sp, sp, #68	; 0x44
   130fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13100:	movw	r0, #28820	; 0x7094
   13104:	movt	r0, #1
   13108:	bl	8ef0 <getenv@plt>
   1310c:	adds	r0, r0, #0
   13110:	movne	r0, #1
   13114:	b	12eb0 <fputs@plt+0x9d98>
   13118:	ldrb	r1, [r3, #1]
   1311c:	cmp	r1, #0
   13120:	beq	130d8 <fputs@plt+0x9fc0>
   13124:	ldr	r2, [sp, #24]
   13128:	cmp	r2, #0
   1312c:	moveq	r7, #1
   13130:	beq	13140 <fputs@plt+0xa028>
   13134:	cmp	r1, #45	; 0x2d
   13138:	moveq	r7, #2
   1313c:	movne	r7, #1
   13140:	add	r7, r3, r7
   13144:	str	r7, [r4, #20]
   13148:	b	12f10 <fputs@plt+0x9df8>
   1314c:	ldrb	r3, [r0]
   13150:	cmp	r3, #87	; 0x57
   13154:	ldrb	r3, [r0, #1]
   13158:	beq	134fc <fputs@plt+0xa3e4>
   1315c:	cmp	r3, #58	; 0x3a
   13160:	bne	130f4 <fputs@plt+0x9fdc>
   13164:	ldrb	r3, [r0, #2]
   13168:	cmp	r3, #58	; 0x3a
   1316c:	ldrb	r3, [r8]
   13170:	beq	13724 <fputs@plt+0xa60c>
   13174:	cmp	r3, #0
   13178:	ldr	r3, [r4]
   1317c:	beq	136d0 <fputs@plt+0xa5b8>
   13180:	add	r3, r3, #1
   13184:	str	r8, [r4, #12]
   13188:	str	r3, [r4]
   1318c:	mov	r3, #0
   13190:	str	r3, [r4, #20]
   13194:	b	130f4 <fputs@plt+0x9fdc>
   13198:	ldrb	r3, [r7]
   1319c:	cmp	r3, #61	; 0x3d
   131a0:	cmpne	r3, #0
   131a4:	str	r3, [sp, #36]	; 0x24
   131a8:	beq	13640 <fputs@plt+0xa528>
   131ac:	add	r3, r7, #1
   131b0:	mov	r1, r3
   131b4:	ldrb	r2, [r3], #1
   131b8:	cmp	r2, #61	; 0x3d
   131bc:	cmpne	r2, #0
   131c0:	bne	131b0 <fputs@plt+0xa098>
   131c4:	str	r1, [sp, #40]	; 0x28
   131c8:	ldr	r3, [sp, #24]
   131cc:	ldr	fp, [r3]
   131d0:	cmp	fp, #0
   131d4:	beq	13648 <fputs@plt+0xa530>
   131d8:	ldr	sl, [sp, #24]
   131dc:	mov	r5, #0
   131e0:	ldr	r3, [sp, #40]	; 0x28
   131e4:	mvn	lr, #0
   131e8:	str	r6, [sp, #44]	; 0x2c
   131ec:	mov	r6, fp
   131f0:	str	r9, [sp, #48]	; 0x30
   131f4:	rsb	r8, r7, r3
   131f8:	str	r4, [sp, #52]	; 0x34
   131fc:	mov	fp, r5
   13200:	str	lr, [sp, #56]	; 0x38
   13204:	mov	r9, sl
   13208:	mov	r4, r5
   1320c:	b	13240 <fputs@plt+0xa128>
   13210:	ldr	r3, [sp, #108]	; 0x6c
   13214:	cmp	r3, #0
   13218:	bne	1322c <fputs@plt+0xa114>
   1321c:	ldr	r2, [fp, #4]
   13220:	ldr	r3, [r9, #4]
   13224:	cmp	r2, r3
   13228:	beq	1331c <fputs@plt+0xa204>
   1322c:	mov	r4, #1
   13230:	ldr	r6, [r9, #16]!
   13234:	add	r5, r5, #1
   13238:	cmp	r6, #0
   1323c:	beq	1328c <fputs@plt+0xa174>
   13240:	mov	r0, r6
   13244:	mov	r1, r7
   13248:	mov	r2, r8
   1324c:	mov	sl, r9
   13250:	bl	90b8 <strncmp@plt>
   13254:	cmp	r0, #0
   13258:	bne	13230 <fputs@plt+0xa118>
   1325c:	mov	r0, r6
   13260:	bl	8f8c <strlen@plt>
   13264:	cmp	r0, r8
   13268:	beq	1348c <fputs@plt+0xa374>
   1326c:	cmp	fp, #0
   13270:	bne	13210 <fputs@plt+0xa0f8>
   13274:	mov	fp, r9
   13278:	ldr	r6, [r9, #16]!
   1327c:	str	r5, [sp, #56]	; 0x38
   13280:	add	r5, r5, #1
   13284:	cmp	r6, #0
   13288:	bne	13240 <fputs@plt+0xa128>
   1328c:	mov	r3, r4
   13290:	cmp	r3, #0
   13294:	ldr	r6, [sp, #44]	; 0x2c
   13298:	ldr	r9, [sp, #48]	; 0x30
   1329c:	ldr	r4, [sp, #52]	; 0x34
   132a0:	beq	133d0 <fputs@plt+0xa2b8>
   132a4:	ldr	r3, [sp, #8]
   132a8:	cmp	r3, #0
   132ac:	beq	132e8 <fputs@plt+0xa1d0>
   132b0:	movw	r1, #12368	; 0x3050
   132b4:	movt	r1, #2
   132b8:	ldr	lr, [sp, #20]
   132bc:	movw	r2, #28836	; 0x70a4
   132c0:	ldr	r0, [r1]
   132c4:	movt	r2, #1
   132c8:	ldr	r1, [sp, #28]
   132cc:	ldr	r3, [lr]
   132d0:	str	r1, [sp]
   132d4:	mov	r1, #1
   132d8:	bl	9034 <__fprintf_chk@plt>
   132dc:	ldr	r3, [r4]
   132e0:	ldr	r7, [r4, #20]
   132e4:	str	r3, [sp, #12]
   132e8:	mov	r0, r7
   132ec:	mov	r5, #63	; 0x3f
   132f0:	bl	8f8c <strlen@plt>
   132f4:	ldr	r3, [sp, #12]
   132f8:	add	r2, r3, #1
   132fc:	mov	r3, #0
   13300:	str	r2, [r4]
   13304:	str	r3, [r4, #8]
   13308:	add	r0, r7, r0
   1330c:	str	r0, [r4, #20]
   13310:	mov	r0, r5
   13314:	add	sp, sp, #68	; 0x44
   13318:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1331c:	ldr	r2, [fp, #8]
   13320:	ldr	r3, [r9, #8]
   13324:	cmp	r2, r3
   13328:	bne	1322c <fputs@plt+0xa114>
   1332c:	ldr	r2, [fp, #12]
   13330:	ldr	r3, [r9, #12]
   13334:	cmp	r2, r3
   13338:	movne	r4, #1
   1333c:	b	13230 <fputs@plt+0xa118>
   13340:	ldr	r2, [r4, #36]	; 0x24
   13344:	ldr	r3, [r4, #32]
   13348:	b	130c0 <fputs@plt+0x9fa8>
   1334c:	ldr	r1, [r4, #32]
   13350:	ldr	r3, [r4, #36]	; 0x24
   13354:	cmp	r1, r3
   13358:	beq	134e4 <fputs@plt+0xa3cc>
   1335c:	cmp	r2, r3
   13360:	beq	13374 <fputs@plt+0xa25c>
   13364:	ldr	r0, [sp, #20]
   13368:	mov	r1, r4
   1336c:	bl	12d5c <fputs@plt+0x9c44>
   13370:	ldr	r2, [r4]
   13374:	cmp	r6, r2
   13378:	ble	1371c <fputs@plt+0xa604>
   1337c:	sub	r1, r2, #-1073741823	; 0xc0000001
   13380:	mov	r3, r2
   13384:	ldr	r2, [sp, #20]
   13388:	add	r1, r2, r1, lsl #2
   1338c:	b	133a0 <fputs@plt+0xa288>
   13390:	add	r3, r3, #1
   13394:	str	r3, [r4]
   13398:	cmp	r3, r6
   1339c:	beq	133c4 <fputs@plt+0xa2ac>
   133a0:	ldr	r2, [r1, #4]!
   133a4:	ldrb	r0, [r2]
   133a8:	cmp	r0, #45	; 0x2d
   133ac:	bne	13390 <fputs@plt+0xa278>
   133b0:	ldrb	r2, [r2, #1]
   133b4:	cmp	r2, #0
   133b8:	beq	13390 <fputs@plt+0xa278>
   133bc:	ldr	r2, [r4]
   133c0:	b	133c8 <fputs@plt+0xa2b0>
   133c4:	mov	r2, r3
   133c8:	str	r3, [r4, #36]	; 0x24
   133cc:	b	13054 <fputs@plt+0x9f3c>
   133d0:	cmp	fp, #0
   133d4:	beq	13648 <fputs@plt+0xa530>
   133d8:	ldr	r5, [sp, #56]	; 0x38
   133dc:	mov	sl, fp
   133e0:	ldr	r0, [sp, #40]	; 0x28
   133e4:	ldr	lr, [sp, #12]
   133e8:	add	r3, lr, #1
   133ec:	str	r3, [r4]
   133f0:	ldrb	r2, [r0]
   133f4:	cmp	r2, #0
   133f8:	beq	1349c <fputs@plt+0xa384>
   133fc:	ldr	r3, [sl, #4]
   13400:	cmp	r3, #0
   13404:	addne	r3, r0, #1
   13408:	strne	r3, [r4, #12]
   1340c:	bne	134a8 <fputs@plt+0xa390>
   13410:	ldr	r3, [sp, #8]
   13414:	cmp	r3, #0
   13418:	beq	1346c <fputs@plt+0xa354>
   1341c:	ldr	r0, [sp, #20]
   13420:	ldr	lr, [sp, #60]	; 0x3c
   13424:	ldr	r3, [r0, lr]
   13428:	ldrb	r2, [r3, #1]
   1342c:	cmp	r2, #45	; 0x2d
   13430:	beq	1379c <fputs@plt+0xa684>
   13434:	ldrb	ip, [r3]
   13438:	movw	r0, #12368	; 0x3050
   1343c:	ldr	r1, [sp, #20]
   13440:	movt	r0, #2
   13444:	movw	r2, #28916	; 0x70f4
   13448:	movt	r2, #1
   1344c:	ldr	r3, [r1]
   13450:	mov	r1, #1
   13454:	str	ip, [sp]
   13458:	ldr	ip, [sl]
   1345c:	ldr	r0, [r0]
   13460:	str	ip, [sp, #4]
   13464:	bl	9034 <__fprintf_chk@plt>
   13468:	ldr	r7, [r4, #20]
   1346c:	mov	r0, r7
   13470:	mov	r5, #63	; 0x3f
   13474:	bl	8f8c <strlen@plt>
   13478:	ldr	r3, [sl, #12]
   1347c:	str	r3, [r4, #8]
   13480:	add	r0, r7, r0
   13484:	str	r0, [r4, #20]
   13488:	b	130f4 <fputs@plt+0x9fdc>
   1348c:	ldr	r6, [sp, #44]	; 0x2c
   13490:	ldr	r9, [sp, #48]	; 0x30
   13494:	ldr	r4, [sp, #52]	; 0x34
   13498:	b	133e0 <fputs@plt+0xa2c8>
   1349c:	ldr	r1, [sl, #4]
   134a0:	cmp	r1, #1
   134a4:	beq	136f0 <fputs@plt+0xa5d8>
   134a8:	mov	r0, r7
   134ac:	bl	8f8c <strlen@plt>
   134b0:	ldr	r1, [sp, #104]	; 0x68
   134b4:	cmp	r1, #0
   134b8:	add	r0, r7, r0
   134bc:	str	r0, [r4, #20]
   134c0:	beq	134c8 <fputs@plt+0xa3b0>
   134c4:	str	r5, [r1]
   134c8:	ldr	r3, [sl, #8]
   134cc:	cmp	r3, #0
   134d0:	ldrne	r2, [sl, #12]
   134d4:	movne	r5, #0
   134d8:	ldreq	r5, [sl, #12]
   134dc:	strne	r2, [r3]
   134e0:	b	130f4 <fputs@plt+0x9fdc>
   134e4:	cmp	r2, r1
   134e8:	strne	r2, [r4, #32]
   134ec:	b	13374 <fputs@plt+0xa25c>
   134f0:	mov	r3, r2
   134f4:	str	r2, [r4, #32]
   134f8:	b	130b4 <fputs@plt+0x9f9c>
   134fc:	cmp	r3, #59	; 0x3b
   13500:	bne	1315c <fputs@plt+0xa044>
   13504:	ldrb	r3, [r8]
   13508:	cmp	r3, #0
   1350c:	ldr	r3, [r4]
   13510:	beq	13778 <fputs@plt+0xa660>
   13514:	add	r3, r3, #1
   13518:	str	r8, [sp, #16]
   1351c:	str	r8, [r4, #12]
   13520:	str	r3, [r4]
   13524:	ldr	r3, [sp, #16]
   13528:	str	r3, [r4, #20]
   1352c:	ldrb	r7, [r3]
   13530:	cmp	r7, #61	; 0x3d
   13534:	cmpne	r7, #0
   13538:	beq	139e0 <fputs@plt+0xa8c8>
   1353c:	add	r3, r3, #1
   13540:	mov	r2, r3
   13544:	ldrb	r7, [r3], #1
   13548:	cmp	r7, #61	; 0x3d
   1354c:	cmpne	r7, #0
   13550:	bne	13540 <fputs@plt+0xa428>
   13554:	str	r2, [sp, #12]
   13558:	ldr	r3, [sp, #24]
   1355c:	ldr	sl, [r3]
   13560:	cmp	sl, #0
   13564:	beq	13a18 <fputs@plt+0xa900>
   13568:	ldr	fp, [sp, #24]
   1356c:	mov	r5, #0
   13570:	ldr	lr, [sp, #16]
   13574:	ldr	r3, [sp, #12]
   13578:	str	r7, [sp, #28]
   1357c:	rsb	r8, lr, r3
   13580:	str	r6, [sp, #32]
   13584:	str	r9, [sp, #36]	; 0x24
   13588:	mov	r7, lr
   1358c:	str	r4, [sp, #40]	; 0x28
   13590:	mov	r6, r5
   13594:	mov	r4, fp
   13598:	mov	r9, sl
   1359c:	mov	fp, r5
   135a0:	str	r5, [sp, #24]
   135a4:	mov	r0, r9
   135a8:	mov	r1, r7
   135ac:	mov	r2, r8
   135b0:	mov	sl, r4
   135b4:	bl	90b8 <strncmp@plt>
   135b8:	cmp	r0, #0
   135bc:	mov	r0, r9
   135c0:	bne	135e0 <fputs@plt+0xa4c8>
   135c4:	bl	8f8c <strlen@plt>
   135c8:	cmp	r8, r0
   135cc:	beq	13820 <fputs@plt+0xa708>
   135d0:	cmp	fp, #0
   135d4:	streq	r5, [sp, #24]
   135d8:	movne	r6, #1
   135dc:	moveq	fp, r4
   135e0:	ldr	r9, [r4, #16]!
   135e4:	add	r5, r5, #1
   135e8:	cmp	r9, #0
   135ec:	bne	135a4 <fputs@plt+0xa48c>
   135f0:	mov	ip, r6
   135f4:	cmp	ip, #0
   135f8:	ldr	r7, [sp, #28]
   135fc:	ldr	r6, [sp, #32]
   13600:	ldr	r9, [sp, #36]	; 0x24
   13604:	ldr	r4, [sp, #40]	; 0x28
   13608:	beq	138a4 <fputs@plt+0xa78c>
   1360c:	ldr	r3, [sp, #8]
   13610:	cmp	r3, #0
   13614:	bne	138b8 <fputs@plt+0xa7a0>
   13618:	ldr	r6, [sp, #16]
   1361c:	mov	r0, r6
   13620:	mov	r5, #63	; 0x3f
   13624:	bl	8f8c <strlen@plt>
   13628:	ldr	r3, [r4]
   1362c:	add	r3, r3, #1
   13630:	str	r3, [r4]
   13634:	add	r0, r6, r0
   13638:	str	r0, [r4, #20]
   1363c:	b	130f4 <fputs@plt+0x9fdc>
   13640:	str	r7, [sp, #40]	; 0x28
   13644:	b	131c8 <fputs@plt+0xa0b0>
   13648:	ldr	r3, [sp, #108]	; 0x6c
   1364c:	cmp	r3, #0
   13650:	bne	137cc <fputs@plt+0xa6b4>
   13654:	ldr	r3, [sp, #8]
   13658:	cmp	r3, #0
   1365c:	beq	136a8 <fputs@plt+0xa590>
   13660:	ldr	r3, [sp, #32]
   13664:	cmp	r3, #45	; 0x2d
   13668:	beq	138fc <fputs@plt+0xa7e4>
   1366c:	ldr	r0, [sp, #28]
   13670:	movw	r1, #12368	; 0x3050
   13674:	ldr	lr, [sp, #20]
   13678:	movt	r1, #2
   1367c:	movw	r2, #29036	; 0x716c
   13680:	movt	r2, #1
   13684:	ldrb	ip, [r0]
   13688:	ldr	r3, [lr]
   1368c:	ldr	r0, [r1]
   13690:	mov	r1, #1
   13694:	str	r7, [sp, #4]
   13698:	str	ip, [sp]
   1369c:	bl	9034 <__fprintf_chk@plt>
   136a0:	ldr	r3, [r4]
   136a4:	str	r3, [sp, #12]
   136a8:	ldr	r3, [sp, #12]
   136ac:	mov	r5, #63	; 0x3f
   136b0:	add	r2, r3, #1
   136b4:	movw	r3, #26716	; 0x685c
   136b8:	str	r2, [r4]
   136bc:	movt	r3, #1
   136c0:	mov	r2, #0
   136c4:	str	r3, [r4, #20]
   136c8:	str	r2, [r4, #8]
   136cc:	b	130f4 <fputs@plt+0x9fdc>
   136d0:	cmp	r3, r6
   136d4:	beq	137fc <fputs@plt+0xa6e4>
   136d8:	ldr	r0, [sp, #20]
   136dc:	ldr	r2, [r0, r3, lsl #2]
   136e0:	add	r3, r3, #1
   136e4:	str	r3, [r4]
   136e8:	str	r2, [r4, #12]
   136ec:	b	1318c <fputs@plt+0xa074>
   136f0:	cmp	r6, r3
   136f4:	ble	13740 <fputs@plt+0xa628>
   136f8:	ldr	r2, [sp, #20]
   136fc:	ldr	lr, [sp, #60]	; 0x3c
   13700:	ldr	r0, [sp, #12]
   13704:	add	r3, r2, lr
   13708:	add	r2, r0, #2
   1370c:	str	r2, [r4]
   13710:	ldr	r3, [r3, #4]
   13714:	str	r3, [r4, #12]
   13718:	b	134a8 <fputs@plt+0xa390>
   1371c:	mov	r3, r2
   13720:	b	133c8 <fputs@plt+0xa2b0>
   13724:	cmp	r3, #0
   13728:	strne	r8, [r4, #12]
   1372c:	streq	r3, [r4, #12]
   13730:	ldrne	r3, [r4]
   13734:	addne	r3, r3, #1
   13738:	strne	r3, [r4]
   1373c:	b	1318c <fputs@plt+0xa074>
   13740:	ldr	r3, [sp, #8]
   13744:	cmp	r3, #0
   13748:	bne	13930 <fputs@plt+0xa818>
   1374c:	mov	r0, r7
   13750:	bl	8f8c <strlen@plt>
   13754:	ldr	r3, [sl, #12]
   13758:	str	r3, [r4, #8]
   1375c:	add	r0, r7, r0
   13760:	str	r0, [r4, #20]
   13764:	ldrb	r3, [r9]
   13768:	cmp	r3, #58	; 0x3a
   1376c:	bne	13010 <fputs@plt+0x9ef8>
   13770:	mov	r5, #58	; 0x3a
   13774:	b	130f4 <fputs@plt+0x9fdc>
   13778:	cmp	r3, r6
   1377c:	beq	13994 <fputs@plt+0xa87c>
   13780:	ldr	r0, [sp, #20]
   13784:	ldr	r2, [r0, r3, lsl #2]
   13788:	add	r3, r3, #1
   1378c:	str	r3, [r4]
   13790:	str	r2, [sp, #16]
   13794:	str	r2, [r4, #12]
   13798:	b	13524 <fputs@plt+0xa40c>
   1379c:	ldr	ip, [sl]
   137a0:	movw	r1, #12368	; 0x3050
   137a4:	movt	r1, #2
   137a8:	ldr	r3, [r0]
   137ac:	movw	r2, #28868	; 0x70c4
   137b0:	movt	r2, #1
   137b4:	ldr	r0, [r1]
   137b8:	mov	r1, #1
   137bc:	str	ip, [sp]
   137c0:	bl	9034 <__fprintf_chk@plt>
   137c4:	ldr	r7, [r4, #20]
   137c8:	b	1346c <fputs@plt+0xa354>
   137cc:	ldr	r3, [sp, #32]
   137d0:	cmp	r3, #45	; 0x2d
   137d4:	beq	138f0 <fputs@plt+0xa7d8>
   137d8:	ldr	r1, [sp, #36]	; 0x24
   137dc:	mov	r0, r9
   137e0:	bl	8f14 <strchr@plt>
   137e4:	cmp	r0, #0
   137e8:	bne	12f80 <fputs@plt+0x9e68>
   137ec:	ldr	r3, [sp, #8]
   137f0:	cmp	r3, #0
   137f4:	bne	1366c <fputs@plt+0xa554>
   137f8:	b	136a8 <fputs@plt+0xa590>
   137fc:	ldr	r3, [sp, #8]
   13800:	cmp	r3, #0
   13804:	bne	139ec <fputs@plt+0xa8d4>
   13808:	str	r7, [r4, #8]
   1380c:	ldrb	r5, [r9]
   13810:	cmp	r5, #58	; 0x3a
   13814:	movne	r5, #63	; 0x3f
   13818:	moveq	r5, #58	; 0x3a
   1381c:	b	1318c <fputs@plt+0xa074>
   13820:	ldr	r7, [sp, #28]
   13824:	ldr	r6, [sp, #32]
   13828:	ldr	r9, [sp, #36]	; 0x24
   1382c:	ldr	r4, [sp, #40]	; 0x28
   13830:	cmp	r7, #0
   13834:	beq	13964 <fputs@plt+0xa84c>
   13838:	ldr	r3, [sl, #4]
   1383c:	cmp	r3, #0
   13840:	ldrne	r0, [sp, #12]
   13844:	addne	r3, r0, #1
   13848:	strne	r3, [r4, #12]
   1384c:	bne	13970 <fputs@plt+0xa858>
   13850:	ldr	r3, [sp, #8]
   13854:	cmp	r3, #0
   13858:	beq	13888 <fputs@plt+0xa770>
   1385c:	ldr	ip, [sl]
   13860:	movw	r0, #12368	; 0x3050
   13864:	ldr	lr, [sp, #20]
   13868:	movt	r0, #2
   1386c:	movw	r2, #29200	; 0x7210
   13870:	mov	r1, #1
   13874:	movt	r2, #1
   13878:	ldr	r3, [lr]
   1387c:	str	ip, [sp]
   13880:	ldr	r0, [r0]
   13884:	bl	9034 <__fprintf_chk@plt>
   13888:	ldr	r6, [r4, #20]
   1388c:	mov	r5, #63	; 0x3f
   13890:	mov	r0, r6
   13894:	bl	8f8c <strlen@plt>
   13898:	add	r0, r6, r0
   1389c:	str	r0, [r4, #20]
   138a0:	b	130f4 <fputs@plt+0x9fdc>
   138a4:	cmp	fp, #0
   138a8:	beq	13a18 <fputs@plt+0xa900>
   138ac:	ldr	r5, [sp, #24]
   138b0:	mov	sl, fp
   138b4:	b	13830 <fputs@plt+0xa718>
   138b8:	ldr	ip, [r4]
   138bc:	movw	r0, #12368	; 0x3050
   138c0:	ldr	lr, [sp, #20]
   138c4:	movt	r0, #2
   138c8:	movw	r2, #29164	; 0x71ec
   138cc:	mov	r1, #1
   138d0:	ldr	r0, [r0]
   138d4:	movt	r2, #1
   138d8:	ldr	ip, [lr, ip, lsl #2]
   138dc:	ldr	r3, [lr]
   138e0:	str	ip, [sp]
   138e4:	bl	9034 <__fprintf_chk@plt>
   138e8:	ldr	r6, [r4, #20]
   138ec:	b	1361c <fputs@plt+0xa504>
   138f0:	ldr	r3, [sp, #8]
   138f4:	cmp	r3, #0
   138f8:	beq	136a8 <fputs@plt+0xa590>
   138fc:	ldr	lr, [sp, #20]
   13900:	movw	r1, #12368	; 0x3050
   13904:	movt	r1, #2
   13908:	movw	r2, #29004	; 0x714c
   1390c:	movt	r2, #1
   13910:	ldr	r3, [lr]
   13914:	ldr	r0, [r1]
   13918:	mov	r1, #1
   1391c:	str	r7, [sp]
   13920:	bl	9034 <__fprintf_chk@plt>
   13924:	ldr	r3, [r4]
   13928:	str	r3, [sp, #12]
   1392c:	b	136a8 <fputs@plt+0xa590>
   13930:	ldr	lr, [sp, #20]
   13934:	movw	r0, #12368	; 0x3050
   13938:	ldr	r3, [sp, #60]	; 0x3c
   1393c:	movt	r0, #2
   13940:	movw	r2, #28964	; 0x7124
   13944:	movt	r2, #1
   13948:	ldr	r0, [r0]
   1394c:	ldr	ip, [lr, r3]
   13950:	ldr	r3, [lr]
   13954:	str	ip, [sp]
   13958:	bl	9034 <__fprintf_chk@plt>
   1395c:	ldr	r7, [r4, #20]
   13960:	b	1374c <fputs@plt+0xa634>
   13964:	ldr	r1, [sl, #4]
   13968:	cmp	r1, #1
   1396c:	beq	13a28 <fputs@plt+0xa910>
   13970:	ldr	r0, [sp, #16]
   13974:	bl	8f8c <strlen@plt>
   13978:	ldr	r1, [sp, #104]	; 0x68
   1397c:	ldr	r3, [sp, #16]
   13980:	cmp	r1, #0
   13984:	add	r0, r3, r0
   13988:	str	r0, [r4, #20]
   1398c:	bne	134c4 <fputs@plt+0xa3ac>
   13990:	b	134c8 <fputs@plt+0xa3b0>
   13994:	ldr	r3, [sp, #8]
   13998:	cmp	r3, #0
   1399c:	beq	139c8 <fputs@plt+0xa8b0>
   139a0:	ldr	lr, [sp, #20]
   139a4:	movw	r1, #12368	; 0x3050
   139a8:	movt	r1, #2
   139ac:	str	r7, [sp]
   139b0:	movw	r2, #29124	; 0x71c4
   139b4:	movt	r2, #1
   139b8:	ldr	r0, [r1]
   139bc:	mov	r1, #1
   139c0:	ldr	r3, [lr]
   139c4:	bl	9034 <__fprintf_chk@plt>
   139c8:	str	r7, [r4, #8]
   139cc:	ldrb	r5, [r9]
   139d0:	cmp	r5, #58	; 0x3a
   139d4:	movne	r5, #63	; 0x3f
   139d8:	moveq	r5, #58	; 0x3a
   139dc:	b	130f4 <fputs@plt+0x9fdc>
   139e0:	ldr	r3, [sp, #16]
   139e4:	str	r3, [sp, #12]
   139e8:	b	13558 <fputs@plt+0xa440>
   139ec:	ldr	lr, [sp, #20]
   139f0:	movw	r1, #12368	; 0x3050
   139f4:	movt	r1, #2
   139f8:	str	r7, [sp]
   139fc:	movw	r2, #29124	; 0x71c4
   13a00:	movt	r2, #1
   13a04:	ldr	r3, [lr]
   13a08:	ldr	r0, [r1]
   13a0c:	mov	r1, #1
   13a10:	bl	9034 <__fprintf_chk@plt>
   13a14:	b	13808 <fputs@plt+0xa6f0>
   13a18:	mov	r3, #0
   13a1c:	mov	r5, #87	; 0x57
   13a20:	str	r3, [r4, #20]
   13a24:	b	130f4 <fputs@plt+0x9fdc>
   13a28:	ldr	r3, [r4]
   13a2c:	cmp	r6, r3
   13a30:	ble	13a4c <fputs@plt+0xa934>
   13a34:	ldr	r0, [sp, #20]
   13a38:	ldr	r2, [r0, r3, lsl #2]
   13a3c:	add	r3, r3, #1
   13a40:	str	r3, [r4]
   13a44:	str	r2, [r4, #12]
   13a48:	b	13970 <fputs@plt+0xa858>
   13a4c:	ldr	r2, [sp, #8]
   13a50:	cmp	r2, #0
   13a54:	beq	13a84 <fputs@plt+0xa96c>
   13a58:	ldr	lr, [sp, #20]
   13a5c:	sub	r3, r3, #-1073741823	; 0xc0000001
   13a60:	movw	r0, #12368	; 0x3050
   13a64:	movt	r0, #2
   13a68:	movw	r2, #28964	; 0x7124
   13a6c:	movt	r2, #1
   13a70:	ldr	ip, [lr, r3, lsl #2]
   13a74:	ldr	r0, [r0]
   13a78:	ldr	r3, [lr]
   13a7c:	str	ip, [sp]
   13a80:	bl	9034 <__fprintf_chk@plt>
   13a84:	ldr	r5, [r4, #20]
   13a88:	mov	r0, r5
   13a8c:	bl	8f8c <strlen@plt>
   13a90:	add	r0, r5, r0
   13a94:	str	r0, [r4, #20]
   13a98:	ldrb	r3, [r9]
   13a9c:	cmp	r3, #58	; 0x3a
   13aa0:	bne	13010 <fputs@plt+0x9ef8>
   13aa4:	b	13770 <fputs@plt+0xa658>
   13aa8:	push	{r4, r5, r6, r7, r8, lr}
   13aac:	sub	sp, sp, #16
   13ab0:	movw	r5, #8468	; 0x2114
   13ab4:	movt	r5, #2
   13ab8:	ldr	r8, [sp, #40]	; 0x28
   13abc:	movw	r4, #23608	; 0x5c38
   13ac0:	ldr	r7, [sp, #44]	; 0x2c
   13ac4:	movt	r4, #2
   13ac8:	ldr	r6, [sp, #48]	; 0x30
   13acc:	ldr	ip, [r5, #4]
   13ad0:	ldr	lr, [r5]
   13ad4:	str	r4, [sp, #12]
   13ad8:	str	r8, [sp]
   13adc:	str	r7, [sp, #4]
   13ae0:	str	r6, [sp, #8]
   13ae4:	str	ip, [r4, #4]
   13ae8:	str	lr, [r4]
   13aec:	bl	12e3c <fputs@plt+0x9d24>
   13af0:	ldr	ip, [r4]
   13af4:	movw	r3, #26824	; 0x68c8
   13af8:	ldr	r1, [r4, #8]
   13afc:	movt	r3, #2
   13b00:	ldr	r2, [r4, #12]
   13b04:	str	ip, [r5]
   13b08:	str	r1, [r5, #8]
   13b0c:	str	r2, [r3]
   13b10:	add	sp, sp, #16
   13b14:	pop	{r4, r5, r6, r7, r8, pc}
   13b18:	push	{lr}		; (str lr, [sp, #-4]!)
   13b1c:	sub	sp, sp, #20
   13b20:	mov	ip, #0
   13b24:	mov	lr, #1
   13b28:	str	ip, [sp]
   13b2c:	mov	r3, ip
   13b30:	stmib	sp, {ip, lr}
   13b34:	bl	13aa8 <fputs@plt+0xa990>
   13b38:	add	sp, sp, #20
   13b3c:	pop	{pc}		; (ldr pc, [sp], #4)
   13b40:	push	{lr}		; (str lr, [sp, #-4]!)
   13b44:	sub	sp, sp, #20
   13b48:	mov	ip, #0
   13b4c:	ldr	lr, [sp, #24]
   13b50:	str	ip, [sp, #4]
   13b54:	str	ip, [sp, #8]
   13b58:	str	lr, [sp]
   13b5c:	bl	13aa8 <fputs@plt+0xa990>
   13b60:	add	sp, sp, #20
   13b64:	pop	{pc}		; (ldr pc, [sp], #4)
   13b68:	push	{r4, lr}
   13b6c:	sub	sp, sp, #16
   13b70:	mov	ip, #0
   13b74:	ldr	r4, [sp, #24]
   13b78:	ldr	lr, [sp, #28]
   13b7c:	str	ip, [sp, #8]
   13b80:	stm	sp, {r4, ip}
   13b84:	str	lr, [sp, #12]
   13b88:	bl	12e3c <fputs@plt+0x9d24>
   13b8c:	add	sp, sp, #16
   13b90:	pop	{r4, pc}
   13b94:	push	{r4, lr}
   13b98:	sub	sp, sp, #16
   13b9c:	mov	lr, #0
   13ba0:	mov	r4, #1
   13ba4:	ldr	ip, [sp, #24]
   13ba8:	stmib	sp, {r4, lr}
   13bac:	str	ip, [sp]
   13bb0:	bl	13aa8 <fputs@plt+0xa990>
   13bb4:	add	sp, sp, #16
   13bb8:	pop	{r4, pc}
   13bbc:	push	{r4, r5, lr}
   13bc0:	sub	sp, sp, #20
   13bc4:	mov	ip, #0
   13bc8:	mov	r5, #1
   13bcc:	ldr	r4, [sp, #32]
   13bd0:	ldr	lr, [sp, #36]	; 0x24
   13bd4:	stm	sp, {r4, r5, ip, lr}
   13bd8:	bl	12e3c <fputs@plt+0x9d24>
   13bdc:	add	sp, sp, #20
   13be0:	pop	{r4, r5, pc}
   13be4:	ldr	r3, [r0, #4]
   13be8:	push	{r4, r5, r6, lr}
   13bec:	cmp	r3, #0
   13bf0:	mov	r5, r0
   13bf4:	ldr	r3, [r0]
   13bf8:	movne	r4, #0
   13bfc:	beq	13c44 <fputs@plt+0xab2c>
   13c00:	ldr	r0, [r3, r4, lsl #3]
   13c04:	lsl	r6, r4, #3
   13c08:	add	r2, r3, r6
   13c0c:	add	r4, r4, #1
   13c10:	cmp	r0, #0
   13c14:	beq	13c24 <fputs@plt+0xab0c>
   13c18:	bl	9064 <_ZdaPv@plt>
   13c1c:	ldr	r3, [r5]
   13c20:	add	r2, r3, r6
   13c24:	ldr	r0, [r2, #4]
   13c28:	cmp	r0, #0
   13c2c:	beq	13c38 <fputs@plt+0xab20>
   13c30:	bl	9064 <_ZdaPv@plt>
   13c34:	ldr	r3, [r5]
   13c38:	ldr	r2, [r5, #4]
   13c3c:	cmp	r2, r4
   13c40:	bhi	13c00 <fputs@plt+0xaae8>
   13c44:	cmp	r3, #0
   13c48:	beq	13c54 <fputs@plt+0xab3c>
   13c4c:	mov	r0, r3
   13c50:	bl	9064 <_ZdaPv@plt>
   13c54:	mov	r0, r5
   13c58:	pop	{r4, r5, r6, pc}
   13c5c:	mov	r2, #0
   13c60:	str	r2, [r0]
   13c64:	str	r2, [r0, #4]
   13c68:	bx	lr
   13c6c:	push	{r4, lr}
   13c70:	mov	r4, r0
   13c74:	mov	r3, #17
   13c78:	mov	r0, #136	; 0x88
   13c7c:	str	r3, [r4, #4]
   13c80:	bl	8ff8 <_Znaj@plt>
   13c84:	mov	r2, #0
   13c88:	add	r3, r0, #8
   13c8c:	add	ip, r0, #144	; 0x90
   13c90:	str	r2, [r3, #-8]
   13c94:	add	r3, r3, #8
   13c98:	str	r2, [r3, #-12]
   13c9c:	cmp	r3, ip
   13ca0:	mov	r1, #0
   13ca4:	bne	13c90 <fputs@plt+0xab78>
   13ca8:	str	r0, [r4]
   13cac:	mov	r0, r4
   13cb0:	str	r1, [r4, #8]
   13cb4:	pop	{r4, pc}
   13cb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13cbc:	subs	r6, r1, #0
   13cc0:	sub	sp, sp, #12
   13cc4:	mov	r8, r0
   13cc8:	str	r2, [sp]
   13ccc:	beq	13edc <fputs@plt+0xadc4>
   13cd0:	mov	r0, r6
   13cd4:	bl	15060 <_ZdlPv@@Base+0x270>
   13cd8:	ldr	r7, [r8, #4]
   13cdc:	mov	r1, r7
   13ce0:	str	r0, [sp, #4]
   13ce4:	bl	9004 <__aeabi_uidivmod@plt>
   13ce8:	ldr	r9, [r8]
   13cec:	mov	r4, r1
   13cf0:	b	13d0c <fputs@plt+0xabf4>
   13cf4:	bl	90f4 <strcmp@plt>
   13cf8:	cmp	r0, #0
   13cfc:	beq	13d84 <fputs@plt+0xac6c>
   13d00:	cmp	r4, #0
   13d04:	sub	r4, r4, #1
   13d08:	subeq	r4, r7, #1
   13d0c:	ldr	r5, [r9, r4, lsl #3]
   13d10:	lsl	sl, r4, #3
   13d14:	mov	r1, r6
   13d18:	add	fp, r9, sl
   13d1c:	cmp	r5, #0
   13d20:	mov	r0, r5
   13d24:	bne	13cf4 <fputs@plt+0xabdc>
   13d28:	ldr	r3, [sp]
   13d2c:	cmp	r3, #0
   13d30:	beq	13ef0 <fputs@plt+0xadd8>
   13d34:	ldr	r1, [r8, #8]
   13d38:	cmp	r7, r1, lsl #2
   13d3c:	bls	13db4 <fputs@plt+0xac9c>
   13d40:	mov	r0, r6
   13d44:	bl	8f8c <strlen@plt>
   13d48:	add	r0, r0, #1
   13d4c:	bl	8ff8 <_Znaj@plt>
   13d50:	mov	r1, r6
   13d54:	bl	8fc8 <strcpy@plt>
   13d58:	ldr	r1, [r8]
   13d5c:	ldr	r4, [r8, #8]
   13d60:	add	ip, r1, sl
   13d64:	add	r3, r4, #1
   13d68:	mov	r2, r0
   13d6c:	str	r2, [r1, sl]
   13d70:	ldr	r2, [sp]
   13d74:	str	r2, [ip, #4]
   13d78:	str	r3, [r8, #8]
   13d7c:	add	sp, sp, #12
   13d80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d84:	ldr	r0, [fp, #4]
   13d88:	cmp	r0, #0
   13d8c:	beq	13da0 <fputs@plt+0xac88>
   13d90:	bl	9064 <_ZdaPv@plt>
   13d94:	ldr	r2, [r8]
   13d98:	add	fp, r2, sl
   13d9c:	ldr	r5, [r2, sl]
   13da0:	ldr	r2, [sp]
   13da4:	mov	r0, r5
   13da8:	str	r2, [fp, #4]
   13dac:	add	sp, sp, #12
   13db0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13db4:	mov	r0, r7
   13db8:	bl	150ac <_ZdlPv@@Base+0x2bc>
   13dbc:	cmp	r0, #266338304	; 0xfe00000
   13dc0:	mov	r4, r0
   13dc4:	str	r0, [r8, #4]
   13dc8:	lslls	r0, r0, #3
   13dcc:	mvnhi	r0, #0
   13dd0:	bl	8ff8 <_Znaj@plt>
   13dd4:	cmp	r4, #0
   13dd8:	movne	r1, #0
   13ddc:	addne	r3, r0, #8
   13de0:	movne	ip, r1
   13de4:	beq	13e00 <fputs@plt+0xace8>
   13de8:	add	r1, r1, #1
   13dec:	str	ip, [r3, #-8]
   13df0:	cmp	r1, r4
   13df4:	str	ip, [r3, #-4]
   13df8:	add	r3, r3, #8
   13dfc:	bne	13de8 <fputs@plt+0xacd0>
   13e00:	cmp	r7, #0
   13e04:	str	r0, [r8]
   13e08:	moveq	r4, r0
   13e0c:	beq	13e90 <fputs@plt+0xad78>
   13e10:	mov	r4, #0
   13e14:	mov	fp, r4
   13e18:	ldr	r0, [r9, r4]
   13e1c:	cmp	r0, #0
   13e20:	beq	13e7c <fputs@plt+0xad64>
   13e24:	add	sl, r9, r4
   13e28:	ldr	r3, [sl, #4]
   13e2c:	cmp	r3, #0
   13e30:	beq	13ed4 <fputs@plt+0xadbc>
   13e34:	bl	15060 <_ZdlPv@@Base+0x270>
   13e38:	ldr	r5, [r8, #4]
   13e3c:	mov	r1, r5
   13e40:	bl	9004 <__aeabi_uidivmod@plt>
   13e44:	mov	r3, r1
   13e48:	ldr	r1, [r8]
   13e4c:	b	13e5c <fputs@plt+0xad44>
   13e50:	cmp	r3, #0
   13e54:	sub	r3, r3, #1
   13e58:	subeq	r3, r5, #1
   13e5c:	ldr	r0, [r1, r3, lsl #3]
   13e60:	add	lr, r1, r3, lsl #3
   13e64:	cmp	r0, #0
   13e68:	bne	13e50 <fputs@plt+0xad38>
   13e6c:	ldr	r3, [r9, r4]
   13e70:	str	r3, [lr]
   13e74:	ldr	r3, [sl, #4]
   13e78:	str	r3, [lr, #4]
   13e7c:	add	fp, fp, #1
   13e80:	add	r4, r4, #8
   13e84:	cmp	fp, r7
   13e88:	bne	13e18 <fputs@plt+0xad00>
   13e8c:	ldr	r4, [r8]
   13e90:	ldr	r5, [r8, #4]
   13e94:	ldr	r0, [sp, #4]
   13e98:	mov	r1, r5
   13e9c:	bl	9004 <__aeabi_uidivmod@plt>
   13ea0:	b	13eb0 <fputs@plt+0xad98>
   13ea4:	cmp	r1, #0
   13ea8:	sub	r1, r1, #1
   13eac:	subeq	r1, r5, #1
   13eb0:	ldr	r0, [r4, r1, lsl #3]
   13eb4:	lsl	sl, r1, #3
   13eb8:	cmp	r0, #0
   13ebc:	bne	13ea4 <fputs@plt+0xad8c>
   13ec0:	cmp	r9, #0
   13ec4:	beq	13d40 <fputs@plt+0xac28>
   13ec8:	mov	r0, r9
   13ecc:	bl	9064 <_ZdaPv@plt>
   13ed0:	b	13d40 <fputs@plt+0xac28>
   13ed4:	bl	9064 <_ZdaPv@plt>
   13ed8:	b	13e7c <fputs@plt+0xad64>
   13edc:	movw	r1, #29248	; 0x7240
   13ee0:	mov	r0, #32
   13ee4:	movt	r1, #1
   13ee8:	bl	e438 <fputs@plt+0x5320>
   13eec:	b	13cd0 <fputs@plt+0xabb8>
   13ef0:	ldr	r0, [sp]
   13ef4:	b	13d7c <fputs@plt+0xac64>
   13ef8:	push	{r4, r5, r6, r7, r8, lr}
   13efc:	subs	r6, r1, #0
   13f00:	mov	r5, r0
   13f04:	beq	13f64 <fputs@plt+0xae4c>
   13f08:	mov	r0, r6
   13f0c:	bl	15060 <_ZdlPv@@Base+0x270>
   13f10:	ldr	r8, [r5, #4]
   13f14:	mov	r1, r8
   13f18:	bl	9004 <__aeabi_uidivmod@plt>
   13f1c:	ldr	r5, [r5]
   13f20:	mov	r4, r1
   13f24:	b	13f40 <fputs@plt+0xae28>
   13f28:	bl	90f4 <strcmp@plt>
   13f2c:	cmp	r0, #0
   13f30:	beq	13f5c <fputs@plt+0xae44>
   13f34:	cmp	r4, #0
   13f38:	sub	r4, r4, #1
   13f3c:	subeq	r4, r8, #1
   13f40:	ldr	r3, [r5, r4, lsl #3]
   13f44:	mov	r1, r6
   13f48:	add	r7, r5, r4, lsl #3
   13f4c:	cmp	r3, #0
   13f50:	mov	r0, r3
   13f54:	bne	13f28 <fputs@plt+0xae10>
   13f58:	pop	{r4, r5, r6, r7, r8, pc}
   13f5c:	ldr	r0, [r7, #4]
   13f60:	pop	{r4, r5, r6, r7, r8, pc}
   13f64:	movw	r1, #29248	; 0x7240
   13f68:	mov	r0, #32
   13f6c:	movt	r1, #1
   13f70:	bl	e438 <fputs@plt+0x5320>
   13f74:	b	13f08 <fputs@plt+0xadf0>
   13f78:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f7c:	mov	fp, r1
   13f80:	ldr	r6, [r1]
   13f84:	mov	sl, r0
   13f88:	cmp	r6, #0
   13f8c:	beq	13ff8 <fputs@plt+0xaee0>
   13f90:	mov	r0, r6
   13f94:	bl	15060 <_ZdlPv@@Base+0x270>
   13f98:	ldr	r9, [sl, #4]
   13f9c:	mov	r1, r9
   13fa0:	bl	9004 <__aeabi_uidivmod@plt>
   13fa4:	ldr	r7, [sl]
   13fa8:	mov	r4, r1
   13fac:	b	13fc8 <fputs@plt+0xaeb0>
   13fb0:	bl	90f4 <strcmp@plt>
   13fb4:	cmp	r0, #0
   13fb8:	beq	13fe4 <fputs@plt+0xaecc>
   13fbc:	cmp	r4, #0
   13fc0:	sub	r4, r4, #1
   13fc4:	subeq	r4, r9, #1
   13fc8:	ldr	r5, [r7, r4, lsl #3]
   13fcc:	mov	r1, r6
   13fd0:	lsl	r8, r4, #3
   13fd4:	cmp	r5, #0
   13fd8:	mov	r0, r5
   13fdc:	bne	13fb0 <fputs@plt+0xae98>
   13fe0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13fe4:	str	r5, [fp]
   13fe8:	ldr	r3, [sl]
   13fec:	add	r8, r3, r8
   13ff0:	ldr	r0, [r8, #4]
   13ff4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ff8:	movw	r1, #29248	; 0x7240
   13ffc:	mov	r0, #32
   14000:	movt	r1, #1
   14004:	bl	e438 <fputs@plt+0x5320>
   14008:	b	13f90 <fputs@plt+0xae78>
   1400c:	mov	r2, #0
   14010:	stm	r0, {r1, r2}
   14014:	bx	lr
   14018:	ldr	ip, [r0]
   1401c:	push	{r4, r5, r6, r7}
   14020:	ldr	r3, [r0, #4]
   14024:	ldm	ip, {r6, r7}
   14028:	cmp	r7, r3
   1402c:	bls	14070 <fputs@plt+0xaf58>
   14030:	ldr	r5, [r6, r3, lsl #3]
   14034:	add	r6, r6, r3, lsl #3
   14038:	cmp	r5, #0
   1403c:	moveq	ip, r6
   14040:	beq	14058 <fputs@plt+0xaf40>
   14044:	b	14080 <fputs@plt+0xaf68>
   14048:	ldr	r5, [ip, #8]
   1404c:	mov	ip, r4
   14050:	cmp	r5, #0
   14054:	bne	14080 <fputs@plt+0xaf68>
   14058:	add	r3, r3, #1
   1405c:	add	r4, ip, #8
   14060:	cmp	r7, r3
   14064:	mov	r6, r4
   14068:	bhi	14048 <fputs@plt+0xaf30>
   1406c:	str	r3, [r0, #4]
   14070:	mov	r1, #0
   14074:	mov	r0, r1
   14078:	pop	{r4, r5, r6, r7}
   1407c:	bx	lr
   14080:	str	r5, [r1]
   14084:	mov	r1, #1
   14088:	ldr	ip, [r6, #4]
   1408c:	add	r3, r3, #1
   14090:	pop	{r4, r5, r6, r7}
   14094:	str	ip, [r2]
   14098:	str	r3, [r0, #4]
   1409c:	mov	r0, r1
   140a0:	bx	lr
   140a4:	push	{r4, r5, r6, lr}
   140a8:	movw	r5, #8480	; 0x2120
   140ac:	movt	r5, #2
   140b0:	mov	r6, r0
   140b4:	mov	r4, #0
   140b8:	mov	r0, #4
   140bc:	bl	8ff8 <_Znaj@plt>
   140c0:	add	ip, r5, r4
   140c4:	ldr	r1, [r5, r4]
   140c8:	add	r4, r4, #8
   140cc:	ldr	ip, [ip, #4]
   140d0:	mov	r3, r0
   140d4:	mov	r2, r0
   140d8:	str	ip, [r3]
   140dc:	movw	r0, #23648	; 0x5c60
   140e0:	movt	r0, #2
   140e4:	bl	13cb8 <fputs@plt+0xaba0>
   140e8:	cmp	r4, #3504	; 0xdb0
   140ec:	bne	140b8 <fputs@plt+0xafa0>
   140f0:	mov	r0, r6
   140f4:	pop	{r4, r5, r6, pc}
   140f8:	mov	r1, r0
   140fc:	movw	r0, #23648	; 0x5c60
   14100:	push	{r3, lr}
   14104:	movt	r0, #2
   14108:	bl	13ef8 <fputs@plt+0xade0>
   1410c:	cmp	r0, #0
   14110:	ldrne	r0, [r0]
   14114:	pop	{r3, pc}
   14118:	subs	r3, r0, #0
   1411c:	ldr	r1, [pc, #120]	; 1419c <fputs@plt+0xb084>
   14120:	push	{r4}		; (str r4, [sp, #-4]!)
   14124:	movw	r4, #26215	; 0x6667
   14128:	movt	r4, #26214	; 0x6666
   1412c:	blt	14160 <fputs@plt+0xb048>
   14130:	smull	r2, ip, r4, r3
   14134:	asr	r2, r3, #31
   14138:	mov	r0, r1
   1413c:	rsb	r2, r2, ip, asr #2
   14140:	add	ip, r2, r2, lsl #2
   14144:	sub	ip, r3, ip, lsl #1
   14148:	subs	r3, r2, #0
   1414c:	add	r2, ip, #48	; 0x30
   14150:	strb	r2, [r1], #-1
   14154:	bne	14130 <fputs@plt+0xb018>
   14158:	pop	{r4}		; (ldr r4, [sp], #4)
   1415c:	bx	lr
   14160:	smull	r2, r0, r4, r3
   14164:	asr	r2, r3, #31
   14168:	mov	ip, r1
   1416c:	rsb	r2, r2, r0, asr #2
   14170:	add	r0, r2, r2, lsl #2
   14174:	sub	r0, r3, r0, lsl #1
   14178:	subs	r3, r2, #0
   1417c:	rsb	r2, r0, #48	; 0x30
   14180:	strb	r2, [r1], #-1
   14184:	bne	14160 <fputs@plt+0xb048>
   14188:	mov	r3, #45	; 0x2d
   1418c:	strb	r3, [ip, #-1]
   14190:	mov	r0, r1
   14194:	pop	{r4}		; (ldr r4, [sp], #4)
   14198:	bx	lr
   1419c:	andeq	r5, r2, r3, lsl #25
   141a0:	ldr	r2, [pc, #56]	; 141e0 <fputs@plt+0xb0c8>
   141a4:	mov	r1, r0
   141a8:	push	{r4}		; (str r4, [sp, #-4]!)
   141ac:	movw	r4, #52429	; 0xcccd
   141b0:	movt	r4, #52428	; 0xcccc
   141b4:	umull	r0, r3, r4, r1
   141b8:	mov	r0, r2
   141bc:	lsr	r3, r3, #3
   141c0:	add	ip, r3, r3, lsl #2
   141c4:	sub	ip, r1, ip, lsl #1
   141c8:	subs	r1, r3, #0
   141cc:	add	r3, ip, #48	; 0x30
   141d0:	strb	r3, [r2], #-1
   141d4:	bne	141b4 <fputs@plt+0xb09c>
   141d8:	pop	{r4}		; (ldr r4, [sp], #4)
   141dc:	bx	lr
   141e0:	muleq	r2, fp, ip
   141e4:	mov	r2, #0
   141e8:	str	r2, [r0]
   141ec:	str	r2, [r0, #4]
   141f0:	bx	lr
   141f4:	push	{r4, lr}
   141f8:	mov	r4, r0
   141fc:	mov	r3, #17
   14200:	mov	r0, #136	; 0x88
   14204:	str	r3, [r4, #4]
   14208:	bl	8ff8 <_Znaj@plt>
   1420c:	mov	r2, #0
   14210:	add	r3, r0, #8
   14214:	add	ip, r0, #144	; 0x90
   14218:	str	r2, [r3, #-8]
   1421c:	add	r3, r3, #8
   14220:	str	r2, [r3, #-12]
   14224:	cmp	r3, ip
   14228:	mov	r1, #0
   1422c:	bne	14218 <fputs@plt+0xb100>
   14230:	str	r0, [r4]
   14234:	mov	r0, r4
   14238:	str	r1, [r4, #8]
   1423c:	pop	{r4, pc}
   14240:	ldr	r3, [r0, #4]
   14244:	push	{r4, r5, r6, lr}
   14248:	cmp	r3, #0
   1424c:	mov	r5, r0
   14250:	ldr	r3, [r0]
   14254:	movne	r4, #0
   14258:	beq	142a0 <fputs@plt+0xb188>
   1425c:	ldr	r0, [r3, r4, lsl #3]
   14260:	lsl	r6, r4, #3
   14264:	add	r2, r3, r6
   14268:	add	r4, r4, #1
   1426c:	cmp	r0, #0
   14270:	beq	14280 <fputs@plt+0xb168>
   14274:	bl	9064 <_ZdaPv@plt>
   14278:	ldr	r3, [r5]
   1427c:	add	r2, r3, r6
   14280:	ldr	r0, [r2, #4]
   14284:	cmp	r0, #0
   14288:	beq	14294 <fputs@plt+0xb17c>
   1428c:	bl	9064 <_ZdaPv@plt>
   14290:	ldr	r3, [r5]
   14294:	ldr	r2, [r5, #4]
   14298:	cmp	r2, r4
   1429c:	bhi	1425c <fputs@plt+0xb144>
   142a0:	cmp	r3, #0
   142a4:	beq	142b0 <fputs@plt+0xb198>
   142a8:	mov	r0, r3
   142ac:	bl	9064 <_ZdaPv@plt>
   142b0:	mov	r0, r5
   142b4:	pop	{r4, r5, r6, pc}
   142b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   142bc:	subs	r6, r1, #0
   142c0:	sub	sp, sp, #12
   142c4:	mov	r8, r0
   142c8:	str	r2, [sp]
   142cc:	beq	144dc <fputs@plt+0xb3c4>
   142d0:	mov	r0, r6
   142d4:	bl	15060 <_ZdlPv@@Base+0x270>
   142d8:	ldr	r7, [r8, #4]
   142dc:	mov	r1, r7
   142e0:	str	r0, [sp, #4]
   142e4:	bl	9004 <__aeabi_uidivmod@plt>
   142e8:	ldr	r9, [r8]
   142ec:	mov	r4, r1
   142f0:	b	1430c <fputs@plt+0xb1f4>
   142f4:	bl	90f4 <strcmp@plt>
   142f8:	cmp	r0, #0
   142fc:	beq	14384 <fputs@plt+0xb26c>
   14300:	cmp	r4, #0
   14304:	sub	r4, r4, #1
   14308:	subeq	r4, r7, #1
   1430c:	ldr	r5, [r9, r4, lsl #3]
   14310:	lsl	sl, r4, #3
   14314:	mov	r1, r6
   14318:	add	fp, r9, sl
   1431c:	cmp	r5, #0
   14320:	mov	r0, r5
   14324:	bne	142f4 <fputs@plt+0xb1dc>
   14328:	ldr	r3, [sp]
   1432c:	cmp	r3, #0
   14330:	beq	144f0 <fputs@plt+0xb3d8>
   14334:	ldr	r1, [r8, #8]
   14338:	cmp	r7, r1, lsl #2
   1433c:	bls	143b4 <fputs@plt+0xb29c>
   14340:	mov	r0, r6
   14344:	bl	8f8c <strlen@plt>
   14348:	add	r0, r0, #1
   1434c:	bl	8ff8 <_Znaj@plt>
   14350:	mov	r1, r6
   14354:	bl	8fc8 <strcpy@plt>
   14358:	ldr	r1, [r8]
   1435c:	ldr	r4, [r8, #8]
   14360:	add	ip, r1, sl
   14364:	add	r3, r4, #1
   14368:	mov	r2, r0
   1436c:	str	r2, [r1, sl]
   14370:	ldr	r2, [sp]
   14374:	str	r2, [ip, #4]
   14378:	str	r3, [r8, #8]
   1437c:	add	sp, sp, #12
   14380:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14384:	ldr	r0, [fp, #4]
   14388:	cmp	r0, #0
   1438c:	beq	143a0 <fputs@plt+0xb288>
   14390:	bl	9064 <_ZdaPv@plt>
   14394:	ldr	r2, [r8]
   14398:	add	fp, r2, sl
   1439c:	ldr	r5, [r2, sl]
   143a0:	ldr	r2, [sp]
   143a4:	mov	r0, r5
   143a8:	str	r2, [fp, #4]
   143ac:	add	sp, sp, #12
   143b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   143b4:	mov	r0, r7
   143b8:	bl	150ac <_ZdlPv@@Base+0x2bc>
   143bc:	cmp	r0, #266338304	; 0xfe00000
   143c0:	mov	r4, r0
   143c4:	str	r0, [r8, #4]
   143c8:	lslls	r0, r0, #3
   143cc:	mvnhi	r0, #0
   143d0:	bl	8ff8 <_Znaj@plt>
   143d4:	cmp	r4, #0
   143d8:	movne	r1, #0
   143dc:	addne	r3, r0, #8
   143e0:	movne	ip, r1
   143e4:	beq	14400 <fputs@plt+0xb2e8>
   143e8:	add	r1, r1, #1
   143ec:	str	ip, [r3, #-8]
   143f0:	cmp	r1, r4
   143f4:	str	ip, [r3, #-4]
   143f8:	add	r3, r3, #8
   143fc:	bne	143e8 <fputs@plt+0xb2d0>
   14400:	cmp	r7, #0
   14404:	str	r0, [r8]
   14408:	moveq	r4, r0
   1440c:	beq	14490 <fputs@plt+0xb378>
   14410:	mov	r4, #0
   14414:	mov	fp, r4
   14418:	ldr	r0, [r9, r4]
   1441c:	cmp	r0, #0
   14420:	beq	1447c <fputs@plt+0xb364>
   14424:	add	sl, r9, r4
   14428:	ldr	r3, [sl, #4]
   1442c:	cmp	r3, #0
   14430:	beq	144d4 <fputs@plt+0xb3bc>
   14434:	bl	15060 <_ZdlPv@@Base+0x270>
   14438:	ldr	r5, [r8, #4]
   1443c:	mov	r1, r5
   14440:	bl	9004 <__aeabi_uidivmod@plt>
   14444:	mov	r3, r1
   14448:	ldr	r1, [r8]
   1444c:	b	1445c <fputs@plt+0xb344>
   14450:	cmp	r3, #0
   14454:	sub	r3, r3, #1
   14458:	subeq	r3, r5, #1
   1445c:	ldr	r0, [r1, r3, lsl #3]
   14460:	add	lr, r1, r3, lsl #3
   14464:	cmp	r0, #0
   14468:	bne	14450 <fputs@plt+0xb338>
   1446c:	ldr	r3, [r9, r4]
   14470:	str	r3, [lr]
   14474:	ldr	r3, [sl, #4]
   14478:	str	r3, [lr, #4]
   1447c:	add	fp, fp, #1
   14480:	add	r4, r4, #8
   14484:	cmp	fp, r7
   14488:	bne	14418 <fputs@plt+0xb300>
   1448c:	ldr	r4, [r8]
   14490:	ldr	r5, [r8, #4]
   14494:	ldr	r0, [sp, #4]
   14498:	mov	r1, r5
   1449c:	bl	9004 <__aeabi_uidivmod@plt>
   144a0:	b	144b0 <fputs@plt+0xb398>
   144a4:	cmp	r1, #0
   144a8:	sub	r1, r1, #1
   144ac:	subeq	r1, r5, #1
   144b0:	ldr	r0, [r4, r1, lsl #3]
   144b4:	lsl	sl, r1, #3
   144b8:	cmp	r0, #0
   144bc:	bne	144a4 <fputs@plt+0xb38c>
   144c0:	cmp	r9, #0
   144c4:	beq	14340 <fputs@plt+0xb228>
   144c8:	mov	r0, r9
   144cc:	bl	9064 <_ZdaPv@plt>
   144d0:	b	14340 <fputs@plt+0xb228>
   144d4:	bl	9064 <_ZdaPv@plt>
   144d8:	b	1447c <fputs@plt+0xb364>
   144dc:	movw	r1, #34352	; 0x8630
   144e0:	mov	r0, #42	; 0x2a
   144e4:	movt	r1, #1
   144e8:	bl	e438 <fputs@plt+0x5320>
   144ec:	b	142d0 <fputs@plt+0xb1b8>
   144f0:	ldr	r0, [sp]
   144f4:	b	1437c <fputs@plt+0xb264>
   144f8:	push	{r4, r5, r6, r7, r8, lr}
   144fc:	subs	r6, r1, #0
   14500:	mov	r5, r0
   14504:	beq	14564 <fputs@plt+0xb44c>
   14508:	mov	r0, r6
   1450c:	bl	15060 <_ZdlPv@@Base+0x270>
   14510:	ldr	r8, [r5, #4]
   14514:	mov	r1, r8
   14518:	bl	9004 <__aeabi_uidivmod@plt>
   1451c:	ldr	r5, [r5]
   14520:	mov	r4, r1
   14524:	b	14540 <fputs@plt+0xb428>
   14528:	bl	90f4 <strcmp@plt>
   1452c:	cmp	r0, #0
   14530:	beq	1455c <fputs@plt+0xb444>
   14534:	cmp	r4, #0
   14538:	sub	r4, r4, #1
   1453c:	subeq	r4, r8, #1
   14540:	ldr	r3, [r5, r4, lsl #3]
   14544:	mov	r1, r6
   14548:	add	r7, r5, r4, lsl #3
   1454c:	cmp	r3, #0
   14550:	mov	r0, r3
   14554:	bne	14528 <fputs@plt+0xb410>
   14558:	pop	{r4, r5, r6, r7, r8, pc}
   1455c:	ldr	r0, [r7, #4]
   14560:	pop	{r4, r5, r6, r7, r8, pc}
   14564:	movw	r1, #34352	; 0x8630
   14568:	mov	r0, #42	; 0x2a
   1456c:	movt	r1, #1
   14570:	bl	e438 <fputs@plt+0x5320>
   14574:	b	14508 <fputs@plt+0xb3f0>
   14578:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1457c:	mov	fp, r1
   14580:	ldr	r6, [r1]
   14584:	mov	sl, r0
   14588:	cmp	r6, #0
   1458c:	beq	145f8 <fputs@plt+0xb4e0>
   14590:	mov	r0, r6
   14594:	bl	15060 <_ZdlPv@@Base+0x270>
   14598:	ldr	r9, [sl, #4]
   1459c:	mov	r1, r9
   145a0:	bl	9004 <__aeabi_uidivmod@plt>
   145a4:	ldr	r7, [sl]
   145a8:	mov	r4, r1
   145ac:	b	145c8 <fputs@plt+0xb4b0>
   145b0:	bl	90f4 <strcmp@plt>
   145b4:	cmp	r0, #0
   145b8:	beq	145e4 <fputs@plt+0xb4cc>
   145bc:	cmp	r4, #0
   145c0:	sub	r4, r4, #1
   145c4:	subeq	r4, r9, #1
   145c8:	ldr	r5, [r7, r4, lsl #3]
   145cc:	mov	r1, r6
   145d0:	lsl	r8, r4, #3
   145d4:	cmp	r5, #0
   145d8:	mov	r0, r5
   145dc:	bne	145b0 <fputs@plt+0xb498>
   145e0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   145e4:	str	r5, [fp]
   145e8:	ldr	r3, [sl]
   145ec:	add	r8, r3, r8
   145f0:	ldr	r0, [r8, #4]
   145f4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   145f8:	movw	r1, #34352	; 0x8630
   145fc:	mov	r0, #42	; 0x2a
   14600:	movt	r1, #1
   14604:	bl	e438 <fputs@plt+0x5320>
   14608:	b	14590 <fputs@plt+0xb478>
   1460c:	mov	r2, #0
   14610:	stm	r0, {r1, r2}
   14614:	bx	lr
   14618:	ldr	ip, [r0]
   1461c:	push	{r4, r5, r6, r7}
   14620:	ldr	r3, [r0, #4]
   14624:	ldm	ip, {r6, r7}
   14628:	cmp	r7, r3
   1462c:	bls	14670 <fputs@plt+0xb558>
   14630:	ldr	r5, [r6, r3, lsl #3]
   14634:	add	r6, r6, r3, lsl #3
   14638:	cmp	r5, #0
   1463c:	moveq	ip, r6
   14640:	beq	14658 <fputs@plt+0xb540>
   14644:	b	14680 <fputs@plt+0xb568>
   14648:	ldr	r5, [ip, #8]
   1464c:	mov	ip, r4
   14650:	cmp	r5, #0
   14654:	bne	14680 <fputs@plt+0xb568>
   14658:	add	r3, r3, #1
   1465c:	add	r4, ip, #8
   14660:	cmp	r7, r3
   14664:	mov	r6, r4
   14668:	bhi	14648 <fputs@plt+0xb530>
   1466c:	str	r3, [r0, #4]
   14670:	mov	r1, #0
   14674:	mov	r0, r1
   14678:	pop	{r4, r5, r6, r7}
   1467c:	bx	lr
   14680:	str	r5, [r1]
   14684:	mov	r1, #1
   14688:	ldr	ip, [r6, #4]
   1468c:	add	r3, r3, #1
   14690:	pop	{r4, r5, r6, r7}
   14694:	str	ip, [r2]
   14698:	str	r3, [r0, #4]
   1469c:	mov	r0, r1
   146a0:	bx	lr
   146a4:	mvn	r1, #0
   146a8:	mov	r2, #0
   146ac:	stm	r0, {r1, r2}
   146b0:	bx	lr
   146b4:	push	{r3, r4, r5, lr}
   146b8:	mov	r5, r0
   146bc:	mov	r3, #17
   146c0:	mov	r0, #136	; 0x88
   146c4:	str	r3, [r5, #4]
   146c8:	bl	8ff8 <_Znaj@plt>
   146cc:	mvn	ip, #0
   146d0:	mov	r1, #0
   146d4:	add	r3, r0, #8
   146d8:	add	r4, r0, #144	; 0x90
   146dc:	str	ip, [r3, #-8]
   146e0:	add	r3, r3, #8
   146e4:	str	r1, [r3, #-12]
   146e8:	cmp	r3, r4
   146ec:	mov	r2, #0
   146f0:	bne	146dc <fputs@plt+0xb5c4>
   146f4:	str	r0, [r5]
   146f8:	mov	r0, r5
   146fc:	str	r2, [r5, #8]
   14700:	pop	{r3, r4, r5, pc}
   14704:	ldr	r1, [r0, #4]
   14708:	push	{r3, r4, r5, lr}
   1470c:	cmp	r1, #0
   14710:	mov	r5, r0
   14714:	ldr	r2, [r0]
   14718:	movne	r4, #0
   1471c:	beq	14748 <fputs@plt+0xb630>
   14720:	add	r3, r2, r4, lsl #3
   14724:	add	r4, r4, #1
   14728:	ldr	r0, [r3, #4]
   1472c:	cmp	r0, #0
   14730:	beq	14740 <fputs@plt+0xb628>
   14734:	bl	9064 <_ZdaPv@plt>
   14738:	ldr	r2, [r5]
   1473c:	ldr	r1, [r5, #4]
   14740:	cmp	r1, r4
   14744:	bhi	14720 <fputs@plt+0xb608>
   14748:	cmp	r2, #0
   1474c:	beq	14758 <fputs@plt+0xb640>
   14750:	mov	r0, r2
   14754:	bl	9064 <_ZdaPv@plt>
   14758:	mov	r0, r5
   1475c:	pop	{r3, r4, r5, pc}
   14760:	push	{r4, lr}
   14764:	mov	r4, r0
   14768:	add	r0, r0, #1040	; 0x410
   1476c:	bl	14704 <fputs@plt+0xb5ec>
   14770:	add	r0, r4, #4
   14774:	bl	14240 <fputs@plt+0xb128>
   14778:	mov	r0, r4
   1477c:	pop	{r4, pc}
   14780:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14784:	subs	r8, r1, #0
   14788:	sub	sp, sp, #12
   1478c:	mov	r6, r0
   14790:	mov	r7, r2
   14794:	blt	14954 <fputs@plt+0xb83c>
   14798:	ldr	sl, [r6, #4]
   1479c:	mov	r0, r8
   147a0:	mov	r1, sl
   147a4:	bl	9004 <__aeabi_uidivmod@plt>
   147a8:	ldr	r4, [r6]
   147ac:	b	147c4 <fputs@plt+0xb6ac>
   147b0:	cmp	r8, r3
   147b4:	beq	14808 <fputs@plt+0xb6f0>
   147b8:	cmp	r1, #0
   147bc:	sub	r1, r1, #1
   147c0:	subeq	r1, sl, #1
   147c4:	ldr	r3, [r4, r1, lsl #3]
   147c8:	lsl	r5, r1, #3
   147cc:	add	r2, r4, r5
   147d0:	cmp	r3, #0
   147d4:	bge	147b0 <fputs@plt+0xb698>
   147d8:	cmp	r7, #0
   147dc:	beq	14800 <fputs@plt+0xb6e8>
   147e0:	ldr	r3, [r6, #8]
   147e4:	add	r1, r3, r3, lsl #1
   147e8:	cmp	r1, sl, lsl #1
   147ec:	bcs	1482c <fputs@plt+0xb714>
   147f0:	str	r8, [r2]
   147f4:	add	r3, r3, #1
   147f8:	str	r7, [r2, #4]
   147fc:	str	r3, [r6, #8]
   14800:	add	sp, sp, #12
   14804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14808:	ldr	r0, [r2, #4]
   1480c:	cmp	r0, #0
   14810:	beq	14820 <fputs@plt+0xb708>
   14814:	bl	9064 <_ZdaPv@plt>
   14818:	ldr	r2, [r6]
   1481c:	add	r2, r2, r5
   14820:	str	r7, [r2, #4]
   14824:	add	sp, sp, #12
   14828:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1482c:	mov	r0, sl
   14830:	bl	150ac <_ZdlPv@@Base+0x2bc>
   14834:	cmp	r0, #266338304	; 0xfe00000
   14838:	mov	r9, r0
   1483c:	str	r0, [r6, #4]
   14840:	lslls	r0, r0, #3
   14844:	mvnhi	r0, #0
   14848:	bl	8ff8 <_Znaj@plt>
   1484c:	cmp	r9, #0
   14850:	movne	r2, #0
   14854:	mvnne	r1, #0
   14858:	mov	r5, r0
   1485c:	addne	r3, r0, #8
   14860:	movne	r0, r2
   14864:	beq	14880 <fputs@plt+0xb768>
   14868:	add	r2, r2, #1
   1486c:	str	r1, [r3, #-8]
   14870:	cmp	r2, r9
   14874:	str	r0, [r3, #-4]
   14878:	add	r3, r3, #8
   1487c:	bne	14868 <fputs@plt+0xb750>
   14880:	cmp	sl, #0
   14884:	str	r5, [r6]
   14888:	beq	14968 <fputs@plt+0xb850>
   1488c:	ldr	fp, [r6, #4]
   14890:	mov	r9, #0
   14894:	lsl	sl, sl, #3
   14898:	str	sl, [sp, #4]
   1489c:	ldr	r3, [r4, r9]
   148a0:	cmp	r3, #0
   148a4:	blt	148f0 <fputs@plt+0xb7d8>
   148a8:	add	r2, r4, r9
   148ac:	ldr	sl, [r2, #4]
   148b0:	cmp	sl, #0
   148b4:	beq	148f0 <fputs@plt+0xb7d8>
   148b8:	mov	r0, r3
   148bc:	mov	r1, fp
   148c0:	str	r3, [sp]
   148c4:	bl	9004 <__aeabi_uidivmod@plt>
   148c8:	ldr	r3, [sp]
   148cc:	b	148dc <fputs@plt+0xb7c4>
   148d0:	cmp	r1, #0
   148d4:	sub	r1, r1, #1
   148d8:	subeq	r1, fp, #1
   148dc:	ldr	r0, [r5, r1, lsl #3]
   148e0:	add	ip, r5, r1, lsl #3
   148e4:	cmp	r0, #0
   148e8:	bge	148d0 <fputs@plt+0xb7b8>
   148ec:	stm	ip, {r3, sl}
   148f0:	ldr	r3, [sp, #4]
   148f4:	add	r9, r9, #8
   148f8:	cmp	r9, r3
   148fc:	bne	1489c <fputs@plt+0xb784>
   14900:	mov	r0, r8
   14904:	mov	r1, fp
   14908:	bl	9004 <__aeabi_uidivmod@plt>
   1490c:	b	1491c <fputs@plt+0xb804>
   14910:	cmp	r1, #0
   14914:	sub	r1, r1, #1
   14918:	subeq	r1, fp, #1
   1491c:	ldr	r3, [r5, r1, lsl #3]
   14920:	lsl	r9, r1, #3
   14924:	add	r2, r5, r9
   14928:	cmp	r3, #0
   1492c:	bge	14910 <fputs@plt+0xb7f8>
   14930:	cmp	r4, #0
   14934:	ldreq	r3, [r6, #8]
   14938:	beq	147f0 <fputs@plt+0xb6d8>
   1493c:	mov	r0, r4
   14940:	bl	9064 <_ZdaPv@plt>
   14944:	ldr	r2, [r6]
   14948:	ldr	r3, [r6, #8]
   1494c:	add	r2, r2, r9
   14950:	b	147f0 <fputs@plt+0xb6d8>
   14954:	movw	r1, #34352	; 0x8630
   14958:	mov	r0, #46	; 0x2e
   1495c:	movt	r1, #1
   14960:	bl	e438 <fputs@plt+0x5320>
   14964:	b	14798 <fputs@plt+0xb680>
   14968:	ldr	fp, [r6, #4]
   1496c:	b	14900 <fputs@plt+0xb7e8>
   14970:	push	{r4, r5, r6, lr}
   14974:	subs	r4, r1, #0
   14978:	mov	r6, r0
   1497c:	blt	149cc <fputs@plt+0xb8b4>
   14980:	ldr	r5, [r6, #4]
   14984:	mov	r0, r4
   14988:	mov	r1, r5
   1498c:	bl	9004 <__aeabi_uidivmod@plt>
   14990:	ldr	r2, [r6]
   14994:	b	149ac <fputs@plt+0xb894>
   14998:	cmp	r4, r3
   1499c:	beq	149c4 <fputs@plt+0xb8ac>
   149a0:	cmp	r1, #0
   149a4:	sub	r1, r1, #1
   149a8:	subeq	r1, r5, #1
   149ac:	ldr	r3, [r2, r1, lsl #3]
   149b0:	add	r0, r2, r1, lsl #3
   149b4:	cmp	r3, #0
   149b8:	bge	14998 <fputs@plt+0xb880>
   149bc:	mov	r0, #0
   149c0:	pop	{r4, r5, r6, pc}
   149c4:	ldr	r0, [r0, #4]
   149c8:	pop	{r4, r5, r6, pc}
   149cc:	movw	r1, #34352	; 0x8630
   149d0:	mov	r0, #46	; 0x2e
   149d4:	movt	r1, #1
   149d8:	bl	e438 <fputs@plt+0x5320>
   149dc:	b	14980 <fputs@plt+0xb868>
   149e0:	mov	r2, #0
   149e4:	stm	r0, {r1, r2}
   149e8:	bx	lr
   149ec:	ldr	ip, [r0]
   149f0:	push	{r4, r5, r6}
   149f4:	ldr	r3, [r0, #4]
   149f8:	ldr	r5, [ip, #4]
   149fc:	ldr	r6, [ip]
   14a00:	cmp	r5, r3
   14a04:	bls	14a38 <fputs@plt+0xb920>
   14a08:	ldr	ip, [r6, r3, lsl #3]
   14a0c:	add	r4, r6, r3, lsl #3
   14a10:	cmp	ip, #0
   14a14:	blt	14a28 <fputs@plt+0xb910>
   14a18:	b	14a4c <fputs@plt+0xb934>
   14a1c:	ldr	ip, [r4, #8]!
   14a20:	cmp	ip, #0
   14a24:	bge	14a48 <fputs@plt+0xb930>
   14a28:	add	r3, r3, #1
   14a2c:	cmp	r5, r3
   14a30:	bhi	14a1c <fputs@plt+0xb904>
   14a34:	str	r3, [r0, #4]
   14a38:	mov	r3, #0
   14a3c:	mov	r0, r3
   14a40:	pop	{r4, r5, r6}
   14a44:	bx	lr
   14a48:	str	r3, [r0, #4]
   14a4c:	str	ip, [r1]
   14a50:	mov	r3, #1
   14a54:	ldr	r1, [r0, #4]
   14a58:	add	ip, r1, r3
   14a5c:	add	r1, r6, r1, lsl #3
   14a60:	pop	{r4, r5, r6}
   14a64:	ldr	r1, [r1, #4]
   14a68:	str	r1, [r2]
   14a6c:	str	ip, [r0, #4]
   14a70:	mov	r0, r3
   14a74:	bx	lr
   14a78:	push	{r4, r5, r6, lr}
   14a7c:	add	r6, r0, #1040	; 0x410
   14a80:	mov	r5, r0
   14a84:	mov	r3, #0
   14a88:	mov	r4, r0
   14a8c:	str	r3, [r5], #4
   14a90:	mov	r0, r5
   14a94:	bl	141f4 <fputs@plt+0xb0dc>
   14a98:	mov	r0, r6
   14a9c:	bl	146b4 <fputs@plt+0xb59c>
   14aa0:	add	r2, r4, #12
   14aa4:	mov	r3, #256	; 0x100
   14aa8:	mov	ip, #0
   14aac:	subs	r3, r3, #1
   14ab0:	str	ip, [r2, #4]!
   14ab4:	bne	14aac <fputs@plt+0xb994>
   14ab8:	add	r1, r6, #8
   14abc:	mov	r2, #256	; 0x100
   14ac0:	subs	r2, r2, #1
   14ac4:	str	r3, [r1, #4]!
   14ac8:	bne	14ac0 <fputs@plt+0xb9a8>
   14acc:	mov	r0, r4
   14ad0:	pop	{r4, r5, r6, pc}
   14ad4:	mov	r0, r5
   14ad8:	bl	14240 <fputs@plt+0xb128>
   14adc:	bl	8f44 <__cxa_end_cleanup@plt>
   14ae0:	push	{r4, r5, r6, r7, lr}
   14ae4:	add	r6, r0, r1, lsl #2
   14ae8:	movw	r4, #12304	; 0x3010
   14aec:	movt	r4, #2
   14af0:	ldr	r3, [r6, #16]
   14af4:	sub	sp, sp, #20
   14af8:	ldr	r2, [r4]
   14afc:	mov	r5, r0
   14b00:	cmp	r3, #0
   14b04:	str	r2, [sp, #12]
   14b08:	beq	14b28 <fputs@plt+0xba10>
   14b0c:	ldr	r2, [sp, #12]
   14b10:	mov	r0, r3
   14b14:	ldr	r3, [r4]
   14b18:	cmp	r2, r3
   14b1c:	bne	14b88 <fputs@plt+0xba70>
   14b20:	add	sp, sp, #20
   14b24:	pop	{r4, r5, r6, r7, pc}
   14b28:	mov	r0, r1
   14b2c:	movw	r3, #26723	; 0x6863
   14b30:	movt	r3, #29281	; 0x7261
   14b34:	str	r3, [sp, #4]
   14b38:	bl	14118 <fputs@plt+0xb000>
   14b3c:	mov	r2, #4
   14b40:	mov	r1, r0
   14b44:	add	r0, sp, #8
   14b48:	bl	90dc <__strcpy_chk@plt>
   14b4c:	mov	r0, #12
   14b50:	bl	14da0 <_Znwj@@Base>
   14b54:	ldr	r3, [r5]
   14b58:	mvn	r2, #0
   14b5c:	add	r1, r3, #1
   14b60:	str	r1, [r5]
   14b64:	mov	r7, r0
   14b68:	add	r0, sp, #4
   14b6c:	str	r3, [r7]
   14b70:	str	r2, [r7, #4]
   14b74:	bl	15808 <_ZdlPv@@Base+0xa18>
   14b78:	mov	r3, r7
   14b7c:	str	r0, [r7, #8]
   14b80:	str	r7, [r6, #16]
   14b84:	b	14b0c <fputs@plt+0xb9f4>
   14b88:	bl	9028 <__stack_chk_fail@plt>
   14b8c:	cmp	r0, #255	; 0xff
   14b90:	push	{r3, r4, r5, r6, r7, lr}
   14b94:	mov	r4, r0
   14b98:	bhi	14bc4 <fputs@plt+0xbaac>
   14b9c:	add	r3, r0, #260	; 0x104
   14ba0:	movw	r5, #23712	; 0x5ca0
   14ba4:	add	r3, r3, #2
   14ba8:	movt	r5, #2
   14bac:	add	r7, r5, r3, lsl #2
   14bb0:	ldr	r6, [r7, #4]
   14bb4:	cmp	r6, #0
   14bb8:	beq	14c1c <fputs@plt+0xbb04>
   14bbc:	mov	r0, r6
   14bc0:	pop	{r3, r4, r5, r6, r7, pc}
   14bc4:	movw	r5, #23712	; 0x5ca0
   14bc8:	movt	r5, #2
   14bcc:	add	r0, r5, #1040	; 0x410
   14bd0:	mov	r1, r4
   14bd4:	bl	14970 <fputs@plt+0xb858>
   14bd8:	subs	r6, r0, #0
   14bdc:	bne	14bbc <fputs@plt+0xbaa4>
   14be0:	mov	r0, #12
   14be4:	bl	8ff8 <_Znaj@plt>
   14be8:	ldr	ip, [r5]
   14bec:	mov	r1, r4
   14bf0:	add	lr, ip, #1
   14bf4:	mov	r3, r0
   14bf8:	mov	r0, r5
   14bfc:	str	r6, [r3, #8]
   14c00:	mov	r2, r3
   14c04:	str	lr, [r0], #1040	; 0x410
   14c08:	mov	r6, r3
   14c0c:	str	r4, [r3, #4]
   14c10:	str	ip, [r3]
   14c14:	bl	14780 <fputs@plt+0xb668>
   14c18:	b	14bbc <fputs@plt+0xbaa4>
   14c1c:	mov	r0, #12
   14c20:	bl	14da0 <_Znwj@@Base>
   14c24:	ldr	r3, [r5]
   14c28:	add	r2, r3, #1
   14c2c:	str	r2, [r5]
   14c30:	stmib	r0, {r4, r6}
   14c34:	mov	r6, r0
   14c38:	str	r3, [r0]
   14c3c:	str	r0, [r7, #4]
   14c40:	b	14bbc <fputs@plt+0xbaa4>
   14c44:	push	{r4, r5, r6, lr}
   14c48:	movw	r4, #12304	; 0x3010
   14c4c:	movt	r4, #2
   14c50:	sub	sp, sp, #16
   14c54:	subs	r5, r0, #0
   14c58:	ldr	r3, [r4]
   14c5c:	str	r3, [sp, #12]
   14c60:	beq	14cc4 <fputs@plt+0xbbac>
   14c64:	ldrb	r1, [r5]
   14c68:	tst	r1, #223	; 0xdf
   14c6c:	beq	14cc4 <fputs@plt+0xbbac>
   14c70:	ldrb	r3, [r5, #1]
   14c74:	cmp	r3, #0
   14c78:	beq	14ce4 <fputs@plt+0xbbcc>
   14c7c:	cmp	r1, #99	; 0x63
   14c80:	str	r5, [sp, #4]
   14c84:	beq	14cf8 <fputs@plt+0xbbe0>
   14c88:	movw	r5, #23712	; 0x5ca0
   14c8c:	movt	r5, #2
   14c90:	add	r0, r5, #4
   14c94:	add	r1, sp, #4
   14c98:	bl	14578 <fputs@plt+0xb460>
   14c9c:	cmp	r0, #0
   14ca0:	movne	r3, r0
   14ca4:	beq	14d54 <fputs@plt+0xbc3c>
   14ca8:	ldr	r2, [sp, #12]
   14cac:	mov	r0, r3
   14cb0:	ldr	r3, [r4]
   14cb4:	cmp	r2, r3
   14cb8:	bne	14d94 <fputs@plt+0xbc7c>
   14cbc:	add	sp, sp, #16
   14cc0:	pop	{r4, r5, r6, pc}
   14cc4:	movw	r1, #34352	; 0x8630
   14cc8:	mov	r0, #152	; 0x98
   14ccc:	movt	r1, #1
   14cd0:	bl	e438 <fputs@plt+0x5320>
   14cd4:	ldrb	r3, [r5, #1]
   14cd8:	ldrb	r1, [r5]
   14cdc:	cmp	r3, #0
   14ce0:	bne	14c7c <fputs@plt+0xbb64>
   14ce4:	movw	r0, #23712	; 0x5ca0
   14ce8:	movt	r0, #2
   14cec:	bl	14ae0 <fputs@plt+0xb9c8>
   14cf0:	mov	r3, r0
   14cf4:	b	14ca8 <fputs@plt+0xbb90>
   14cf8:	cmp	r3, #104	; 0x68
   14cfc:	bne	14c88 <fputs@plt+0xbb70>
   14d00:	ldrb	r3, [r5, #2]
   14d04:	cmp	r3, #97	; 0x61
   14d08:	bne	14c88 <fputs@plt+0xbb70>
   14d0c:	ldrb	r3, [r5, #3]
   14d10:	cmp	r3, #114	; 0x72
   14d14:	bne	14c88 <fputs@plt+0xbb70>
   14d18:	mov	r2, #10
   14d1c:	add	r0, r5, #4
   14d20:	add	r1, sp, #8
   14d24:	bl	8fbc <strtol@plt>
   14d28:	ldmib	sp, {r2, r3}
   14d2c:	add	r2, r2, #4
   14d30:	cmp	r3, r2
   14d34:	beq	14c88 <fputs@plt+0xbb70>
   14d38:	ldrb	r3, [r3]
   14d3c:	cmp	r3, #0
   14d40:	bne	14c88 <fputs@plt+0xbb70>
   14d44:	cmp	r0, #255	; 0xff
   14d48:	bhi	14c88 <fputs@plt+0xbb70>
   14d4c:	uxtb	r1, r0
   14d50:	b	14ce4 <fputs@plt+0xbbcc>
   14d54:	mov	r0, #12
   14d58:	bl	8ff8 <_Znaj@plt>
   14d5c:	ldr	r3, [r5]
   14d60:	mvn	r1, #0
   14d64:	add	ip, r3, #1
   14d68:	mov	r6, r0
   14d6c:	mov	r0, r5
   14d70:	str	r1, [r6, #4]
   14d74:	mov	r2, r6
   14d78:	ldr	r1, [sp, #4]
   14d7c:	str	ip, [r0], #4
   14d80:	str	r3, [r6]
   14d84:	bl	142b8 <fputs@plt+0xb1a0>
   14d88:	mov	r3, r6
   14d8c:	str	r0, [r6, #8]
   14d90:	b	14ca8 <fputs@plt+0xbb90>
   14d94:	bl	9028 <__stack_chk_fail@plt>
   14d98:	ldr	r0, [r0, #8]
   14d9c:	bx	lr

00014da0 <_Znwj@@Base>:
   14da0:	cmp	r0, #0
   14da4:	push	{r3, lr}
   14da8:	moveq	r0, #1
   14dac:	bl	901c <malloc@plt>
   14db0:	cmp	r0, #0
   14db4:	popne	{r3, pc}
   14db8:	movw	r3, #26784	; 0x68a0
   14dbc:	movt	r3, #2
   14dc0:	ldr	r0, [r3]
   14dc4:	cmp	r0, #0
   14dc8:	beq	14ddc <_Znwj@@Base+0x3c>
   14dcc:	bl	9128 <fputs@plt+0x10>
   14dd0:	movw	r0, #34368	; 0x8640
   14dd4:	movt	r0, #1
   14dd8:	bl	9128 <fputs@plt+0x10>
   14ddc:	movw	r0, #34372	; 0x8644
   14de0:	movt	r0, #1
   14de4:	bl	9128 <fputs@plt+0x10>
   14de8:	mvn	r0, #0
   14dec:	bl	8f5c <_exit@plt>

00014df0 <_ZdlPv@@Base>:
   14df0:	cmp	r0, #0
   14df4:	bxeq	lr
   14df8:	b	8f68 <free@plt>
   14dfc:	andeq	r0, r0, r0
   14e00:	add	r1, r1, r1, lsl #1
   14e04:	movw	ip, #25792	; 0x64c0
   14e08:	movt	ip, #2
   14e0c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   14e10:	vpush	{d8}
   14e14:	add	r4, ip, r1, lsl #3
   14e18:	vldr	d8, [pc, #120]	; 14e98 <_ZdlPv@@Base+0xa8>
   14e1c:	add	r4, r4, #16
   14e20:	mov	r9, r0
   14e24:	mov	r5, r2
   14e28:	mov	r7, r3
   14e2c:	mov	r6, #48	; 0x30
   14e30:	mov	r8, #0
   14e34:	mov	r0, #3
   14e38:	bl	8ff8 <_Znaj@plt>
   14e3c:	vmov	s11, r5
   14e40:	add	r3, r5, r5, lsr #31
   14e44:	add	r2, r6, #1
   14e48:	vcvt.f64.s32	d6, s11
   14e4c:	mov	r5, r7
   14e50:	vmov	s11, r7
   14e54:	asr	r3, r3, #1
   14e58:	mov	r7, r3
   14e5c:	vcvt.f64.s32	d7, s11
   14e60:	vdiv.f64	d7, d7, d8
   14e64:	strb	r6, [r0, #1]
   14e68:	uxtb	r6, r2
   14e6c:	cmp	r6, #56	; 0x38
   14e70:	strb	r9, [r0]
   14e74:	strb	r8, [r0, #2]
   14e78:	str	r0, [r4, #-16]
   14e7c:	vdiv.f64	d6, d6, d8
   14e80:	vmov	r2, r3, d7
   14e84:	vstr	d6, [r4, #-8]
   14e88:	strd	r2, [r4], #24
   14e8c:	bne	14e34 <_ZdlPv@@Base+0x44>
   14e90:	vpop	{d8}
   14e94:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   14e98:	strbtvs	r6, [r6], -r6, ror #12
   14e9c:	eorsmi	r6, r9, r6, ror #12
   14ea0:	push	{r3, r4, r5, lr}
   14ea4:	vpush	{d8-d9}
   14ea8:	mov	r4, r1
   14eac:	vmov.f64	d9, d0
   14eb0:	mov	r5, r0
   14eb4:	add	r4, r4, r4, lsl #1
   14eb8:	lsl	r4, r4, #3
   14ebc:	vmov.f64	d8, d1
   14ec0:	bl	8f8c <strlen@plt>
   14ec4:	add	r0, r0, #1
   14ec8:	bl	8ff8 <_Znaj@plt>
   14ecc:	mov	r1, r5
   14ed0:	bl	8fc8 <strcpy@plt>
   14ed4:	movw	r3, #25792	; 0x64c0
   14ed8:	movt	r3, #2
   14edc:	add	r2, r3, r4
   14ee0:	str	r0, [r3, r4]
   14ee4:	vstr	d9, [r2, #8]
   14ee8:	vstr	d8, [r2, #16]
   14eec:	vpop	{d8-d9}
   14ef0:	pop	{r3, r4, r5, pc}
   14ef4:	movw	ip, #25792	; 0x64c0
   14ef8:	movt	ip, #2
   14efc:	push	{r4, lr}
   14f00:	mov	r4, r0
   14f04:	ldr	r1, [ip, #984]	; 0x3d8
   14f08:	cmp	r1, #0
   14f0c:	bne	1503c <_ZdlPv@@Base+0x24c>
   14f10:	mov	r0, #97	; 0x61
   14f14:	movw	r2, #1189	; 0x4a5
   14f18:	movw	r3, #841	; 0x349
   14f1c:	mov	lr, #1
   14f20:	str	lr, [ip, #984]	; 0x3d8
   14f24:	bl	14e00 <_ZdlPv@@Base+0x10>
   14f28:	mov	r0, #98	; 0x62
   14f2c:	mov	r1, #8
   14f30:	movw	r2, #1414	; 0x586
   14f34:	mov	r3, #1000	; 0x3e8
   14f38:	bl	14e00 <_ZdlPv@@Base+0x10>
   14f3c:	mov	r0, #99	; 0x63
   14f40:	mov	r1, #16
   14f44:	movw	r2, #1297	; 0x511
   14f48:	movw	r3, #917	; 0x395
   14f4c:	bl	14e00 <_ZdlPv@@Base+0x10>
   14f50:	movw	r2, #1090	; 0x442
   14f54:	movw	r3, #771	; 0x303
   14f58:	mov	r0, #100	; 0x64
   14f5c:	mov	r1, #24
   14f60:	bl	14e00 <_ZdlPv@@Base+0x10>
   14f64:	mov	r1, #32
   14f68:	vmov.f64	d0, #38	; 0x41300000  11.0
   14f6c:	movw	r0, #34388	; 0x8654
   14f70:	movt	r0, #1
   14f74:	vmov.f64	d1, #33	; 0x41080000  8.5
   14f78:	bl	14ea0 <_ZdlPv@@Base+0xb0>
   14f7c:	mov	r1, #33	; 0x21
   14f80:	movw	r0, #34396	; 0x865c
   14f84:	movt	r0, #1
   14f88:	vmov.f64	d0, #44	; 0x41600000  14.0
   14f8c:	vmov.f64	d1, #33	; 0x41080000  8.5
   14f90:	bl	14ea0 <_ZdlPv@@Base+0xb0>
   14f94:	mov	r1, #34	; 0x22
   14f98:	movw	r0, #34404	; 0x8664
   14f9c:	movt	r0, #1
   14fa0:	vmov.f64	d0, #49	; 0x41880000  17.0
   14fa4:	vmov.f64	d1, #38	; 0x41300000  11.0
   14fa8:	bl	14ea0 <_ZdlPv@@Base+0xb0>
   14fac:	mov	r1, #35	; 0x23
   14fb0:	movw	r0, #34412	; 0x866c
   14fb4:	movt	r0, #1
   14fb8:	vmov.f64	d0, #38	; 0x41300000  11.0
   14fbc:	vmov.f64	d1, #49	; 0x41880000  17.0
   14fc0:	bl	14ea0 <_ZdlPv@@Base+0xb0>
   14fc4:	mov	r1, #36	; 0x24
   14fc8:	movw	r0, #34420	; 0x8674
   14fcc:	movt	r0, #1
   14fd0:	vmov.f64	d0, #33	; 0x41080000  8.5
   14fd4:	vmov.f64	d1, #22	; 0x40b00000  5.5
   14fd8:	bl	14ea0 <_ZdlPv@@Base+0xb0>
   14fdc:	mov	r1, #37	; 0x25
   14fe0:	movw	r0, #34432	; 0x8680
   14fe4:	movt	r0, #1
   14fe8:	vmov.f64	d0, #36	; 0x41200000  10.0
   14fec:	vmov.f64	d1, #30	; 0x40f00000  7.5
   14ff0:	bl	14ea0 <_ZdlPv@@Base+0xb0>
   14ff4:	mov	r1, #38	; 0x26
   14ff8:	vldr	d1, [pc, #72]	; 15048 <_ZdlPv@@Base+0x258>
   14ffc:	movw	r0, #34444	; 0x868c
   15000:	movt	r0, #1
   15004:	vmov.f64	d0, #35	; 0x41180000  9.5
   15008:	bl	14ea0 <_ZdlPv@@Base+0xb0>
   1500c:	mov	r1, #39	; 0x27
   15010:	movw	r0, #34452	; 0x8694
   15014:	movt	r0, #1
   15018:	vmov.f64	d0, #30	; 0x40f00000  7.5
   1501c:	vmov.f64	d1, #15	; 0x40780000  3.875
   15020:	bl	14ea0 <_ZdlPv@@Base+0xb0>
   15024:	movw	r0, #34460	; 0x869c
   15028:	mov	r1, #40	; 0x28
   1502c:	movt	r0, #1
   15030:	vldr	d0, [pc, #24]	; 15050 <_ZdlPv@@Base+0x260>
   15034:	vldr	d1, [pc, #28]	; 15058 <_ZdlPv@@Base+0x268>
   15038:	bl	14ea0 <_ZdlPv@@Base+0xb0>
   1503c:	mov	r0, r4
   15040:	pop	{r4, pc}
   15044:	nop	{0}
   15048:	andeq	r0, r0, r0
   1504c:	andsmi	r8, r0, r0
   15050:	bmi	fe55f9ac <stderr@@GLIBC_2.4+0xfe53c95c>
   15054:	eormi	r5, r1, r5, lsr #5
   15058:	bmi	fe55f9b4 <stderr@@GLIBC_2.4+0xfe53c964>
   1505c:	andsmi	r5, r1, r5, lsr #5
   15060:	push	{r4, lr}
   15064:	subs	r4, r0, #0
   15068:	beq	15098 <_ZdlPv@@Base+0x2a8>
   1506c:	sub	r2, r4, #1
   15070:	mov	r0, #0
   15074:	b	15088 <_ZdlPv@@Base+0x298>
   15078:	add	r0, r3, r0, lsl #4
   1507c:	ands	r3, r0, #-268435456	; 0xf0000000
   15080:	eor	r1, r3, r0
   15084:	eorne	r0, r1, r3, lsr #24
   15088:	ldrb	r3, [r2, #1]!
   1508c:	cmp	r3, #0
   15090:	bne	15078 <_ZdlPv@@Base+0x288>
   15094:	pop	{r4, pc}
   15098:	movw	r1, #34552	; 0x86f8
   1509c:	mov	r0, #28
   150a0:	movt	r1, #1
   150a4:	bl	e438 <fputs@plt+0x5320>
   150a8:	b	1506c <_ZdlPv@@Base+0x27c>
   150ac:	cmp	r0, #100	; 0x64
   150b0:	push	{r3, r4, r5, lr}
   150b4:	mov	r5, r0
   150b8:	bls	15104 <_ZdlPv@@Base+0x314>
   150bc:	movw	r4, #34464	; 0x86a0
   150c0:	movt	r4, #1
   150c4:	ldr	r0, [r4, #4]!
   150c8:	cmp	r0, r5
   150cc:	bhi	15100 <_ZdlPv@@Base+0x310>
   150d0:	cmp	r0, #0
   150d4:	bne	150c4 <_ZdlPv@@Base+0x2d4>
   150d8:	movw	r1, #23504	; 0x5bd0
   150dc:	movt	r1, #2
   150e0:	movw	r0, #34564	; 0x8704
   150e4:	movt	r0, #1
   150e8:	mov	r2, r1
   150ec:	mov	r3, r1
   150f0:	bl	f808 <fputs@plt+0x66f0>
   150f4:	ldr	r0, [r4, #4]!
   150f8:	cmp	r0, r5
   150fc:	bls	150d0 <_ZdlPv@@Base+0x2e0>
   15100:	pop	{r3, r4, r5, pc}
   15104:	mov	r0, #101	; 0x65
   15108:	pop	{r3, r4, r5, pc}
   1510c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15110:	cmp	r3, #0
   15114:	mov	r4, r0
   15118:	mov	r7, r1
   1511c:	mov	r5, r2
   15120:	ldr	r8, [sp, #40]	; 0x28
   15124:	moveq	r6, r3
   15128:	bne	15240 <_ZdlPv@@Base+0x450>
   1512c:	cmp	r7, #0
   15130:	beq	15150 <_ZdlPv@@Base+0x360>
   15134:	mov	r0, r7
   15138:	bl	8ef0 <getenv@plt>
   1513c:	subs	r7, r0, #0
   15140:	beq	15150 <_ZdlPv@@Base+0x360>
   15144:	ldrb	r3, [r7]
   15148:	cmp	r3, #0
   1514c:	bne	15234 <_ZdlPv@@Base+0x444>
   15150:	mov	r9, #1
   15154:	cmp	r8, #0
   15158:	movne	fp, #2
   1515c:	moveq	fp, #0
   15160:	cmp	r6, #0
   15164:	moveq	sl, r6
   15168:	beq	1517c <_ZdlPv@@Base+0x38c>
   1516c:	ldrb	r0, [r6]
   15170:	cmp	r0, #0
   15174:	moveq	sl, r0
   15178:	bne	15224 <_ZdlPv@@Base+0x434>
   1517c:	cmp	r5, #0
   15180:	moveq	r0, r5
   15184:	beq	15198 <_ZdlPv@@Base+0x3a8>
   15188:	ldrb	r3, [r5]
   1518c:	cmp	r3, #0
   15190:	moveq	r0, r3
   15194:	bne	15218 <_ZdlPv@@Base+0x428>
   15198:	add	r9, fp, r9
   1519c:	add	sl, r9, sl
   151a0:	add	r0, sl, r0
   151a4:	bl	8ff8 <_Znaj@plt>
   151a8:	cmp	r7, #0
   151ac:	mov	r3, #0
   151b0:	str	r0, [r4]
   151b4:	strb	r3, [r0]
   151b8:	beq	151c8 <_ZdlPv@@Base+0x3d8>
   151bc:	ldrb	r3, [r7]
   151c0:	cmp	r3, #0
   151c4:	bne	152bc <_ZdlPv@@Base+0x4cc>
   151c8:	cmp	r8, #0
   151cc:	bne	15254 <_ZdlPv@@Base+0x464>
   151d0:	cmp	r6, #0
   151d4:	beq	151e4 <_ZdlPv@@Base+0x3f4>
   151d8:	ldrb	r3, [r6]
   151dc:	cmp	r3, #0
   151e0:	bne	15290 <_ZdlPv@@Base+0x4a0>
   151e4:	cmp	r5, #0
   151e8:	beq	15204 <_ZdlPv@@Base+0x414>
   151ec:	ldrb	r3, [r5]
   151f0:	cmp	r3, #0
   151f4:	beq	15204 <_ZdlPv@@Base+0x414>
   151f8:	mov	r1, r5
   151fc:	ldr	r0, [r4]
   15200:	bl	9058 <strcat@plt>
   15204:	ldr	r0, [r4]
   15208:	bl	8f8c <strlen@plt>
   1520c:	str	r0, [r4, #4]
   15210:	mov	r0, r4
   15214:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15218:	mov	r0, r5
   1521c:	bl	8f8c <strlen@plt>
   15220:	b	15198 <_ZdlPv@@Base+0x3a8>
   15224:	mov	r0, r6
   15228:	bl	8f8c <strlen@plt>
   1522c:	add	sl, r0, #1
   15230:	b	1517c <_ZdlPv@@Base+0x38c>
   15234:	bl	8f8c <strlen@plt>
   15238:	add	r9, r0, #2
   1523c:	b	15154 <_ZdlPv@@Base+0x364>
   15240:	movw	r0, #34584	; 0x8718
   15244:	movt	r0, #1
   15248:	bl	8ef0 <getenv@plt>
   1524c:	mov	r6, r0
   15250:	b	1512c <_ZdlPv@@Base+0x33c>
   15254:	ldr	r7, [r4]
   15258:	mov	r0, r7
   1525c:	bl	8f8c <strlen@plt>
   15260:	movw	r3, #29424	; 0x72f0
   15264:	movt	r3, #1
   15268:	ldrh	r3, [r3]
   1526c:	strh	r3, [r7, r0]
   15270:	ldr	r7, [r4]
   15274:	mov	r0, r7
   15278:	bl	8f8c <strlen@plt>
   1527c:	movw	r3, #29560	; 0x7378
   15280:	movt	r3, #1
   15284:	ldrh	r3, [r3]
   15288:	strh	r3, [r7, r0]
   1528c:	b	151d0 <_ZdlPv@@Base+0x3e0>
   15290:	mov	r1, r6
   15294:	ldr	r0, [r4]
   15298:	bl	9058 <strcat@plt>
   1529c:	ldr	r6, [r4]
   152a0:	mov	r0, r6
   152a4:	bl	8f8c <strlen@plt>
   152a8:	movw	r3, #29560	; 0x7378
   152ac:	movt	r3, #1
   152b0:	ldrh	r3, [r3]
   152b4:	strh	r3, [r6, r0]
   152b8:	b	151e4 <_ZdlPv@@Base+0x3f4>
   152bc:	mov	r1, r7
   152c0:	ldr	r0, [r4]
   152c4:	bl	9058 <strcat@plt>
   152c8:	ldr	r7, [r4]
   152cc:	mov	r0, r7
   152d0:	bl	8f8c <strlen@plt>
   152d4:	movw	r3, #29560	; 0x7378
   152d8:	movt	r3, #1
   152dc:	ldrh	r3, [r3]
   152e0:	strh	r3, [r7, r0]
   152e4:	b	151c8 <_ZdlPv@@Base+0x3d8>
   152e8:	push	{r4, lr}
   152ec:	mov	r4, r0
   152f0:	ldr	r0, [r0]
   152f4:	cmp	r0, #0
   152f8:	beq	15300 <_ZdlPv@@Base+0x510>
   152fc:	bl	9064 <_ZdaPv@plt>
   15300:	mov	r0, r4
   15304:	pop	{r4, pc}
   15308:	push	{r4, r5, r6, r7, r8, lr}
   1530c:	mov	r4, r0
   15310:	ldr	r5, [r0]
   15314:	sub	sp, sp, #8
   15318:	mov	r8, r1
   1531c:	mov	r0, r5
   15320:	bl	8f8c <strlen@plt>
   15324:	mov	r6, r0
   15328:	mov	r0, r8
   1532c:	bl	8f8c <strlen@plt>
   15330:	mov	r7, r0
   15334:	add	r0, r6, r0
   15338:	add	r0, r0, #2
   1533c:	bl	8ff8 <_Znaj@plt>
   15340:	ldr	r2, [r4, #4]
   15344:	mov	r1, r5
   15348:	rsb	r2, r2, r6
   1534c:	str	r0, [r4]
   15350:	bl	8fa4 <memcpy@plt>
   15354:	ldm	r4, {r1, r3}
   15358:	rsb	r2, r3, r6
   1535c:	cmp	r3, #0
   15360:	add	r3, r1, r2
   15364:	addeq	r3, r3, #1
   15368:	moveq	r0, #58	; 0x3a
   1536c:	strbeq	r0, [r1, r2]
   15370:	mov	r0, r3
   15374:	mov	r2, r7
   15378:	mov	r1, r8
   1537c:	bl	8fa4 <memcpy@plt>
   15380:	ldr	r2, [r4, #4]
   15384:	cmp	r2, #0
   15388:	mov	r3, r0
   1538c:	add	r0, r0, r7
   15390:	bne	153b4 <_ZdlPv@@Base+0x5c4>
   15394:	cmp	r5, #0
   15398:	mov	r3, #0
   1539c:	strb	r3, [r0]
   153a0:	beq	153f0 <_ZdlPv@@Base+0x600>
   153a4:	mov	r0, r5
   153a8:	add	sp, sp, #8
   153ac:	pop	{r4, r5, r6, r7, r8, lr}
   153b0:	b	9064 <_ZdaPv@plt>
   153b4:	mov	r2, #58	; 0x3a
   153b8:	strb	r2, [r3, r7]
   153bc:	ldr	r2, [r4, #4]
   153c0:	add	r3, r0, #1
   153c4:	rsb	r1, r2, r6
   153c8:	mov	r0, r3
   153cc:	add	r1, r5, r1
   153d0:	bl	8fa4 <memcpy@plt>
   153d4:	cmp	r5, #0
   153d8:	mov	r3, r0
   153dc:	ldr	r0, [r4, #4]
   153e0:	add	r0, r3, r0
   153e4:	mov	r3, #0
   153e8:	strb	r3, [r0]
   153ec:	bne	153a4 <_ZdlPv@@Base+0x5b4>
   153f0:	add	sp, sp, #8
   153f4:	pop	{r4, r5, r6, r7, r8, pc}
   153f8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   153fc:	subs	r8, r1, #0
   15400:	mov	r4, r0
   15404:	mov	sl, r2
   15408:	beq	15594 <_ZdlPv@@Base+0x7a4>
   1540c:	ldrb	r3, [r8]
   15410:	cmp	r3, #47	; 0x2f
   15414:	beq	15508 <_ZdlPv@@Base+0x718>
   15418:	ldr	r5, [r4]
   1541c:	ldrb	r3, [r5]
   15420:	cmp	r3, #0
   15424:	beq	15508 <_ZdlPv@@Base+0x718>
   15428:	mov	r0, r8
   1542c:	mov	fp, #47	; 0x2f
   15430:	bl	8f8c <strlen@plt>
   15434:	add	r9, r0, #1
   15438:	b	154e0 <_ZdlPv@@Base+0x6f0>
   1543c:	cmp	r5, r4
   15440:	bcs	1545c <_ZdlPv@@Base+0x66c>
   15444:	movw	r0, #29436	; 0x72fc
   15448:	ldrb	r1, [r4, #-1]
   1544c:	movt	r0, #1
   15450:	bl	8f14 <strchr@plt>
   15454:	cmp	r0, #0
   15458:	beq	1553c <_ZdlPv@@Base+0x74c>
   1545c:	rsb	r7, r5, r4
   15460:	add	r0, r9, r7
   15464:	bl	8ff8 <_Znaj@plt>
   15468:	mov	r1, r5
   1546c:	mov	r2, r7
   15470:	mov	r6, r0
   15474:	bl	8fa4 <memcpy@plt>
   15478:	mov	r3, #0
   1547c:	add	r0, r7, r3
   15480:	mov	r1, r8
   15484:	add	r0, r6, r0
   15488:	bl	8fc8 <strcpy@plt>
   1548c:	mov	r0, r6
   15490:	bl	15808 <_ZdlPv@@Base+0xa18>
   15494:	cmp	r6, #0
   15498:	mov	r5, r0
   1549c:	beq	154a8 <_ZdlPv@@Base+0x6b8>
   154a0:	mov	r0, r6
   154a4:	bl	9064 <_ZdaPv@plt>
   154a8:	movw	r1, #25272	; 0x62b8
   154ac:	mov	r0, r5
   154b0:	movt	r1, #1
   154b4:	bl	8f38 <fopen@plt>
   154b8:	subs	r6, r0, #0
   154bc:	bne	15574 <_ZdlPv@@Base+0x784>
   154c0:	cmp	r5, #0
   154c4:	beq	154d0 <_ZdlPv@@Base+0x6e0>
   154c8:	mov	r0, r5
   154cc:	bl	9064 <_ZdaPv@plt>
   154d0:	ldrb	r3, [r4]
   154d4:	cmp	r3, #0
   154d8:	beq	15568 <_ZdlPv@@Base+0x778>
   154dc:	add	r5, r4, #1
   154e0:	mov	r0, r5
   154e4:	mov	r1, #58	; 0x3a
   154e8:	bl	8f14 <strchr@plt>
   154ec:	subs	r4, r0, #0
   154f0:	bne	1543c <_ZdlPv@@Base+0x64c>
   154f4:	mov	r1, r4
   154f8:	mov	r0, r5
   154fc:	bl	8f14 <strchr@plt>
   15500:	mov	r4, r0
   15504:	b	1543c <_ZdlPv@@Base+0x64c>
   15508:	movw	r1, #25272	; 0x62b8
   1550c:	mov	r0, r8
   15510:	movt	r1, #1
   15514:	bl	8f38 <fopen@plt>
   15518:	subs	r6, r0, #0
   1551c:	beq	15568 <_ZdlPv@@Base+0x778>
   15520:	cmp	sl, #0
   15524:	beq	15534 <_ZdlPv@@Base+0x744>
   15528:	mov	r0, r8
   1552c:	bl	15808 <_ZdlPv@@Base+0xa18>
   15530:	str	r0, [sl]
   15534:	mov	r0, r6
   15538:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1553c:	rsb	r7, r5, r4
   15540:	add	r0, r7, #1
   15544:	add	r0, r9, r0
   15548:	bl	8ff8 <_Znaj@plt>
   1554c:	mov	r1, r5
   15550:	mov	r2, r7
   15554:	mov	r6, r0
   15558:	bl	8fa4 <memcpy@plt>
   1555c:	strb	fp, [r6, r7]
   15560:	mov	r3, #1
   15564:	b	1547c <_ZdlPv@@Base+0x68c>
   15568:	mov	r6, #0
   1556c:	mov	r0, r6
   15570:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15574:	cmp	sl, #0
   15578:	strne	r5, [sl]
   1557c:	bne	15534 <_ZdlPv@@Base+0x744>
   15580:	cmp	r5, #0
   15584:	beq	15534 <_ZdlPv@@Base+0x744>
   15588:	mov	r0, r5
   1558c:	bl	9064 <_ZdaPv@plt>
   15590:	b	15534 <_ZdlPv@@Base+0x744>
   15594:	movw	r1, #34592	; 0x8720
   15598:	mov	r0, #98	; 0x62
   1559c:	movt	r1, #1
   155a0:	bl	e438 <fputs@plt+0x5320>
   155a4:	b	1540c <_ZdlPv@@Base+0x61c>
   155a8:	cmp	r3, #0
   155ac:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   155b0:	movw	r8, #25272	; 0x62b8
   155b4:	movt	r8, #1
   155b8:	movne	r8, r3
   155bc:	mov	r7, r1
   155c0:	mov	r5, r0
   155c4:	mov	r1, #114	; 0x72
   155c8:	mov	r0, r8
   155cc:	mov	r9, r2
   155d0:	bl	8f14 <strchr@plt>
   155d4:	adds	r4, r0, #0
   155d8:	movne	r4, #1
   155dc:	cmp	r7, #0
   155e0:	beq	1570c <_ZdlPv@@Base+0x91c>
   155e4:	movw	r1, #25112	; 0x6218
   155e8:	mov	r0, r7
   155ec:	movt	r1, #1
   155f0:	bl	90f4 <strcmp@plt>
   155f4:	cmp	r0, #0
   155f8:	beq	1570c <_ZdlPv@@Base+0x91c>
   155fc:	cmp	r4, #0
   15600:	beq	15754 <_ZdlPv@@Base+0x964>
   15604:	ldrb	r3, [r7]
   15608:	cmp	r3, #47	; 0x2f
   1560c:	beq	15754 <_ZdlPv@@Base+0x964>
   15610:	ldr	r5, [r5]
   15614:	ldrb	r3, [r5]
   15618:	cmp	r3, #0
   1561c:	beq	15754 <_ZdlPv@@Base+0x964>
   15620:	mov	r0, r7
   15624:	bl	8f8c <strlen@plt>
   15628:	add	sl, r0, #1
   1562c:	b	156e4 <_ZdlPv@@Base+0x8f4>
   15630:	cmp	r5, r4
   15634:	bcs	15650 <_ZdlPv@@Base+0x860>
   15638:	movw	r0, #29436	; 0x72fc
   1563c:	ldrb	r1, [r4, #-1]
   15640:	movt	r0, #1
   15644:	bl	8f14 <strchr@plt>
   15648:	cmp	r0, #0
   1564c:	beq	15788 <_ZdlPv@@Base+0x998>
   15650:	rsb	fp, r5, r4
   15654:	add	r0, sl, fp
   15658:	bl	8ff8 <_Znaj@plt>
   1565c:	mov	r2, fp
   15660:	mov	r1, r5
   15664:	mov	r6, r0
   15668:	bl	8fa4 <memcpy@plt>
   1566c:	mov	r2, #0
   15670:	add	r0, fp, r2
   15674:	mov	r1, r7
   15678:	add	r0, r6, r0
   1567c:	bl	8fc8 <strcpy@plt>
   15680:	mov	r0, r6
   15684:	bl	15808 <_ZdlPv@@Base+0xa18>
   15688:	cmp	r6, #0
   1568c:	mov	r5, r0
   15690:	beq	1569c <_ZdlPv@@Base+0x8ac>
   15694:	mov	r0, r6
   15698:	bl	9064 <_ZdaPv@plt>
   1569c:	mov	r0, r5
   156a0:	mov	r1, r8
   156a4:	bl	8f38 <fopen@plt>
   156a8:	subs	r6, r0, #0
   156ac:	bne	157c4 <_ZdlPv@@Base+0x9d4>
   156b0:	bl	910c <__errno_location@plt>
   156b4:	cmp	r5, #0
   156b8:	mov	r6, r0
   156bc:	ldr	fp, [r0]
   156c0:	beq	156cc <_ZdlPv@@Base+0x8dc>
   156c4:	mov	r0, r5
   156c8:	bl	9064 <_ZdaPv@plt>
   156cc:	cmp	fp, #2
   156d0:	bne	157d8 <_ZdlPv@@Base+0x9e8>
   156d4:	ldrb	r3, [r4]
   156d8:	cmp	r3, #0
   156dc:	beq	157e4 <_ZdlPv@@Base+0x9f4>
   156e0:	add	r5, r4, #1
   156e4:	mov	r0, r5
   156e8:	mov	r1, #58	; 0x3a
   156ec:	bl	8f14 <strchr@plt>
   156f0:	subs	r4, r0, #0
   156f4:	bne	15630 <_ZdlPv@@Base+0x840>
   156f8:	mov	r1, r4
   156fc:	mov	r0, r5
   15700:	bl	8f14 <strchr@plt>
   15704:	mov	r4, r0
   15708:	b	15630 <_ZdlPv@@Base+0x840>
   1570c:	cmp	r9, #0
   15710:	beq	15734 <_ZdlPv@@Base+0x944>
   15714:	cmp	r4, #0
   15718:	movw	r3, #34608	; 0x8730
   1571c:	movt	r3, #1
   15720:	movw	r0, #34616	; 0x8738
   15724:	movt	r0, #1
   15728:	movne	r0, r3
   1572c:	bl	15808 <_ZdlPv@@Base+0xa18>
   15730:	str	r0, [r9]
   15734:	cmp	r4, #0
   15738:	movwne	r3, #12360	; 0x3048
   1573c:	movweq	r3, #12364	; 0x304c
   15740:	movtne	r3, #2
   15744:	movteq	r3, #2
   15748:	ldr	r3, [r3]
   1574c:	mov	r0, r3
   15750:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15754:	mov	r1, r8
   15758:	mov	r0, r7
   1575c:	bl	8f38 <fopen@plt>
   15760:	subs	r4, r0, #0
   15764:	beq	157bc <_ZdlPv@@Base+0x9cc>
   15768:	cmp	r9, #0
   1576c:	beq	157bc <_ZdlPv@@Base+0x9cc>
   15770:	mov	r0, r7
   15774:	bl	15808 <_ZdlPv@@Base+0xa18>
   15778:	mov	r3, r4
   1577c:	str	r0, [r9]
   15780:	mov	r0, r3
   15784:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15788:	rsb	r3, r5, r4
   1578c:	add	r0, r3, #1
   15790:	add	r0, sl, r0
   15794:	mov	fp, r3
   15798:	bl	8ff8 <_Znaj@plt>
   1579c:	mov	r2, fp
   157a0:	mov	r1, r5
   157a4:	mov	r6, r0
   157a8:	bl	8fa4 <memcpy@plt>
   157ac:	mov	r3, #47	; 0x2f
   157b0:	mov	r2, #1
   157b4:	strb	r3, [r6, fp]
   157b8:	b	15670 <_ZdlPv@@Base+0x880>
   157bc:	mov	r3, r4
   157c0:	b	1574c <_ZdlPv@@Base+0x95c>
   157c4:	cmp	r9, #0
   157c8:	beq	157ec <_ZdlPv@@Base+0x9fc>
   157cc:	str	r5, [r9]
   157d0:	mov	r3, r6
   157d4:	b	1574c <_ZdlPv@@Base+0x95c>
   157d8:	str	fp, [r6]
   157dc:	mov	r3, #0
   157e0:	b	1574c <_ZdlPv@@Base+0x95c>
   157e4:	str	fp, [r6]
   157e8:	b	1574c <_ZdlPv@@Base+0x95c>
   157ec:	cmp	r5, #0
   157f0:	moveq	r3, r6
   157f4:	beq	1574c <_ZdlPv@@Base+0x95c>
   157f8:	mov	r0, r5
   157fc:	bl	9064 <_ZdaPv@plt>
   15800:	mov	r3, r6
   15804:	b	1574c <_ZdlPv@@Base+0x95c>
   15808:	push	{r4, lr}
   1580c:	subs	r4, r0, #0
   15810:	beq	1582c <_ZdlPv@@Base+0xa3c>
   15814:	bl	8f8c <strlen@plt>
   15818:	add	r0, r0, #1
   1581c:	bl	8ff8 <_Znaj@plt>
   15820:	mov	r1, r4
   15824:	bl	8fc8 <strcpy@plt>
   15828:	pop	{r4, pc}
   1582c:	mov	r0, r4
   15830:	pop	{r4, pc}
   15834:	andeq	r0, r0, r0
   15838:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1583c:	movw	r9, #12304	; 0x3010
   15840:	movt	r9, #2
   15844:	sub	sp, sp, #28
   15848:	subs	r5, r1, #0
   1584c:	ldr	r3, [r9]
   15850:	str	r0, [sp, #4]
   15854:	str	r2, [sp, #8]
   15858:	str	r3, [sp, #20]
   1585c:	beq	15b34 <_ZdlPv@@Base+0xd44>
   15860:	ldrb	r8, [r5]
   15864:	cmp	r8, #0
   15868:	beq	159e4 <_ZdlPv@@Base+0xbf4>
   1586c:	movw	r6, #26788	; 0x68a4
   15870:	movt	r6, #2
   15874:	ldr	r4, [r6]
   15878:	cmp	r4, #0
   1587c:	beq	15b74 <_ZdlPv@@Base+0xd84>
   15880:	ldrb	r2, [r5, #1]
   15884:	cmp	r2, #0
   15888:	beq	158b0 <_ZdlPv@@Base+0xac0>
   1588c:	ldrb	r3, [r5, #2]
   15890:	add	r8, r2, r8, lsl #7
   15894:	add	r2, r5, #2
   15898:	cmp	r3, #0
   1589c:	beq	15b44 <_ZdlPv@@Base+0xd54>
   158a0:	add	r8, r3, r8, lsl #4
   158a4:	ldrb	r3, [r2, #1]!
   158a8:	cmp	r3, #0
   158ac:	bne	158a0 <_ZdlPv@@Base+0xab0>
   158b0:	ldr	r3, [r6, #4]
   158b4:	mov	r0, r8
   158b8:	mov	r1, r3
   158bc:	str	r3, [sp, #12]
   158c0:	str	r3, [sp]
   158c4:	bl	9004 <__aeabi_uidivmod@plt>
   158c8:	lsl	r1, r1, #2
   158cc:	ldr	r2, [sp]
   158d0:	add	fp, r4, r1
   158d4:	sub	r7, r2, #-1073741823	; 0xc0000001
   158d8:	add	r7, r4, r7, lsl #2
   158dc:	b	15900 <_ZdlPv@@Base+0xb10>
   158e0:	mov	r0, r5
   158e4:	mov	r1, sl
   158e8:	bl	90f4 <strcmp@plt>
   158ec:	cmp	r0, #0
   158f0:	beq	15a10 <_ZdlPv@@Base+0xc20>
   158f4:	cmp	fp, r4
   158f8:	subne	fp, fp, #4
   158fc:	moveq	fp, r7
   15900:	ldr	sl, [fp]
   15904:	cmp	sl, #0
   15908:	bne	158e0 <_ZdlPv@@Base+0xaf0>
   1590c:	ldr	r2, [sp, #8]
   15910:	cmp	r2, #2
   15914:	beq	15b34 <_ZdlPv@@Base+0xd44>
   15918:	ldr	r3, [sp, #12]
   1591c:	ldr	r2, [r6, #8]
   15920:	sub	r1, r3, #1
   15924:	cmp	r1, r2
   15928:	ble	15a1c <_ZdlPv@@Base+0xc2c>
   1592c:	vmov	s11, r3
   15930:	vldr	d7, [pc, #712]	; 15c00 <_ZdlPv@@Base+0xe10>
   15934:	vcvt.f64.s32	d6, s11
   15938:	vmov	s11, r2
   1593c:	vmul.f64	d7, d6, d7
   15940:	vcvt.f64.s32	d6, s11
   15944:	vcmpe.f64	d6, d7
   15948:	vmrs	APSR_nzcv, fpscr
   1594c:	bge	15a1c <_ZdlPv@@Base+0xc2c>
   15950:	ldr	r3, [sp, #8]
   15954:	add	r2, r2, #1
   15958:	movw	r4, #26788	; 0x68a4
   1595c:	str	r2, [r6, #8]
   15960:	cmp	r3, #1
   15964:	movt	r4, #2
   15968:	beq	15b64 <_ZdlPv@@Base+0xd74>
   1596c:	mov	r0, r5
   15970:	bl	8f8c <strlen@plt>
   15974:	ldr	r2, [r4, #12]
   15978:	cmp	r2, #0
   1597c:	add	r7, r0, #1
   15980:	beq	15994 <_ZdlPv@@Base+0xba4>
   15984:	ldr	r1, [r4, #16]
   15988:	cmp	r7, r1
   1598c:	movle	r0, r2
   15990:	ble	159b0 <_ZdlPv@@Base+0xbc0>
   15994:	cmp	r7, #1024	; 0x400
   15998:	movge	r0, r7
   1599c:	movlt	r0, #1024	; 0x400
   159a0:	str	r0, [r6, #16]
   159a4:	bl	8ff8 <_Znaj@plt>
   159a8:	mov	r2, r0
   159ac:	str	r2, [r6, #12]
   159b0:	mov	r1, r5
   159b4:	bl	8fc8 <strcpy@plt>
   159b8:	ldr	r2, [r6, #12]
   159bc:	ldr	r3, [sp, #4]
   159c0:	ldr	r1, [r6, #16]
   159c4:	str	r2, [fp]
   159c8:	str	r2, [r3]
   159cc:	rsb	r1, r7, r1
   159d0:	ldr	r3, [r6, #12]
   159d4:	str	r1, [r6, #16]
   159d8:	add	r7, r3, r7
   159dc:	str	r7, [r6, #12]
   159e0:	b	159f4 <_ZdlPv@@Base+0xc04>
   159e4:	ldr	r2, [sp, #4]
   159e8:	movw	r3, #26716	; 0x685c
   159ec:	movt	r3, #1
   159f0:	str	r3, [r2]
   159f4:	ldr	r2, [sp, #20]
   159f8:	ldr	r3, [r9]
   159fc:	ldr	r0, [sp, #4]
   15a00:	cmp	r2, r3
   15a04:	bne	15bf8 <_ZdlPv@@Base+0xe08>
   15a08:	add	sp, sp, #28
   15a0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a10:	ldr	r3, [sp, #4]
   15a14:	str	sl, [r3]
   15a18:	b	159f4 <_ZdlPv@@Base+0xc04>
   15a1c:	ldr	r2, [sp]
   15a20:	movw	r3, #502	; 0x1f6
   15a24:	cmp	r2, r3
   15a28:	bls	15bd8 <_ZdlPv@@Base+0xde8>
   15a2c:	ldr	fp, [pc, #468]	; 15c08 <_ZdlPv@@Base+0xe18>
   15a30:	ldr	r0, [fp, #4]!
   15a34:	ldr	r3, [sp]
   15a38:	cmp	r0, r3
   15a3c:	bhi	15a74 <_ZdlPv@@Base+0xc84>
   15a40:	cmp	r0, #0
   15a44:	bne	15a30 <_ZdlPv@@Base+0xc40>
   15a48:	movw	r1, #23504	; 0x5bd0
   15a4c:	movt	r1, #2
   15a50:	movw	r0, #34692	; 0x8784
   15a54:	movt	r0, #1
   15a58:	mov	r3, r1
   15a5c:	mov	r2, r1
   15a60:	bl	f808 <fputs@plt+0x66f0>
   15a64:	ldr	r0, [fp, #4]!
   15a68:	ldr	r3, [sp]
   15a6c:	cmp	r0, r3
   15a70:	bls	15a40 <_ZdlPv@@Base+0xc50>
   15a74:	cmp	r0, #532676608	; 0x1fc00000
   15a78:	str	r0, [r6, #4]
   15a7c:	lslls	r0, r0, #2
   15a80:	mov	r3, #0
   15a84:	mvnhi	r0, #0
   15a88:	str	r3, [r6, #8]
   15a8c:	bl	8ff8 <_Znaj@plt>
   15a90:	ldr	r2, [r6, #4]
   15a94:	cmp	r2, #0
   15a98:	movgt	r3, #0
   15a9c:	str	r0, [r6]
   15aa0:	movgt	r1, r3
   15aa4:	bgt	15ab0 <_ZdlPv@@Base+0xcc0>
   15aa8:	b	15ad8 <_ZdlPv@@Base+0xce8>
   15aac:	ldr	r0, [r6]
   15ab0:	str	r1, [r0, r3, lsl #2]
   15ab4:	add	r3, r3, #1
   15ab8:	cmp	r3, r2
   15abc:	bne	15aac <_ZdlPv@@Base+0xcbc>
   15ac0:	cmp	r7, r4
   15ac4:	bcc	15ae0 <_ZdlPv@@Base+0xcf0>
   15ac8:	ldr	r1, [r7], #-4
   15acc:	add	r0, sp, #16
   15ad0:	mov	r2, #1
   15ad4:	bl	15838 <_ZdlPv@@Base+0xa48>
   15ad8:	cmp	r7, r4
   15adc:	bcs	15ac8 <_ZdlPv@@Base+0xcd8>
   15ae0:	cmp	r4, #0
   15ae4:	beq	15af0 <_ZdlPv@@Base+0xd00>
   15ae8:	mov	r0, r4
   15aec:	bl	9064 <_ZdaPv@plt>
   15af0:	ldr	r7, [r6, #4]
   15af4:	mov	r0, r8
   15af8:	ldr	r4, [r6]
   15afc:	mov	r1, r7
   15b00:	sub	r7, r7, #-1073741823	; 0xc0000001
   15b04:	bl	9004 <__aeabi_uidivmod@plt>
   15b08:	add	r7, r4, r7, lsl #2
   15b0c:	add	fp, r4, r1, lsl #2
   15b10:	b	15b20 <_ZdlPv@@Base+0xd30>
   15b14:	cmp	fp, r4
   15b18:	subne	fp, fp, #4
   15b1c:	moveq	fp, r7
   15b20:	ldr	r3, [fp]
   15b24:	cmp	r3, #0
   15b28:	bne	15b14 <_ZdlPv@@Base+0xd24>
   15b2c:	ldr	r2, [r6, #8]
   15b30:	b	15950 <_ZdlPv@@Base+0xb60>
   15b34:	ldr	r2, [sp, #4]
   15b38:	mov	r3, #0
   15b3c:	str	r3, [r2]
   15b40:	b	159f4 <_ZdlPv@@Base+0xc04>
   15b44:	ldr	r2, [r6, #4]
   15b48:	mov	r0, r8
   15b4c:	mov	r1, r2
   15b50:	str	r2, [sp, #12]
   15b54:	str	r2, [sp]
   15b58:	bl	9004 <__aeabi_uidivmod@plt>
   15b5c:	lsl	r1, r1, #2
   15b60:	b	158cc <_ZdlPv@@Base+0xadc>
   15b64:	ldr	r2, [sp, #4]
   15b68:	str	r5, [fp]
   15b6c:	str	r5, [r2]
   15b70:	b	159f4 <_ZdlPv@@Base+0xc04>
   15b74:	mov	r0, #404	; 0x194
   15b78:	mov	r3, #101	; 0x65
   15b7c:	str	r3, [r6, #4]
   15b80:	bl	8ff8 <_Znaj@plt>
   15b84:	ldr	sl, [r6, #4]
   15b88:	cmp	sl, #0
   15b8c:	str	r0, [r6]
   15b90:	ble	15bf0 <_ZdlPv@@Base+0xe00>
   15b94:	mov	r3, r4
   15b98:	b	15ba0 <_ZdlPv@@Base+0xdb0>
   15b9c:	ldr	r0, [r6]
   15ba0:	str	r3, [r0, r4, lsl #2]
   15ba4:	add	r4, r4, #1
   15ba8:	cmp	r4, sl
   15bac:	bne	15b9c <_ZdlPv@@Base+0xdac>
   15bb0:	ldr	r4, [r6]
   15bb4:	mov	r3, #0
   15bb8:	str	r3, [r6, #8]
   15bbc:	ldrb	r8, [r5]
   15bc0:	cmp	r8, r3
   15bc4:	bne	15880 <_ZdlPv@@Base+0xa90>
   15bc8:	str	sl, [sp]
   15bcc:	mov	r1, r8
   15bd0:	str	sl, [sp, #12]
   15bd4:	b	158cc <_ZdlPv@@Base+0xadc>
   15bd8:	movw	r2, #503	; 0x1f7
   15bdc:	mov	r3, #0
   15be0:	str	r2, [r6, #4]
   15be4:	movw	r0, #2012	; 0x7dc
   15be8:	str	r3, [r6, #8]
   15bec:	b	15a8c <_ZdlPv@@Base+0xc9c>
   15bf0:	mov	r4, r0
   15bf4:	b	15bb4 <_ZdlPv@@Base+0xdc4>
   15bf8:	bl	9028 <__stack_chk_fail@plt>
   15bfc:	nop	{0}
   15c00:	teqcc	r3, #-872415232	; 0xcc000000
   15c04:	svccc	0x00d33333
   15c08:	andeq	r8, r1, r4, asr #14
   15c0c:	push	{r4, r5, r6, r7, lr}
   15c10:	movw	r4, #12304	; 0x3010
   15c14:	movt	r4, #2
   15c18:	sub	sp, sp, #12
   15c1c:	mov	r6, r1
   15c20:	mov	r7, r0
   15c24:	ldr	r3, [r4]
   15c28:	str	r3, [sp, #4]
   15c2c:	bl	8f8c <strlen@plt>
   15c30:	mov	r5, r0
   15c34:	mov	r0, r6
   15c38:	bl	8f8c <strlen@plt>
   15c3c:	add	r0, r5, r0
   15c40:	add	r0, r0, #1
   15c44:	bl	8ff8 <_Znaj@plt>
   15c48:	mov	r1, r7
   15c4c:	mov	r5, r0
   15c50:	bl	8f2c <stpcpy@plt>
   15c54:	mov	r1, r6
   15c58:	bl	8fc8 <strcpy@plt>
   15c5c:	mov	r1, r5
   15c60:	mov	r0, sp
   15c64:	mov	r2, #0
   15c68:	bl	15838 <_ZdlPv@@Base+0xa48>
   15c6c:	cmp	r5, #0
   15c70:	beq	15c7c <_ZdlPv@@Base+0xe8c>
   15c74:	mov	r0, r5
   15c78:	bl	9064 <_ZdaPv@plt>
   15c7c:	ldr	r2, [sp, #4]
   15c80:	ldr	r3, [r4]
   15c84:	ldr	r0, [sp]
   15c88:	cmp	r2, r3
   15c8c:	bne	15c98 <_ZdlPv@@Base+0xea8>
   15c90:	add	sp, sp, #12
   15c94:	pop	{r4, r5, r6, r7, pc}
   15c98:	bl	9028 <__stack_chk_fail@plt>
   15c9c:	nop	{0}
   15ca0:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   15ca4:	ldrb	r3, [r0]
   15ca8:	cmp	r3, #117	; 0x75
   15cac:	bne	15d64 <_ZdlPv@@Base+0xf74>
   15cb0:	add	sl, r0, #1
   15cb4:	movw	r4, #21452	; 0x53cc
   15cb8:	movw	r5, #21196	; 0x52cc
   15cbc:	movw	r7, #20684	; 0x50cc
   15cc0:	movw	r6, #65535	; 0xffff
   15cc4:	movt	r4, #2
   15cc8:	movt	r5, #2
   15ccc:	movt	r7, #2
   15cd0:	movt	r6, #16
   15cd4:	mov	r8, sl
   15cd8:	mov	r1, r8
   15cdc:	mov	ip, #0
   15ce0:	ldrb	r9, [r1], #1
   15ce4:	mov	r3, r9
   15ce8:	b	15d2c <_ZdlPv@@Base+0xf3c>
   15cec:	ldrb	r0, [r5, r3]
   15cf0:	cmp	r0, #0
   15cf4:	addne	ip, fp, ip, lsl #4
   15cf8:	bne	15d0c <_ZdlPv@@Base+0xf1c>
   15cfc:	ldrb	r0, [r7, r3]
   15d00:	add	ip, r2, ip, lsl #4
   15d04:	cmp	r0, #0
   15d08:	beq	15d40 <_ZdlPv@@Base+0xf50>
   15d0c:	cmp	ip, r6
   15d10:	mov	r0, r1
   15d14:	bgt	15d64 <_ZdlPv@@Base+0xf74>
   15d18:	ldrb	r2, [r1], #1
   15d1c:	cmp	r2, #0
   15d20:	cmpne	r2, #95	; 0x5f
   15d24:	mov	r3, r2
   15d28:	beq	15d48 <_ZdlPv@@Base+0xf58>
   15d2c:	ldrb	r0, [r4, r3]
   15d30:	sub	fp, r3, #48	; 0x30
   15d34:	sub	r2, r3, #55	; 0x37
   15d38:	cmp	r0, #0
   15d3c:	bne	15cec <_ZdlPv@@Base+0xefc>
   15d40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   15d44:	bx	lr
   15d48:	sub	r3, ip, #55296	; 0xd800
   15d4c:	cmp	r3, #2048	; 0x800
   15d50:	bcc	15d64 <_ZdlPv@@Base+0xf74>
   15d54:	cmp	ip, #65536	; 0x10000
   15d58:	blt	15d70 <_ZdlPv@@Base+0xf80>
   15d5c:	cmp	r9, #48	; 0x30
   15d60:	bne	15d7c <_ZdlPv@@Base+0xf8c>
   15d64:	mov	r0, #0
   15d68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   15d6c:	bx	lr
   15d70:	rsb	r8, r8, r0
   15d74:	cmp	r8, #4
   15d78:	bne	15d64 <_ZdlPv@@Base+0xf74>
   15d7c:	cmp	r2, #0
   15d80:	addne	r8, r0, #1
   15d84:	bne	15cd8 <_ZdlPv@@Base+0xee8>
   15d88:	mov	r0, sl
   15d8c:	b	15d40 <_ZdlPv@@Base+0xf50>
   15d90:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   15d94:	mov	r7, r0
   15d98:	ldr	r6, [pc, #76]	; 15dec <_ZdlPv@@Base+0xffc>
   15d9c:	mov	r8, r1
   15da0:	ldr	r5, [pc, #72]	; 15df0 <_ZdlPv@@Base+0x1000>
   15da4:	mov	r9, r2
   15da8:	add	r6, pc, r6
   15dac:	bl	8e7c <abort@plt-0x20>
   15db0:	add	r5, pc, r5
   15db4:	rsb	r6, r5, r6
   15db8:	asrs	r6, r6, #2
   15dbc:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   15dc0:	sub	r5, r5, #4
   15dc4:	mov	r4, #0
   15dc8:	add	r4, r4, #1
   15dcc:	ldr	r3, [r5, #4]!
   15dd0:	mov	r0, r7
   15dd4:	mov	r1, r8
   15dd8:	mov	r2, r9
   15ddc:	blx	r3
   15de0:	cmp	r4, r6
   15de4:	bne	15dc8 <_ZdlPv@@Base+0xfd8>
   15de8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   15dec:	andeq	ip, r0, r0, asr #2
   15df0:	andeq	ip, r0, ip, lsl #2
   15df4:	bx	lr

Disassembly of section .fini:

00015df8 <.fini>:
   15df8:	push	{r3, lr}
   15dfc:	pop	{r3, pc}
