-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 10.1 (Build Build 197 01/19/2011)
-- Created on Sun Jan 26 14:13:19 2014

COMPONENT indata_changer
	PORT
	(
		clk		:	 IN STD_LOGIC;
		nReset		:	 IN STD_LOGIC;
		soft_nReset		:	 IN STD_LOGIC;
		indata_ena		:	 IN STD_LOGIC;
		data_high_in		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		valid_high		:	 IN STD_LOGIC;
		data_low_in		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		valid_low		:	 IN STD_LOGIC;
		data_high_fifo		:	 OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
		data_low_fifo		:	 OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
		wr_req_fifo		:	 OUT STD_LOGIC
	);
END COMPONENT;