#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002256d98cc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002256da275a0_0 .net "PC", 31 0, L_000002256dab3f60;  1 drivers
v000002256da27960_0 .net "cycles_consumed", 31 0, v000002256da284a0_0;  1 drivers
v000002256da27640_0 .var "input_clk", 0 0;
v000002256da276e0_0 .var "rst", 0 0;
S_000002256d7b9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002256d98cc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002256d960b10 .functor NOR 1, v000002256da27640_0, v000002256da0d630_0, C4<0>, C4<0>;
L_000002256d961c20 .functor AND 1, v000002256d9f4c90_0, v000002256d9f5a50_0, C4<1>, C4<1>;
L_000002256d960cd0 .functor AND 1, L_000002256d961c20, L_000002256da27780, C4<1>, C4<1>;
L_000002256d962080 .functor AND 1, v000002256d9e4550_0, v000002256d9e2750_0, C4<1>, C4<1>;
L_000002256d9616e0 .functor AND 1, L_000002256d962080, L_000002256da280e0, C4<1>, C4<1>;
L_000002256d961910 .functor AND 1, v000002256da0e670_0, v000002256da0eb70_0, C4<1>, C4<1>;
L_000002256d960b80 .functor AND 1, L_000002256d961910, L_000002256da28180, C4<1>, C4<1>;
L_000002256d960e20 .functor AND 1, v000002256d9f4c90_0, v000002256d9f5a50_0, C4<1>, C4<1>;
L_000002256d960e90 .functor AND 1, L_000002256d960e20, L_000002256da285e0, C4<1>, C4<1>;
L_000002256d9619f0 .functor AND 1, v000002256d9e4550_0, v000002256d9e2750_0, C4<1>, C4<1>;
L_000002256d960f00 .functor AND 1, L_000002256d9619f0, L_000002256da287c0, C4<1>, C4<1>;
L_000002256d961130 .functor AND 1, v000002256da0e670_0, v000002256da0eb70_0, C4<1>, C4<1>;
L_000002256d961750 .functor AND 1, L_000002256d961130, L_000002256da28860, C4<1>, C4<1>;
L_000002256da296b0 .functor NOT 1, L_000002256d960b10, C4<0>, C4<0>, C4<0>;
L_000002256da29fe0 .functor NOT 1, L_000002256d960b10, C4<0>, C4<0>, C4<0>;
L_000002256da335b0 .functor NOT 1, L_000002256d960b10, C4<0>, C4<0>, C4<0>;
L_000002256da34f10 .functor NOT 1, L_000002256d960b10, C4<0>, C4<0>, C4<0>;
L_000002256da34c00 .functor NOT 1, L_000002256d960b10, C4<0>, C4<0>, C4<0>;
L_000002256dab3f60 .functor BUFZ 32, v000002256da0b6f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002256da100b0_0 .net "EX1_ALU_OPER1", 31 0, L_000002256da2b240;  1 drivers
v000002256da121d0_0 .net "EX1_ALU_OPER2", 31 0, L_000002256da34880;  1 drivers
v000002256da101f0_0 .net "EX1_PC", 31 0, v000002256d9f2ad0_0;  1 drivers
v000002256da11af0_0 .net "EX1_PFC", 31 0, v000002256d9f2b70_0;  1 drivers
v000002256da11050_0 .net "EX1_PFC_to_IF", 31 0, L_000002256da23ea0;  1 drivers
v000002256da0ff70_0 .net "EX1_forward_to_B", 31 0, v000002256d9f2df0_0;  1 drivers
v000002256da11190_0 .net "EX1_is_beq", 0 0, v000002256d9f3110_0;  1 drivers
v000002256da12130_0 .net "EX1_is_bne", 0 0, v000002256d9f2a30_0;  1 drivers
v000002256da106f0_0 .net "EX1_is_jal", 0 0, v000002256d9f23f0_0;  1 drivers
v000002256da12270_0 .net "EX1_is_jr", 0 0, v000002256d9f3e30_0;  1 drivers
v000002256da11730_0 .net "EX1_is_oper2_immed", 0 0, v000002256d9f4150_0;  1 drivers
v000002256da12450_0 .net "EX1_memread", 0 0, v000002256d9f2f30_0;  1 drivers
v000002256da10d30_0 .net "EX1_memwrite", 0 0, v000002256d9f2c10_0;  1 drivers
v000002256da119b0_0 .net "EX1_opcode", 11 0, v000002256d9f3570_0;  1 drivers
v000002256da11550_0 .net "EX1_predicted", 0 0, v000002256d9f2cb0_0;  1 drivers
v000002256da0fed0_0 .net "EX1_rd_ind", 4 0, v000002256d9f3750_0;  1 drivers
v000002256da10010_0 .net "EX1_rd_indzero", 0 0, v000002256d9f1ef0_0;  1 drivers
v000002256da12310_0 .net "EX1_regwrite", 0 0, v000002256d9f2fd0_0;  1 drivers
v000002256da11b90_0 .net "EX1_rs1", 31 0, v000002256d9f3f70_0;  1 drivers
v000002256da10830_0 .net "EX1_rs1_ind", 4 0, v000002256d9f22b0_0;  1 drivers
v000002256da10c90_0 .net "EX1_rs2", 31 0, v000002256d9f3250_0;  1 drivers
v000002256da112d0_0 .net "EX1_rs2_ind", 4 0, v000002256d9f31b0_0;  1 drivers
v000002256da10290_0 .net "EX1_rs2_out", 31 0, L_000002256da34a40;  1 drivers
v000002256da10510_0 .net "EX2_ALU_OPER1", 31 0, v000002256d9f4fb0_0;  1 drivers
v000002256da114b0_0 .net "EX2_ALU_OPER2", 31 0, v000002256d9f5730_0;  1 drivers
v000002256da115f0_0 .net "EX2_ALU_OUT", 31 0, L_000002256da24580;  1 drivers
v000002256da123b0_0 .net "EX2_PC", 31 0, v000002256d9f5230_0;  1 drivers
v000002256da105b0_0 .net "EX2_PFC_to_IF", 31 0, v000002256d9f50f0_0;  1 drivers
v000002256da108d0_0 .net "EX2_forward_to_B", 31 0, v000002256d9f5190_0;  1 drivers
v000002256da124f0_0 .net "EX2_is_beq", 0 0, v000002256d9f5550_0;  1 drivers
v000002256da10150_0 .net "EX2_is_bne", 0 0, v000002256d9f52d0_0;  1 drivers
v000002256da11690_0 .net "EX2_is_jal", 0 0, v000002256d9f4b50_0;  1 drivers
v000002256da103d0_0 .net "EX2_is_jr", 0 0, v000002256d9f5370_0;  1 drivers
v000002256da11d70_0 .net "EX2_is_oper2_immed", 0 0, v000002256d9f4470_0;  1 drivers
v000002256da10470_0 .net "EX2_memread", 0 0, v000002256d9f55f0_0;  1 drivers
v000002256da0fd90_0 .net "EX2_memwrite", 0 0, v000002256d9f4650_0;  1 drivers
v000002256da11230_0 .net "EX2_opcode", 11 0, v000002256d9f4bf0_0;  1 drivers
v000002256da0fe30_0 .net "EX2_predicted", 0 0, v000002256d9f5870_0;  1 drivers
v000002256da10650_0 .net "EX2_rd_ind", 4 0, v000002256d9f59b0_0;  1 drivers
v000002256da10dd0_0 .net "EX2_rd_indzero", 0 0, v000002256d9f5a50_0;  1 drivers
v000002256da10e70_0 .net "EX2_regwrite", 0 0, v000002256d9f4c90_0;  1 drivers
v000002256da117d0_0 .net "EX2_rs1", 31 0, v000002256d9f4d30_0;  1 drivers
v000002256da11c30_0 .net "EX2_rs1_ind", 4 0, v000002256d9f43d0_0;  1 drivers
v000002256da11cd0_0 .net "EX2_rs2_ind", 4 0, v000002256d9f4dd0_0;  1 drivers
v000002256da10a10_0 .net "EX2_rs2_out", 31 0, v000002256d9f4f10_0;  1 drivers
v000002256da10f10_0 .net "ID_INST", 31 0, v000002256d9fa100_0;  1 drivers
v000002256da10790_0 .net "ID_PC", 31 0, v000002256d9fb140_0;  1 drivers
v000002256da10fb0_0 .net "ID_PFC_to_EX", 31 0, L_000002256da23180;  1 drivers
v000002256da10970_0 .net "ID_PFC_to_IF", 31 0, L_000002256da22140;  1 drivers
v000002256da10ab0_0 .net "ID_forward_to_B", 31 0, L_000002256da23a40;  1 drivers
v000002256da11370_0 .net "ID_is_beq", 0 0, L_000002256da21d80;  1 drivers
v000002256da11e10_0 .net "ID_is_bne", 0 0, L_000002256da22be0;  1 drivers
v000002256da110f0_0 .net "ID_is_j", 0 0, L_000002256da21ba0;  1 drivers
v000002256da10b50_0 .net "ID_is_jal", 0 0, L_000002256da234a0;  1 drivers
v000002256da11870_0 .net "ID_is_jr", 0 0, L_000002256da23360;  1 drivers
v000002256da11eb0_0 .net "ID_is_oper2_immed", 0 0, L_000002256da29800;  1 drivers
v000002256da11ff0_0 .net "ID_memread", 0 0, L_000002256da22d20;  1 drivers
v000002256da11910_0 .net "ID_memwrite", 0 0, L_000002256da22dc0;  1 drivers
v000002256da11f50_0 .net "ID_opcode", 11 0, v000002256da0c410_0;  1 drivers
v000002256da12090_0 .net "ID_predicted", 0 0, v000002256d9fce00_0;  1 drivers
v000002256da12810_0 .net "ID_rd_ind", 4 0, v000002256da0d4f0_0;  1 drivers
v000002256da12b30_0 .net "ID_regwrite", 0 0, L_000002256da22c80;  1 drivers
v000002256da12630_0 .net "ID_rs1", 31 0, v000002256d9f8940_0;  1 drivers
v000002256da12770_0 .net "ID_rs1_ind", 4 0, v000002256da0b8d0_0;  1 drivers
v000002256da12c70_0 .net "ID_rs2", 31 0, v000002256d9f7f40_0;  1 drivers
v000002256da12590_0 .net "ID_rs2_ind", 4 0, v000002256da0d310_0;  1 drivers
v000002256da129f0_0 .net "IF_INST", 31 0, L_000002256da2a7c0;  1 drivers
v000002256da126d0_0 .net "IF_pc", 31 0, v000002256da0b6f0_0;  1 drivers
v000002256da128b0_0 .net "MEM_ALU_OUT", 31 0, v000002256d9e2a70_0;  1 drivers
v000002256da12950_0 .net "MEM_Data_mem_out", 31 0, v000002256da0f610_0;  1 drivers
v000002256da12a90_0 .net "MEM_memread", 0 0, v000002256d9e4190_0;  1 drivers
v000002256da12bd0_0 .net "MEM_memwrite", 0 0, v000002256d9e2250_0;  1 drivers
v000002256da28ae0_0 .net "MEM_opcode", 11 0, v000002256d9e2570_0;  1 drivers
v000002256da27320_0 .net "MEM_rd_ind", 4 0, v000002256d9e1fd0_0;  1 drivers
v000002256da27b40_0 .net "MEM_rd_indzero", 0 0, v000002256d9e2750_0;  1 drivers
v000002256da28a40_0 .net "MEM_regwrite", 0 0, v000002256d9e4550_0;  1 drivers
v000002256da27a00_0 .net "MEM_rs2", 31 0, v000002256d9e3ab0_0;  1 drivers
v000002256da27fa0_0 .net "PC", 31 0, L_000002256dab3f60;  alias, 1 drivers
v000002256da28cc0_0 .net "STALL_ID1_FLUSH", 0 0, v000002256d9fd300_0;  1 drivers
v000002256da28220_0 .net "STALL_ID2_FLUSH", 0 0, v000002256d9fd4e0_0;  1 drivers
v000002256da26740_0 .net "STALL_IF_FLUSH", 0 0, v000002256d9fe020_0;  1 drivers
v000002256da27dc0_0 .net "WB_ALU_OUT", 31 0, v000002256da0fbb0_0;  1 drivers
v000002256da26ec0_0 .net "WB_Data_mem_out", 31 0, v000002256da0e490_0;  1 drivers
v000002256da26e20_0 .net "WB_memread", 0 0, v000002256da0ee90_0;  1 drivers
v000002256da26ce0_0 .net "WB_rd_ind", 4 0, v000002256da0ead0_0;  1 drivers
v000002256da28c20_0 .net "WB_rd_indzero", 0 0, v000002256da0eb70_0;  1 drivers
v000002256da26880_0 .net "WB_regwrite", 0 0, v000002256da0e670_0;  1 drivers
v000002256da26f60_0 .net "Wrong_prediction", 0 0, L_000002256da34ea0;  1 drivers
v000002256da28400_0 .net *"_ivl_1", 0 0, L_000002256d961c20;  1 drivers
v000002256da26b00_0 .net *"_ivl_13", 0 0, L_000002256d961910;  1 drivers
v000002256da269c0_0 .net *"_ivl_14", 0 0, L_000002256da28180;  1 drivers
v000002256da28360_0 .net *"_ivl_19", 0 0, L_000002256d960e20;  1 drivers
v000002256da27aa0_0 .net *"_ivl_2", 0 0, L_000002256da27780;  1 drivers
v000002256da27820_0 .net *"_ivl_20", 0 0, L_000002256da285e0;  1 drivers
v000002256da27140_0 .net *"_ivl_25", 0 0, L_000002256d9619f0;  1 drivers
v000002256da267e0_0 .net *"_ivl_26", 0 0, L_000002256da287c0;  1 drivers
v000002256da27500_0 .net *"_ivl_31", 0 0, L_000002256d961130;  1 drivers
v000002256da28b80_0 .net *"_ivl_32", 0 0, L_000002256da28860;  1 drivers
v000002256da27f00_0 .net *"_ivl_40", 31 0, L_000002256da22e60;  1 drivers
L_000002256da40c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002256da282c0_0 .net *"_ivl_43", 26 0, L_000002256da40c58;  1 drivers
L_000002256da40ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002256da26560_0 .net/2u *"_ivl_44", 31 0, L_000002256da40ca0;  1 drivers
v000002256da27be0_0 .net *"_ivl_52", 31 0, L_000002256da9e690;  1 drivers
L_000002256da40d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002256da278c0_0 .net *"_ivl_55", 26 0, L_000002256da40d30;  1 drivers
L_000002256da40d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002256da266a0_0 .net/2u *"_ivl_56", 31 0, L_000002256da40d78;  1 drivers
v000002256da26920_0 .net *"_ivl_7", 0 0, L_000002256d962080;  1 drivers
v000002256da28680_0 .net *"_ivl_8", 0 0, L_000002256da280e0;  1 drivers
v000002256da28720_0 .net "alu_selA", 1 0, L_000002256da28540;  1 drivers
v000002256da28900_0 .net "alu_selB", 1 0, L_000002256da28d60;  1 drivers
v000002256da27000_0 .net "clk", 0 0, L_000002256d960b10;  1 drivers
v000002256da284a0_0 .var "cycles_consumed", 31 0;
v000002256da26a60_0 .net "exhaz", 0 0, L_000002256d9616e0;  1 drivers
v000002256da271e0_0 .net "exhaz2", 0 0, L_000002256d960f00;  1 drivers
v000002256da26ba0_0 .net "hlt", 0 0, v000002256da0d630_0;  1 drivers
v000002256da26d80_0 .net "idhaz", 0 0, L_000002256d960cd0;  1 drivers
v000002256da27c80_0 .net "idhaz2", 0 0, L_000002256d960e90;  1 drivers
v000002256da27d20_0 .net "if_id_write", 0 0, v000002256d9fdf80_0;  1 drivers
v000002256da273c0_0 .net "input_clk", 0 0, v000002256da27640_0;  1 drivers
v000002256da289a0_0 .net "is_branch_and_taken", 0 0, L_000002256da2a980;  1 drivers
v000002256da270a0_0 .net "memhaz", 0 0, L_000002256d960b80;  1 drivers
v000002256da27280_0 .net "memhaz2", 0 0, L_000002256d961750;  1 drivers
v000002256da28040_0 .net "pc_src", 2 0, L_000002256da23900;  1 drivers
v000002256da27e60_0 .net "pc_write", 0 0, v000002256d9fe160_0;  1 drivers
v000002256da26c40_0 .net "rst", 0 0, v000002256da276e0_0;  1 drivers
v000002256da26600_0 .net "store_rs2_forward", 1 0, L_000002256da291c0;  1 drivers
v000002256da27460_0 .net "wdata_to_reg_file", 31 0, L_000002256da34c70;  1 drivers
E_000002256d96c280/0 .event negedge, v000002256d9fcae0_0;
E_000002256d96c280/1 .event posedge, v000002256d9e3470_0;
E_000002256d96c280 .event/or E_000002256d96c280/0, E_000002256d96c280/1;
L_000002256da27780 .cmp/eq 5, v000002256d9f59b0_0, v000002256d9f22b0_0;
L_000002256da280e0 .cmp/eq 5, v000002256d9e1fd0_0, v000002256d9f22b0_0;
L_000002256da28180 .cmp/eq 5, v000002256da0ead0_0, v000002256d9f22b0_0;
L_000002256da285e0 .cmp/eq 5, v000002256d9f59b0_0, v000002256d9f31b0_0;
L_000002256da287c0 .cmp/eq 5, v000002256d9e1fd0_0, v000002256d9f31b0_0;
L_000002256da28860 .cmp/eq 5, v000002256da0ead0_0, v000002256d9f31b0_0;
L_000002256da22e60 .concat [ 5 27 0 0], v000002256da0d4f0_0, L_000002256da40c58;
L_000002256da235e0 .cmp/ne 32, L_000002256da22e60, L_000002256da40ca0;
L_000002256da9e690 .concat [ 5 27 0 0], v000002256d9f59b0_0, L_000002256da40d30;
L_000002256da9dd30 .cmp/ne 32, L_000002256da9e690, L_000002256da40d78;
S_000002256d73d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002256d961b40 .functor NOT 1, L_000002256d9616e0, C4<0>, C4<0>, C4<0>;
L_000002256d960fe0 .functor AND 1, L_000002256d960b80, L_000002256d961b40, C4<1>, C4<1>;
L_000002256d960d40 .functor OR 1, L_000002256d960cd0, L_000002256d960fe0, C4<0>, C4<0>;
L_000002256d961980 .functor OR 1, L_000002256d960cd0, L_000002256d9616e0, C4<0>, C4<0>;
v000002256d98ac30_0 .net *"_ivl_12", 0 0, L_000002256d961980;  1 drivers
v000002256d98b810_0 .net *"_ivl_2", 0 0, L_000002256d961b40;  1 drivers
v000002256d98b8b0_0 .net *"_ivl_5", 0 0, L_000002256d960fe0;  1 drivers
v000002256d98b270_0 .net *"_ivl_7", 0 0, L_000002256d960d40;  1 drivers
v000002256d98af50_0 .net "alu_selA", 1 0, L_000002256da28540;  alias, 1 drivers
v000002256d98c670_0 .net "exhaz", 0 0, L_000002256d9616e0;  alias, 1 drivers
v000002256d98bc70_0 .net "idhaz", 0 0, L_000002256d960cd0;  alias, 1 drivers
v000002256d98b310_0 .net "memhaz", 0 0, L_000002256d960b80;  alias, 1 drivers
L_000002256da28540 .concat8 [ 1 1 0 0], L_000002256d960d40, L_000002256d961980;
S_000002256d73d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002256d961c90 .functor NOT 1, L_000002256d960f00, C4<0>, C4<0>, C4<0>;
L_000002256d9611a0 .functor AND 1, L_000002256d961750, L_000002256d961c90, C4<1>, C4<1>;
L_000002256d961210 .functor OR 1, L_000002256d960e90, L_000002256d9611a0, C4<0>, C4<0>;
L_000002256d961280 .functor NOT 1, v000002256d9f4150_0, C4<0>, C4<0>, C4<0>;
L_000002256d961e50 .functor AND 1, L_000002256d961210, L_000002256d961280, C4<1>, C4<1>;
L_000002256d961520 .functor OR 1, L_000002256d960e90, L_000002256d960f00, C4<0>, C4<0>;
L_000002256d961590 .functor NOT 1, v000002256d9f4150_0, C4<0>, C4<0>, C4<0>;
L_000002256d9620f0 .functor AND 1, L_000002256d961520, L_000002256d961590, C4<1>, C4<1>;
v000002256d98c0d0_0 .net "EX1_is_oper2_immed", 0 0, v000002256d9f4150_0;  alias, 1 drivers
v000002256d98b950_0 .net *"_ivl_11", 0 0, L_000002256d961e50;  1 drivers
v000002256d98acd0_0 .net *"_ivl_16", 0 0, L_000002256d961520;  1 drivers
v000002256d98bef0_0 .net *"_ivl_17", 0 0, L_000002256d961590;  1 drivers
v000002256d98ae10_0 .net *"_ivl_2", 0 0, L_000002256d961c90;  1 drivers
v000002256d98aff0_0 .net *"_ivl_20", 0 0, L_000002256d9620f0;  1 drivers
v000002256d98b3b0_0 .net *"_ivl_5", 0 0, L_000002256d9611a0;  1 drivers
v000002256d98bbd0_0 .net *"_ivl_7", 0 0, L_000002256d961210;  1 drivers
v000002256d98c710_0 .net *"_ivl_8", 0 0, L_000002256d961280;  1 drivers
v000002256d98b590_0 .net "alu_selB", 1 0, L_000002256da28d60;  alias, 1 drivers
v000002256d98b630_0 .net "exhaz", 0 0, L_000002256d960f00;  alias, 1 drivers
v000002256d98b9f0_0 .net "idhaz", 0 0, L_000002256d960e90;  alias, 1 drivers
v000002256d98bf90_0 .net "memhaz", 0 0, L_000002256d961750;  alias, 1 drivers
L_000002256da28d60 .concat8 [ 1 1 0 0], L_000002256d961e50, L_000002256d9620f0;
S_000002256d7369c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002256d962710 .functor NOT 1, L_000002256d960f00, C4<0>, C4<0>, C4<0>;
L_000002256d962860 .functor AND 1, L_000002256d961750, L_000002256d962710, C4<1>, C4<1>;
L_000002256d962630 .functor OR 1, L_000002256d960e90, L_000002256d962860, C4<0>, C4<0>;
L_000002256d962550 .functor OR 1, L_000002256d960e90, L_000002256d960f00, C4<0>, C4<0>;
v000002256d98c170_0 .net *"_ivl_12", 0 0, L_000002256d962550;  1 drivers
v000002256d98bb30_0 .net *"_ivl_2", 0 0, L_000002256d962710;  1 drivers
v000002256d98b6d0_0 .net *"_ivl_5", 0 0, L_000002256d962860;  1 drivers
v000002256d98b450_0 .net *"_ivl_7", 0 0, L_000002256d962630;  1 drivers
v000002256d98c2b0_0 .net "exhaz", 0 0, L_000002256d960f00;  alias, 1 drivers
v000002256d98c3f0_0 .net "idhaz", 0 0, L_000002256d960e90;  alias, 1 drivers
v000002256d907f40_0 .net "memhaz", 0 0, L_000002256d961750;  alias, 1 drivers
v000002256d907720_0 .net "store_rs2_forward", 1 0, L_000002256da291c0;  alias, 1 drivers
L_000002256da291c0 .concat8 [ 1 1 0 0], L_000002256d962630, L_000002256d962550;
S_000002256d736b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002256d906e60_0 .net "EX_ALU_OUT", 31 0, L_000002256da24580;  alias, 1 drivers
v000002256d9068c0_0 .net "EX_memread", 0 0, v000002256d9f55f0_0;  alias, 1 drivers
v000002256d8efe00_0 .net "EX_memwrite", 0 0, v000002256d9f4650_0;  alias, 1 drivers
v000002256d8f06c0_0 .net "EX_opcode", 11 0, v000002256d9f4bf0_0;  alias, 1 drivers
v000002256d9e2930_0 .net "EX_rd_ind", 4 0, v000002256d9f59b0_0;  alias, 1 drivers
v000002256d9e4370_0 .net "EX_rd_indzero", 0 0, L_000002256da9dd30;  1 drivers
v000002256d9e3a10_0 .net "EX_regwrite", 0 0, v000002256d9f4c90_0;  alias, 1 drivers
v000002256d9e44b0_0 .net "EX_rs2_out", 31 0, v000002256d9f4f10_0;  alias, 1 drivers
v000002256d9e2a70_0 .var "MEM_ALU_OUT", 31 0;
v000002256d9e4190_0 .var "MEM_memread", 0 0;
v000002256d9e2250_0 .var "MEM_memwrite", 0 0;
v000002256d9e2570_0 .var "MEM_opcode", 11 0;
v000002256d9e1fd0_0 .var "MEM_rd_ind", 4 0;
v000002256d9e2750_0 .var "MEM_rd_indzero", 0 0;
v000002256d9e4550_0 .var "MEM_regwrite", 0 0;
v000002256d9e3ab0_0 .var "MEM_rs2", 31 0;
v000002256d9e3830_0 .net "clk", 0 0, L_000002256da34f10;  1 drivers
v000002256d9e3470_0 .net "rst", 0 0, v000002256da276e0_0;  alias, 1 drivers
E_000002256d96c2c0 .event posedge, v000002256d9e3470_0, v000002256d9e3830_0;
S_000002256d7a9aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002256d791490 .param/l "add" 0 9 6, C4<000000100000>;
P_000002256d7914c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002256d791500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002256d791538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002256d791570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002256d7915a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002256d7915e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002256d791618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002256d791650 .param/l "j" 0 9 19, C4<000010000000>;
P_000002256d791688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002256d7916c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002256d7916f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002256d791730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002256d791768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002256d7917a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002256d7917d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002256d791810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002256d791848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002256d791880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002256d7918b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002256d7918f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002256d791928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002256d791960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002256d791998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002256d7919d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002256da346c0 .functor XOR 1, L_000002256da341f0, v000002256d9f5870_0, C4<0>, C4<0>;
L_000002256da34490 .functor NOT 1, L_000002256da346c0, C4<0>, C4<0>, C4<0>;
L_000002256da34e30 .functor OR 1, v000002256da276e0_0, L_000002256da34490, C4<0>, C4<0>;
L_000002256da34ea0 .functor NOT 1, L_000002256da34e30, C4<0>, C4<0>, C4<0>;
v000002256d9e72a0_0 .net "ALU_OP", 3 0, v000002256d9e7160_0;  1 drivers
v000002256d9e8e20_0 .net "BranchDecision", 0 0, L_000002256da341f0;  1 drivers
v000002256d9e9c80_0 .net "CF", 0 0, v000002256d9e6e40_0;  1 drivers
v000002256d9e8740_0 .net "EX_opcode", 11 0, v000002256d9f4bf0_0;  alias, 1 drivers
v000002256d9e9960_0 .net "Wrong_prediction", 0 0, L_000002256da34ea0;  alias, 1 drivers
v000002256d9e8a60_0 .net "ZF", 0 0, L_000002256da33000;  1 drivers
L_000002256da40ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002256d9e8ec0_0 .net/2u *"_ivl_0", 31 0, L_000002256da40ce8;  1 drivers
v000002256d9e89c0_0 .net *"_ivl_11", 0 0, L_000002256da34e30;  1 drivers
v000002256d9e87e0_0 .net *"_ivl_2", 31 0, L_000002256da24ee0;  1 drivers
v000002256d9e9780_0 .net *"_ivl_6", 0 0, L_000002256da346c0;  1 drivers
v000002256d9e8b00_0 .net *"_ivl_8", 0 0, L_000002256da34490;  1 drivers
v000002256d9e9a00_0 .net "alu_out", 31 0, L_000002256da24580;  alias, 1 drivers
v000002256d9e98c0_0 .net "alu_outw", 31 0, v000002256d9e7020_0;  1 drivers
v000002256d9e8c40_0 .net "is_beq", 0 0, v000002256d9f5550_0;  alias, 1 drivers
v000002256d9e9aa0_0 .net "is_bne", 0 0, v000002256d9f52d0_0;  alias, 1 drivers
v000002256d9e9820_0 .net "is_jal", 0 0, v000002256d9f4b50_0;  alias, 1 drivers
v000002256d9e8f60_0 .net "oper1", 31 0, v000002256d9f4fb0_0;  alias, 1 drivers
v000002256d9e9be0_0 .net "oper2", 31 0, v000002256d9f5730_0;  alias, 1 drivers
v000002256d9e8880_0 .net "pc", 31 0, v000002256d9f5230_0;  alias, 1 drivers
v000002256d9e8920_0 .net "predicted", 0 0, v000002256d9f5870_0;  alias, 1 drivers
v000002256d9e90a0_0 .net "rst", 0 0, v000002256da276e0_0;  alias, 1 drivers
L_000002256da24ee0 .arith/sum 32, v000002256d9f5230_0, L_000002256da40ce8;
L_000002256da24580 .functor MUXZ 32, v000002256d9e7020_0, L_000002256da24ee0, v000002256d9f4b50_0, C4<>;
S_000002256d7a9c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002256d7a9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002256da348f0 .functor AND 1, v000002256d9f5550_0, L_000002256da34420, C4<1>, C4<1>;
L_000002256da338c0 .functor NOT 1, L_000002256da34420, C4<0>, C4<0>, C4<0>;
L_000002256da34030 .functor AND 1, v000002256d9f52d0_0, L_000002256da338c0, C4<1>, C4<1>;
L_000002256da341f0 .functor OR 1, L_000002256da348f0, L_000002256da34030, C4<0>, C4<0>;
v000002256d9e7980_0 .net "BranchDecision", 0 0, L_000002256da341f0;  alias, 1 drivers
v000002256d9e5e00_0 .net *"_ivl_2", 0 0, L_000002256da338c0;  1 drivers
v000002256d9e66c0_0 .net "is_beq", 0 0, v000002256d9f5550_0;  alias, 1 drivers
v000002256d9e8420_0 .net "is_beq_taken", 0 0, L_000002256da348f0;  1 drivers
v000002256d9e63a0_0 .net "is_bne", 0 0, v000002256d9f52d0_0;  alias, 1 drivers
v000002256d9e6da0_0 .net "is_bne_taken", 0 0, L_000002256da34030;  1 drivers
v000002256d9e6d00_0 .net "is_eq", 0 0, L_000002256da34420;  1 drivers
v000002256d9e6440_0 .net "oper1", 31 0, v000002256d9f4fb0_0;  alias, 1 drivers
v000002256d9e6760_0 .net "oper2", 31 0, v000002256d9f5730_0;  alias, 1 drivers
S_000002256d7f0140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002256d7a9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002256da33230 .functor XOR 1, L_000002256da241c0, L_000002256da25de0, C4<0>, C4<0>;
L_000002256da33d90 .functor XOR 1, L_000002256da24f80, L_000002256da26100, C4<0>, C4<0>;
L_000002256da33700 .functor XOR 1, L_000002256da25e80, L_000002256da26060, C4<0>, C4<0>;
L_000002256da34110 .functor XOR 1, L_000002256da24080, L_000002256da24120, C4<0>, C4<0>;
L_000002256da339a0 .functor XOR 1, L_000002256da24260, L_000002256da24300, C4<0>, C4<0>;
L_000002256da33fc0 .functor XOR 1, L_000002256da243a0, L_000002256da24440, C4<0>, C4<0>;
L_000002256da33620 .functor XOR 1, L_000002256da9c390, L_000002256da9b350, C4<0>, C4<0>;
L_000002256da33930 .functor XOR 1, L_000002256da9b530, L_000002256da9c750, C4<0>, C4<0>;
L_000002256da342d0 .functor XOR 1, L_000002256da9cb10, L_000002256da9b3f0, C4<0>, C4<0>;
L_000002256da33310 .functor XOR 1, L_000002256da9c570, L_000002256da9ac70, C4<0>, C4<0>;
L_000002256da33070 .functor XOR 1, L_000002256da9c070, L_000002256da9b7b0, C4<0>, C4<0>;
L_000002256da33bd0 .functor XOR 1, L_000002256da9a9f0, L_000002256da9bcb0, C4<0>, C4<0>;
L_000002256da34ab0 .functor XOR 1, L_000002256da9ccf0, L_000002256da9aa90, C4<0>, C4<0>;
L_000002256da34500 .functor XOR 1, L_000002256da9ca70, L_000002256da9b490, C4<0>, C4<0>;
L_000002256da34570 .functor XOR 1, L_000002256da9a8b0, L_000002256da9b030, C4<0>, C4<0>;
L_000002256da33150 .functor XOR 1, L_000002256da9b5d0, L_000002256da9a950, C4<0>, C4<0>;
L_000002256da33c40 .functor XOR 1, L_000002256da9b670, L_000002256da9aef0, C4<0>, C4<0>;
L_000002256da345e0 .functor XOR 1, L_000002256da9ad10, L_000002256da9b710, C4<0>, C4<0>;
L_000002256da331c0 .functor XOR 1, L_000002256da9bb70, L_000002256da9c250, C4<0>, C4<0>;
L_000002256da34180 .functor XOR 1, L_000002256da9ae50, L_000002256da9adb0, C4<0>, C4<0>;
L_000002256da332a0 .functor XOR 1, L_000002256da9ab30, L_000002256da9abd0, C4<0>, C4<0>;
L_000002256da34650 .functor XOR 1, L_000002256da9c6b0, L_000002256da9af90, C4<0>, C4<0>;
L_000002256da333f0 .functor XOR 1, L_000002256da9bf30, L_000002256da9b0d0, C4<0>, C4<0>;
L_000002256da33b60 .functor XOR 1, L_000002256da9bc10, L_000002256da9a6d0, C4<0>, C4<0>;
L_000002256da340a0 .functor XOR 1, L_000002256da9a770, L_000002256da9c7f0, C4<0>, C4<0>;
L_000002256da34730 .functor XOR 1, L_000002256da9c4d0, L_000002256da9b850, C4<0>, C4<0>;
L_000002256da33ee0 .functor XOR 1, L_000002256da9b170, L_000002256da9a810, C4<0>, C4<0>;
L_000002256da34810 .functor XOR 1, L_000002256da9c2f0, L_000002256da9c430, C4<0>, C4<0>;
L_000002256da33770 .functor XOR 1, L_000002256da9bdf0, L_000002256da9c610, C4<0>, C4<0>;
L_000002256da33460 .functor XOR 1, L_000002256da9b210, L_000002256da9b990, C4<0>, C4<0>;
L_000002256da33e70 .functor XOR 1, L_000002256da9cbb0, L_000002256da9c110, C4<0>, C4<0>;
L_000002256da337e0 .functor XOR 1, L_000002256da9c9d0, L_000002256da9b8f0, C4<0>, C4<0>;
L_000002256da34420/0/0 .functor OR 1, L_000002256da9ba30, L_000002256da9bad0, L_000002256da9bd50, L_000002256da9be90;
L_000002256da34420/0/4 .functor OR 1, L_000002256da9bfd0, L_000002256da9c1b0, L_000002256da9c890, L_000002256da9cc50;
L_000002256da34420/0/8 .functor OR 1, L_000002256da9c930, L_000002256da9a590, L_000002256da9a630, L_000002256da9ec30;
L_000002256da34420/0/12 .functor OR 1, L_000002256da9dbf0, L_000002256da9e7d0, L_000002256da9f1d0, L_000002256da9e190;
L_000002256da34420/0/16 .functor OR 1, L_000002256da9d290, L_000002256da9e050, L_000002256da9d470, L_000002256da9e230;
L_000002256da34420/0/20 .functor OR 1, L_000002256da9f310, L_000002256da9f3b0, L_000002256da9ddd0, L_000002256da9f270;
L_000002256da34420/0/24 .functor OR 1, L_000002256da9e4b0, L_000002256da9f450, L_000002256da9e730, L_000002256da9f4f0;
L_000002256da34420/0/28 .functor OR 1, L_000002256da9e370, L_000002256da9ced0, L_000002256da9e550, L_000002256da9d8d0;
L_000002256da34420/1/0 .functor OR 1, L_000002256da34420/0/0, L_000002256da34420/0/4, L_000002256da34420/0/8, L_000002256da34420/0/12;
L_000002256da34420/1/4 .functor OR 1, L_000002256da34420/0/16, L_000002256da34420/0/20, L_000002256da34420/0/24, L_000002256da34420/0/28;
L_000002256da34420 .functor NOR 1, L_000002256da34420/1/0, L_000002256da34420/1/4, C4<0>, C4<0>;
v000002256d9e3b50_0 .net *"_ivl_0", 0 0, L_000002256da33230;  1 drivers
v000002256d9e2070_0 .net *"_ivl_101", 0 0, L_000002256da9aef0;  1 drivers
v000002256d9e3d30_0 .net *"_ivl_102", 0 0, L_000002256da345e0;  1 drivers
v000002256d9e2610_0 .net *"_ivl_105", 0 0, L_000002256da9ad10;  1 drivers
v000002256d9e2bb0_0 .net *"_ivl_107", 0 0, L_000002256da9b710;  1 drivers
v000002256d9e24d0_0 .net *"_ivl_108", 0 0, L_000002256da331c0;  1 drivers
v000002256d9e3fb0_0 .net *"_ivl_11", 0 0, L_000002256da26100;  1 drivers
v000002256d9e2430_0 .net *"_ivl_111", 0 0, L_000002256da9bb70;  1 drivers
v000002256d9e38d0_0 .net *"_ivl_113", 0 0, L_000002256da9c250;  1 drivers
v000002256d9e31f0_0 .net *"_ivl_114", 0 0, L_000002256da34180;  1 drivers
v000002256d9e40f0_0 .net *"_ivl_117", 0 0, L_000002256da9ae50;  1 drivers
v000002256d9e26b0_0 .net *"_ivl_119", 0 0, L_000002256da9adb0;  1 drivers
v000002256d9e3bf0_0 .net *"_ivl_12", 0 0, L_000002256da33700;  1 drivers
v000002256d9e2890_0 .net *"_ivl_120", 0 0, L_000002256da332a0;  1 drivers
v000002256d9e3510_0 .net *"_ivl_123", 0 0, L_000002256da9ab30;  1 drivers
v000002256d9e27f0_0 .net *"_ivl_125", 0 0, L_000002256da9abd0;  1 drivers
v000002256d9e3c90_0 .net *"_ivl_126", 0 0, L_000002256da34650;  1 drivers
v000002256d9e4410_0 .net *"_ivl_129", 0 0, L_000002256da9c6b0;  1 drivers
v000002256d9e3650_0 .net *"_ivl_131", 0 0, L_000002256da9af90;  1 drivers
v000002256d9e3dd0_0 .net *"_ivl_132", 0 0, L_000002256da333f0;  1 drivers
v000002256d9e29d0_0 .net *"_ivl_135", 0 0, L_000002256da9bf30;  1 drivers
v000002256d9e2b10_0 .net *"_ivl_137", 0 0, L_000002256da9b0d0;  1 drivers
v000002256d9e3e70_0 .net *"_ivl_138", 0 0, L_000002256da33b60;  1 drivers
v000002256d9e3f10_0 .net *"_ivl_141", 0 0, L_000002256da9bc10;  1 drivers
v000002256d9e4050_0 .net *"_ivl_143", 0 0, L_000002256da9a6d0;  1 drivers
v000002256d9e3330_0 .net *"_ivl_144", 0 0, L_000002256da340a0;  1 drivers
v000002256d9e2c50_0 .net *"_ivl_147", 0 0, L_000002256da9a770;  1 drivers
v000002256d9e3290_0 .net *"_ivl_149", 0 0, L_000002256da9c7f0;  1 drivers
v000002256d9e3970_0 .net *"_ivl_15", 0 0, L_000002256da25e80;  1 drivers
v000002256d9e1df0_0 .net *"_ivl_150", 0 0, L_000002256da34730;  1 drivers
v000002256d9e22f0_0 .net *"_ivl_153", 0 0, L_000002256da9c4d0;  1 drivers
v000002256d9e2cf0_0 .net *"_ivl_155", 0 0, L_000002256da9b850;  1 drivers
v000002256d9e4230_0 .net *"_ivl_156", 0 0, L_000002256da33ee0;  1 drivers
v000002256d9e2d90_0 .net *"_ivl_159", 0 0, L_000002256da9b170;  1 drivers
v000002256d9e30b0_0 .net *"_ivl_161", 0 0, L_000002256da9a810;  1 drivers
v000002256d9e2e30_0 .net *"_ivl_162", 0 0, L_000002256da34810;  1 drivers
v000002256d9e33d0_0 .net *"_ivl_165", 0 0, L_000002256da9c2f0;  1 drivers
v000002256d9e35b0_0 .net *"_ivl_167", 0 0, L_000002256da9c430;  1 drivers
v000002256d9e42d0_0 .net *"_ivl_168", 0 0, L_000002256da33770;  1 drivers
v000002256d9e1e90_0 .net *"_ivl_17", 0 0, L_000002256da26060;  1 drivers
v000002256d9e1f30_0 .net *"_ivl_171", 0 0, L_000002256da9bdf0;  1 drivers
v000002256d9e2110_0 .net *"_ivl_173", 0 0, L_000002256da9c610;  1 drivers
v000002256d9e36f0_0 .net *"_ivl_174", 0 0, L_000002256da33460;  1 drivers
v000002256d9e21b0_0 .net *"_ivl_177", 0 0, L_000002256da9b210;  1 drivers
v000002256d9e3790_0 .net *"_ivl_179", 0 0, L_000002256da9b990;  1 drivers
v000002256d9e2ed0_0 .net *"_ivl_18", 0 0, L_000002256da34110;  1 drivers
v000002256d9e2f70_0 .net *"_ivl_180", 0 0, L_000002256da33e70;  1 drivers
v000002256d9e3010_0 .net *"_ivl_183", 0 0, L_000002256da9cbb0;  1 drivers
v000002256d9e3150_0 .net *"_ivl_185", 0 0, L_000002256da9c110;  1 drivers
v000002256d9e4730_0 .net *"_ivl_186", 0 0, L_000002256da337e0;  1 drivers
v000002256d9e5630_0 .net *"_ivl_190", 0 0, L_000002256da9c9d0;  1 drivers
v000002256d9e4870_0 .net *"_ivl_192", 0 0, L_000002256da9b8f0;  1 drivers
v000002256d9e51d0_0 .net *"_ivl_194", 0 0, L_000002256da9ba30;  1 drivers
v000002256d9e4eb0_0 .net *"_ivl_196", 0 0, L_000002256da9bad0;  1 drivers
v000002256d9e49b0_0 .net *"_ivl_198", 0 0, L_000002256da9bd50;  1 drivers
v000002256d9e53b0_0 .net *"_ivl_200", 0 0, L_000002256da9be90;  1 drivers
v000002256d9e5770_0 .net *"_ivl_202", 0 0, L_000002256da9bfd0;  1 drivers
v000002256d9e4af0_0 .net *"_ivl_204", 0 0, L_000002256da9c1b0;  1 drivers
v000002256d9e5950_0 .net *"_ivl_206", 0 0, L_000002256da9c890;  1 drivers
v000002256d9e58b0_0 .net *"_ivl_208", 0 0, L_000002256da9cc50;  1 drivers
v000002256d9e4c30_0 .net *"_ivl_21", 0 0, L_000002256da24080;  1 drivers
v000002256d9e5450_0 .net *"_ivl_210", 0 0, L_000002256da9c930;  1 drivers
v000002256d9e4e10_0 .net *"_ivl_212", 0 0, L_000002256da9a590;  1 drivers
v000002256d9e5bd0_0 .net *"_ivl_214", 0 0, L_000002256da9a630;  1 drivers
v000002256d9e5130_0 .net *"_ivl_216", 0 0, L_000002256da9ec30;  1 drivers
v000002256d9e59f0_0 .net *"_ivl_218", 0 0, L_000002256da9dbf0;  1 drivers
v000002256d9e4a50_0 .net *"_ivl_220", 0 0, L_000002256da9e7d0;  1 drivers
v000002256d9e56d0_0 .net *"_ivl_222", 0 0, L_000002256da9f1d0;  1 drivers
v000002256d9e5270_0 .net *"_ivl_224", 0 0, L_000002256da9e190;  1 drivers
v000002256d9e4f50_0 .net *"_ivl_226", 0 0, L_000002256da9d290;  1 drivers
v000002256d9e4b90_0 .net *"_ivl_228", 0 0, L_000002256da9e050;  1 drivers
v000002256d9e5a90_0 .net *"_ivl_23", 0 0, L_000002256da24120;  1 drivers
v000002256d9e4cd0_0 .net *"_ivl_230", 0 0, L_000002256da9d470;  1 drivers
v000002256d9e5310_0 .net *"_ivl_232", 0 0, L_000002256da9e230;  1 drivers
v000002256d9e47d0_0 .net *"_ivl_234", 0 0, L_000002256da9f310;  1 drivers
v000002256d9e54f0_0 .net *"_ivl_236", 0 0, L_000002256da9f3b0;  1 drivers
v000002256d9e4ff0_0 .net *"_ivl_238", 0 0, L_000002256da9ddd0;  1 drivers
v000002256d9e4d70_0 .net *"_ivl_24", 0 0, L_000002256da339a0;  1 drivers
v000002256d9e5b30_0 .net *"_ivl_240", 0 0, L_000002256da9f270;  1 drivers
v000002256d9e5810_0 .net *"_ivl_242", 0 0, L_000002256da9e4b0;  1 drivers
v000002256d9e4910_0 .net *"_ivl_244", 0 0, L_000002256da9f450;  1 drivers
v000002256d9e5c70_0 .net *"_ivl_246", 0 0, L_000002256da9e730;  1 drivers
v000002256d9e5590_0 .net *"_ivl_248", 0 0, L_000002256da9f4f0;  1 drivers
v000002256d9e5090_0 .net *"_ivl_250", 0 0, L_000002256da9e370;  1 drivers
v000002256d9e45f0_0 .net *"_ivl_252", 0 0, L_000002256da9ced0;  1 drivers
v000002256d9e4690_0 .net *"_ivl_254", 0 0, L_000002256da9e550;  1 drivers
v000002256d907680_0 .net *"_ivl_256", 0 0, L_000002256da9d8d0;  1 drivers
v000002256d9e73e0_0 .net *"_ivl_27", 0 0, L_000002256da24260;  1 drivers
v000002256d9e6120_0 .net *"_ivl_29", 0 0, L_000002256da24300;  1 drivers
v000002256d9e5f40_0 .net *"_ivl_3", 0 0, L_000002256da241c0;  1 drivers
v000002256d9e77a0_0 .net *"_ivl_30", 0 0, L_000002256da33fc0;  1 drivers
v000002256d9e6940_0 .net *"_ivl_33", 0 0, L_000002256da243a0;  1 drivers
v000002256d9e7f20_0 .net *"_ivl_35", 0 0, L_000002256da24440;  1 drivers
v000002256d9e7a20_0 .net *"_ivl_36", 0 0, L_000002256da33620;  1 drivers
v000002256d9e7ac0_0 .net *"_ivl_39", 0 0, L_000002256da9c390;  1 drivers
v000002256d9e75c0_0 .net *"_ivl_41", 0 0, L_000002256da9b350;  1 drivers
v000002256d9e81a0_0 .net *"_ivl_42", 0 0, L_000002256da33930;  1 drivers
v000002256d9e64e0_0 .net *"_ivl_45", 0 0, L_000002256da9b530;  1 drivers
v000002256d9e61c0_0 .net *"_ivl_47", 0 0, L_000002256da9c750;  1 drivers
v000002256d9e8240_0 .net *"_ivl_48", 0 0, L_000002256da342d0;  1 drivers
v000002256d9e6260_0 .net *"_ivl_5", 0 0, L_000002256da25de0;  1 drivers
v000002256d9e7b60_0 .net *"_ivl_51", 0 0, L_000002256da9cb10;  1 drivers
v000002256d9e70c0_0 .net *"_ivl_53", 0 0, L_000002256da9b3f0;  1 drivers
v000002256d9e7d40_0 .net *"_ivl_54", 0 0, L_000002256da33310;  1 drivers
v000002256d9e8560_0 .net *"_ivl_57", 0 0, L_000002256da9c570;  1 drivers
v000002256d9e6800_0 .net *"_ivl_59", 0 0, L_000002256da9ac70;  1 drivers
v000002256d9e7700_0 .net *"_ivl_6", 0 0, L_000002256da33d90;  1 drivers
v000002256d9e7480_0 .net *"_ivl_60", 0 0, L_000002256da33070;  1 drivers
v000002256d9e6300_0 .net *"_ivl_63", 0 0, L_000002256da9c070;  1 drivers
v000002256d9e5fe0_0 .net *"_ivl_65", 0 0, L_000002256da9b7b0;  1 drivers
v000002256d9e7840_0 .net *"_ivl_66", 0 0, L_000002256da33bd0;  1 drivers
v000002256d9e69e0_0 .net *"_ivl_69", 0 0, L_000002256da9a9f0;  1 drivers
v000002256d9e7fc0_0 .net *"_ivl_71", 0 0, L_000002256da9bcb0;  1 drivers
v000002256d9e7c00_0 .net *"_ivl_72", 0 0, L_000002256da34ab0;  1 drivers
v000002256d9e7ca0_0 .net *"_ivl_75", 0 0, L_000002256da9ccf0;  1 drivers
v000002256d9e7660_0 .net *"_ivl_77", 0 0, L_000002256da9aa90;  1 drivers
v000002256d9e82e0_0 .net *"_ivl_78", 0 0, L_000002256da34500;  1 drivers
v000002256d9e6580_0 .net *"_ivl_81", 0 0, L_000002256da9ca70;  1 drivers
v000002256d9e7520_0 .net *"_ivl_83", 0 0, L_000002256da9b490;  1 drivers
v000002256d9e6080_0 .net *"_ivl_84", 0 0, L_000002256da34570;  1 drivers
v000002256d9e84c0_0 .net *"_ivl_87", 0 0, L_000002256da9a8b0;  1 drivers
v000002256d9e6b20_0 .net *"_ivl_89", 0 0, L_000002256da9b030;  1 drivers
v000002256d9e8380_0 .net *"_ivl_9", 0 0, L_000002256da24f80;  1 drivers
v000002256d9e78e0_0 .net *"_ivl_90", 0 0, L_000002256da33150;  1 drivers
v000002256d9e7de0_0 .net *"_ivl_93", 0 0, L_000002256da9b5d0;  1 drivers
v000002256d9e68a0_0 .net *"_ivl_95", 0 0, L_000002256da9a950;  1 drivers
v000002256d9e6620_0 .net *"_ivl_96", 0 0, L_000002256da33c40;  1 drivers
v000002256d9e7e80_0 .net *"_ivl_99", 0 0, L_000002256da9b670;  1 drivers
v000002256d9e8060_0 .net "a", 31 0, v000002256d9f4fb0_0;  alias, 1 drivers
v000002256d9e8100_0 .net "b", 31 0, v000002256d9f5730_0;  alias, 1 drivers
v000002256d9e7340_0 .net "out", 0 0, L_000002256da34420;  alias, 1 drivers
v000002256d9e5ea0_0 .net "temp", 31 0, L_000002256da9b2b0;  1 drivers
L_000002256da241c0 .part v000002256d9f4fb0_0, 0, 1;
L_000002256da25de0 .part v000002256d9f5730_0, 0, 1;
L_000002256da24f80 .part v000002256d9f4fb0_0, 1, 1;
L_000002256da26100 .part v000002256d9f5730_0, 1, 1;
L_000002256da25e80 .part v000002256d9f4fb0_0, 2, 1;
L_000002256da26060 .part v000002256d9f5730_0, 2, 1;
L_000002256da24080 .part v000002256d9f4fb0_0, 3, 1;
L_000002256da24120 .part v000002256d9f5730_0, 3, 1;
L_000002256da24260 .part v000002256d9f4fb0_0, 4, 1;
L_000002256da24300 .part v000002256d9f5730_0, 4, 1;
L_000002256da243a0 .part v000002256d9f4fb0_0, 5, 1;
L_000002256da24440 .part v000002256d9f5730_0, 5, 1;
L_000002256da9c390 .part v000002256d9f4fb0_0, 6, 1;
L_000002256da9b350 .part v000002256d9f5730_0, 6, 1;
L_000002256da9b530 .part v000002256d9f4fb0_0, 7, 1;
L_000002256da9c750 .part v000002256d9f5730_0, 7, 1;
L_000002256da9cb10 .part v000002256d9f4fb0_0, 8, 1;
L_000002256da9b3f0 .part v000002256d9f5730_0, 8, 1;
L_000002256da9c570 .part v000002256d9f4fb0_0, 9, 1;
L_000002256da9ac70 .part v000002256d9f5730_0, 9, 1;
L_000002256da9c070 .part v000002256d9f4fb0_0, 10, 1;
L_000002256da9b7b0 .part v000002256d9f5730_0, 10, 1;
L_000002256da9a9f0 .part v000002256d9f4fb0_0, 11, 1;
L_000002256da9bcb0 .part v000002256d9f5730_0, 11, 1;
L_000002256da9ccf0 .part v000002256d9f4fb0_0, 12, 1;
L_000002256da9aa90 .part v000002256d9f5730_0, 12, 1;
L_000002256da9ca70 .part v000002256d9f4fb0_0, 13, 1;
L_000002256da9b490 .part v000002256d9f5730_0, 13, 1;
L_000002256da9a8b0 .part v000002256d9f4fb0_0, 14, 1;
L_000002256da9b030 .part v000002256d9f5730_0, 14, 1;
L_000002256da9b5d0 .part v000002256d9f4fb0_0, 15, 1;
L_000002256da9a950 .part v000002256d9f5730_0, 15, 1;
L_000002256da9b670 .part v000002256d9f4fb0_0, 16, 1;
L_000002256da9aef0 .part v000002256d9f5730_0, 16, 1;
L_000002256da9ad10 .part v000002256d9f4fb0_0, 17, 1;
L_000002256da9b710 .part v000002256d9f5730_0, 17, 1;
L_000002256da9bb70 .part v000002256d9f4fb0_0, 18, 1;
L_000002256da9c250 .part v000002256d9f5730_0, 18, 1;
L_000002256da9ae50 .part v000002256d9f4fb0_0, 19, 1;
L_000002256da9adb0 .part v000002256d9f5730_0, 19, 1;
L_000002256da9ab30 .part v000002256d9f4fb0_0, 20, 1;
L_000002256da9abd0 .part v000002256d9f5730_0, 20, 1;
L_000002256da9c6b0 .part v000002256d9f4fb0_0, 21, 1;
L_000002256da9af90 .part v000002256d9f5730_0, 21, 1;
L_000002256da9bf30 .part v000002256d9f4fb0_0, 22, 1;
L_000002256da9b0d0 .part v000002256d9f5730_0, 22, 1;
L_000002256da9bc10 .part v000002256d9f4fb0_0, 23, 1;
L_000002256da9a6d0 .part v000002256d9f5730_0, 23, 1;
L_000002256da9a770 .part v000002256d9f4fb0_0, 24, 1;
L_000002256da9c7f0 .part v000002256d9f5730_0, 24, 1;
L_000002256da9c4d0 .part v000002256d9f4fb0_0, 25, 1;
L_000002256da9b850 .part v000002256d9f5730_0, 25, 1;
L_000002256da9b170 .part v000002256d9f4fb0_0, 26, 1;
L_000002256da9a810 .part v000002256d9f5730_0, 26, 1;
L_000002256da9c2f0 .part v000002256d9f4fb0_0, 27, 1;
L_000002256da9c430 .part v000002256d9f5730_0, 27, 1;
L_000002256da9bdf0 .part v000002256d9f4fb0_0, 28, 1;
L_000002256da9c610 .part v000002256d9f5730_0, 28, 1;
L_000002256da9b210 .part v000002256d9f4fb0_0, 29, 1;
L_000002256da9b990 .part v000002256d9f5730_0, 29, 1;
L_000002256da9cbb0 .part v000002256d9f4fb0_0, 30, 1;
L_000002256da9c110 .part v000002256d9f5730_0, 30, 1;
LS_000002256da9b2b0_0_0 .concat8 [ 1 1 1 1], L_000002256da33230, L_000002256da33d90, L_000002256da33700, L_000002256da34110;
LS_000002256da9b2b0_0_4 .concat8 [ 1 1 1 1], L_000002256da339a0, L_000002256da33fc0, L_000002256da33620, L_000002256da33930;
LS_000002256da9b2b0_0_8 .concat8 [ 1 1 1 1], L_000002256da342d0, L_000002256da33310, L_000002256da33070, L_000002256da33bd0;
LS_000002256da9b2b0_0_12 .concat8 [ 1 1 1 1], L_000002256da34ab0, L_000002256da34500, L_000002256da34570, L_000002256da33150;
LS_000002256da9b2b0_0_16 .concat8 [ 1 1 1 1], L_000002256da33c40, L_000002256da345e0, L_000002256da331c0, L_000002256da34180;
LS_000002256da9b2b0_0_20 .concat8 [ 1 1 1 1], L_000002256da332a0, L_000002256da34650, L_000002256da333f0, L_000002256da33b60;
LS_000002256da9b2b0_0_24 .concat8 [ 1 1 1 1], L_000002256da340a0, L_000002256da34730, L_000002256da33ee0, L_000002256da34810;
LS_000002256da9b2b0_0_28 .concat8 [ 1 1 1 1], L_000002256da33770, L_000002256da33460, L_000002256da33e70, L_000002256da337e0;
LS_000002256da9b2b0_1_0 .concat8 [ 4 4 4 4], LS_000002256da9b2b0_0_0, LS_000002256da9b2b0_0_4, LS_000002256da9b2b0_0_8, LS_000002256da9b2b0_0_12;
LS_000002256da9b2b0_1_4 .concat8 [ 4 4 4 4], LS_000002256da9b2b0_0_16, LS_000002256da9b2b0_0_20, LS_000002256da9b2b0_0_24, LS_000002256da9b2b0_0_28;
L_000002256da9b2b0 .concat8 [ 16 16 0 0], LS_000002256da9b2b0_1_0, LS_000002256da9b2b0_1_4;
L_000002256da9c9d0 .part v000002256d9f4fb0_0, 31, 1;
L_000002256da9b8f0 .part v000002256d9f5730_0, 31, 1;
L_000002256da9ba30 .part L_000002256da9b2b0, 0, 1;
L_000002256da9bad0 .part L_000002256da9b2b0, 1, 1;
L_000002256da9bd50 .part L_000002256da9b2b0, 2, 1;
L_000002256da9be90 .part L_000002256da9b2b0, 3, 1;
L_000002256da9bfd0 .part L_000002256da9b2b0, 4, 1;
L_000002256da9c1b0 .part L_000002256da9b2b0, 5, 1;
L_000002256da9c890 .part L_000002256da9b2b0, 6, 1;
L_000002256da9cc50 .part L_000002256da9b2b0, 7, 1;
L_000002256da9c930 .part L_000002256da9b2b0, 8, 1;
L_000002256da9a590 .part L_000002256da9b2b0, 9, 1;
L_000002256da9a630 .part L_000002256da9b2b0, 10, 1;
L_000002256da9ec30 .part L_000002256da9b2b0, 11, 1;
L_000002256da9dbf0 .part L_000002256da9b2b0, 12, 1;
L_000002256da9e7d0 .part L_000002256da9b2b0, 13, 1;
L_000002256da9f1d0 .part L_000002256da9b2b0, 14, 1;
L_000002256da9e190 .part L_000002256da9b2b0, 15, 1;
L_000002256da9d290 .part L_000002256da9b2b0, 16, 1;
L_000002256da9e050 .part L_000002256da9b2b0, 17, 1;
L_000002256da9d470 .part L_000002256da9b2b0, 18, 1;
L_000002256da9e230 .part L_000002256da9b2b0, 19, 1;
L_000002256da9f310 .part L_000002256da9b2b0, 20, 1;
L_000002256da9f3b0 .part L_000002256da9b2b0, 21, 1;
L_000002256da9ddd0 .part L_000002256da9b2b0, 22, 1;
L_000002256da9f270 .part L_000002256da9b2b0, 23, 1;
L_000002256da9e4b0 .part L_000002256da9b2b0, 24, 1;
L_000002256da9f450 .part L_000002256da9b2b0, 25, 1;
L_000002256da9e730 .part L_000002256da9b2b0, 26, 1;
L_000002256da9f4f0 .part L_000002256da9b2b0, 27, 1;
L_000002256da9e370 .part L_000002256da9b2b0, 28, 1;
L_000002256da9ced0 .part L_000002256da9b2b0, 29, 1;
L_000002256da9e550 .part L_000002256da9b2b0, 30, 1;
L_000002256da9d8d0 .part L_000002256da9b2b0, 31, 1;
S_000002256d7f02d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002256d7a9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002256d96c400 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002256da33000 .functor NOT 1, L_000002256da23fe0, C4<0>, C4<0>, C4<0>;
v000002256d9e6a80_0 .net "A", 31 0, v000002256d9f4fb0_0;  alias, 1 drivers
v000002256d9e6bc0_0 .net "ALUOP", 3 0, v000002256d9e7160_0;  alias, 1 drivers
v000002256d9e6c60_0 .net "B", 31 0, v000002256d9f5730_0;  alias, 1 drivers
v000002256d9e6e40_0 .var "CF", 0 0;
v000002256d9e6ee0_0 .net "ZF", 0 0, L_000002256da33000;  alias, 1 drivers
v000002256d9e6f80_0 .net *"_ivl_1", 0 0, L_000002256da23fe0;  1 drivers
v000002256d9e7020_0 .var "res", 31 0;
E_000002256d96c540 .event anyedge, v000002256d9e6bc0_0, v000002256d9e8060_0, v000002256d9e8100_0, v000002256d9e6e40_0;
L_000002256da23fe0 .reduce/or v000002256d9e7020_0;
S_000002256d7ed8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002256d7a9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002256d9ea5c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002256d9ea5f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002256d9ea630 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002256d9ea668 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002256d9ea6a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002256d9ea6d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002256d9ea710 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002256d9ea748 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002256d9ea780 .param/l "j" 0 9 19, C4<000010000000>;
P_000002256d9ea7b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002256d9ea7f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002256d9ea828 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002256d9ea860 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002256d9ea898 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002256d9ea8d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002256d9ea908 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002256d9ea940 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002256d9ea978 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002256d9ea9b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002256d9ea9e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002256d9eaa20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002256d9eaa58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002256d9eaa90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002256d9eaac8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002256d9eab00 .param/l "xori" 0 9 12, C4<001110000000>;
v000002256d9e7160_0 .var "ALU_OP", 3 0;
v000002256d9e7200_0 .net "opcode", 11 0, v000002256d9f4bf0_0;  alias, 1 drivers
E_000002256d96bdc0 .event anyedge, v000002256d8f06c0_0;
S_000002256d7eda30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002256d9f20d0_0 .net "EX1_forward_to_B", 31 0, v000002256d9f2df0_0;  alias, 1 drivers
v000002256d9f40b0_0 .net "EX_PFC", 31 0, v000002256d9f2b70_0;  alias, 1 drivers
v000002256d9f2530_0 .net "EX_PFC_to_IF", 31 0, L_000002256da23ea0;  alias, 1 drivers
v000002256d9f3610_0 .net "alu_selA", 1 0, L_000002256da28540;  alias, 1 drivers
v000002256d9f3ed0_0 .net "alu_selB", 1 0, L_000002256da28d60;  alias, 1 drivers
v000002256d9f41f0_0 .net "ex_haz", 31 0, v000002256d9e2a70_0;  alias, 1 drivers
v000002256d9f3930_0 .net "id_haz", 31 0, L_000002256da24580;  alias, 1 drivers
v000002256d9f36b0_0 .net "is_jr", 0 0, v000002256d9f3e30_0;  alias, 1 drivers
v000002256d9f2990_0 .net "mem_haz", 31 0, L_000002256da34c70;  alias, 1 drivers
v000002256d9f4330_0 .net "oper1", 31 0, L_000002256da2b240;  alias, 1 drivers
v000002256d9f1e50_0 .net "oper2", 31 0, L_000002256da34880;  alias, 1 drivers
v000002256d9f3d90_0 .net "pc", 31 0, v000002256d9f2ad0_0;  alias, 1 drivers
v000002256d9f2350_0 .net "rs1", 31 0, v000002256d9f3f70_0;  alias, 1 drivers
v000002256d9f37f0_0 .net "rs2_in", 31 0, v000002256d9f3250_0;  alias, 1 drivers
v000002256d9f2d50_0 .net "rs2_out", 31 0, L_000002256da34a40;  alias, 1 drivers
v000002256d9f25d0_0 .net "store_rs2_forward", 1 0, L_000002256da291c0;  alias, 1 drivers
L_000002256da23ea0 .functor MUXZ 32, v000002256d9f2b70_0, L_000002256da2b240, v000002256d9f3e30_0, C4<>;
S_000002256d7a8200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002256d7eda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002256d96bb40 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002256da29aa0 .functor NOT 1, L_000002256da24b20, C4<0>, C4<0>, C4<0>;
L_000002256da29b10 .functor NOT 1, L_000002256da25020, C4<0>, C4<0>, C4<0>;
L_000002256da29b80 .functor NOT 1, L_000002256da257a0, C4<0>, C4<0>, C4<0>;
L_000002256da29cd0 .functor NOT 1, L_000002256da246c0, C4<0>, C4<0>, C4<0>;
L_000002256da29d40 .functor AND 32, L_000002256da2a130, v000002256d9f3f70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da29e90 .functor AND 32, L_000002256da2a4b0, L_000002256da34c70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da2a520 .functor OR 32, L_000002256da29d40, L_000002256da29e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002256da2a1a0 .functor AND 32, L_000002256da29c60, v000002256d9e2a70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da2a2f0 .functor OR 32, L_000002256da2a520, L_000002256da2a1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002256da2b320 .functor AND 32, L_000002256da29db0, L_000002256da24580, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da2b240 .functor OR 32, L_000002256da2a2f0, L_000002256da2b320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002256d9e93c0_0 .net *"_ivl_1", 0 0, L_000002256da24b20;  1 drivers
v000002256d9e9500_0 .net *"_ivl_13", 0 0, L_000002256da257a0;  1 drivers
v000002256d9e95a0_0 .net *"_ivl_14", 0 0, L_000002256da29b80;  1 drivers
v000002256d9e9640_0 .net *"_ivl_19", 0 0, L_000002256da255c0;  1 drivers
v000002256d9e96e0_0 .net *"_ivl_2", 0 0, L_000002256da29aa0;  1 drivers
v000002256d9ee8b0_0 .net *"_ivl_23", 0 0, L_000002256da24940;  1 drivers
v000002256d9ef2b0_0 .net *"_ivl_27", 0 0, L_000002256da246c0;  1 drivers
v000002256d9ee4f0_0 .net *"_ivl_28", 0 0, L_000002256da29cd0;  1 drivers
v000002256d9eef90_0 .net *"_ivl_33", 0 0, L_000002256da25a20;  1 drivers
v000002256d9ef990_0 .net *"_ivl_37", 0 0, L_000002256da25700;  1 drivers
v000002256d9ef3f0_0 .net *"_ivl_40", 31 0, L_000002256da29d40;  1 drivers
v000002256d9ee450_0 .net *"_ivl_42", 31 0, L_000002256da29e90;  1 drivers
v000002256d9eee50_0 .net *"_ivl_44", 31 0, L_000002256da2a520;  1 drivers
v000002256d9ee770_0 .net *"_ivl_46", 31 0, L_000002256da2a1a0;  1 drivers
v000002256d9ef490_0 .net *"_ivl_48", 31 0, L_000002256da2a2f0;  1 drivers
v000002256d9ee590_0 .net *"_ivl_50", 31 0, L_000002256da2b320;  1 drivers
v000002256d9efa30_0 .net *"_ivl_7", 0 0, L_000002256da25020;  1 drivers
v000002256d9ef850_0 .net *"_ivl_8", 0 0, L_000002256da29b10;  1 drivers
v000002256d9ee950_0 .net "ina", 31 0, v000002256d9f3f70_0;  alias, 1 drivers
v000002256d9ef350_0 .net "inb", 31 0, L_000002256da34c70;  alias, 1 drivers
v000002256d9eea90_0 .net "inc", 31 0, v000002256d9e2a70_0;  alias, 1 drivers
v000002256d9eeef0_0 .net "ind", 31 0, L_000002256da24580;  alias, 1 drivers
v000002256d9ee630_0 .net "out", 31 0, L_000002256da2b240;  alias, 1 drivers
v000002256d9ee9f0_0 .net "s0", 31 0, L_000002256da2a130;  1 drivers
v000002256d9eeb30_0 .net "s1", 31 0, L_000002256da2a4b0;  1 drivers
v000002256d9ee3b0_0 .net "s2", 31 0, L_000002256da29c60;  1 drivers
v000002256d9ef710_0 .net "s3", 31 0, L_000002256da29db0;  1 drivers
v000002256d9ef530_0 .net "sel", 1 0, L_000002256da28540;  alias, 1 drivers
L_000002256da24b20 .part L_000002256da28540, 1, 1;
LS_000002256da26380_0_0 .concat [ 1 1 1 1], L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0;
LS_000002256da26380_0_4 .concat [ 1 1 1 1], L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0;
LS_000002256da26380_0_8 .concat [ 1 1 1 1], L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0;
LS_000002256da26380_0_12 .concat [ 1 1 1 1], L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0;
LS_000002256da26380_0_16 .concat [ 1 1 1 1], L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0;
LS_000002256da26380_0_20 .concat [ 1 1 1 1], L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0;
LS_000002256da26380_0_24 .concat [ 1 1 1 1], L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0;
LS_000002256da26380_0_28 .concat [ 1 1 1 1], L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0, L_000002256da29aa0;
LS_000002256da26380_1_0 .concat [ 4 4 4 4], LS_000002256da26380_0_0, LS_000002256da26380_0_4, LS_000002256da26380_0_8, LS_000002256da26380_0_12;
LS_000002256da26380_1_4 .concat [ 4 4 4 4], LS_000002256da26380_0_16, LS_000002256da26380_0_20, LS_000002256da26380_0_24, LS_000002256da26380_0_28;
L_000002256da26380 .concat [ 16 16 0 0], LS_000002256da26380_1_0, LS_000002256da26380_1_4;
L_000002256da25020 .part L_000002256da28540, 0, 1;
LS_000002256da262e0_0_0 .concat [ 1 1 1 1], L_000002256da29b10, L_000002256da29b10, L_000002256da29b10, L_000002256da29b10;
LS_000002256da262e0_0_4 .concat [ 1 1 1 1], L_000002256da29b10, L_000002256da29b10, L_000002256da29b10, L_000002256da29b10;
LS_000002256da262e0_0_8 .concat [ 1 1 1 1], L_000002256da29b10, L_000002256da29b10, L_000002256da29b10, L_000002256da29b10;
LS_000002256da262e0_0_12 .concat [ 1 1 1 1], L_000002256da29b10, L_000002256da29b10, L_000002256da29b10, L_000002256da29b10;
LS_000002256da262e0_0_16 .concat [ 1 1 1 1], L_000002256da29b10, L_000002256da29b10, L_000002256da29b10, L_000002256da29b10;
LS_000002256da262e0_0_20 .concat [ 1 1 1 1], L_000002256da29b10, L_000002256da29b10, L_000002256da29b10, L_000002256da29b10;
LS_000002256da262e0_0_24 .concat [ 1 1 1 1], L_000002256da29b10, L_000002256da29b10, L_000002256da29b10, L_000002256da29b10;
LS_000002256da262e0_0_28 .concat [ 1 1 1 1], L_000002256da29b10, L_000002256da29b10, L_000002256da29b10, L_000002256da29b10;
LS_000002256da262e0_1_0 .concat [ 4 4 4 4], LS_000002256da262e0_0_0, LS_000002256da262e0_0_4, LS_000002256da262e0_0_8, LS_000002256da262e0_0_12;
LS_000002256da262e0_1_4 .concat [ 4 4 4 4], LS_000002256da262e0_0_16, LS_000002256da262e0_0_20, LS_000002256da262e0_0_24, LS_000002256da262e0_0_28;
L_000002256da262e0 .concat [ 16 16 0 0], LS_000002256da262e0_1_0, LS_000002256da262e0_1_4;
L_000002256da257a0 .part L_000002256da28540, 1, 1;
LS_000002256da25660_0_0 .concat [ 1 1 1 1], L_000002256da29b80, L_000002256da29b80, L_000002256da29b80, L_000002256da29b80;
LS_000002256da25660_0_4 .concat [ 1 1 1 1], L_000002256da29b80, L_000002256da29b80, L_000002256da29b80, L_000002256da29b80;
LS_000002256da25660_0_8 .concat [ 1 1 1 1], L_000002256da29b80, L_000002256da29b80, L_000002256da29b80, L_000002256da29b80;
LS_000002256da25660_0_12 .concat [ 1 1 1 1], L_000002256da29b80, L_000002256da29b80, L_000002256da29b80, L_000002256da29b80;
LS_000002256da25660_0_16 .concat [ 1 1 1 1], L_000002256da29b80, L_000002256da29b80, L_000002256da29b80, L_000002256da29b80;
LS_000002256da25660_0_20 .concat [ 1 1 1 1], L_000002256da29b80, L_000002256da29b80, L_000002256da29b80, L_000002256da29b80;
LS_000002256da25660_0_24 .concat [ 1 1 1 1], L_000002256da29b80, L_000002256da29b80, L_000002256da29b80, L_000002256da29b80;
LS_000002256da25660_0_28 .concat [ 1 1 1 1], L_000002256da29b80, L_000002256da29b80, L_000002256da29b80, L_000002256da29b80;
LS_000002256da25660_1_0 .concat [ 4 4 4 4], LS_000002256da25660_0_0, LS_000002256da25660_0_4, LS_000002256da25660_0_8, LS_000002256da25660_0_12;
LS_000002256da25660_1_4 .concat [ 4 4 4 4], LS_000002256da25660_0_16, LS_000002256da25660_0_20, LS_000002256da25660_0_24, LS_000002256da25660_0_28;
L_000002256da25660 .concat [ 16 16 0 0], LS_000002256da25660_1_0, LS_000002256da25660_1_4;
L_000002256da255c0 .part L_000002256da28540, 0, 1;
LS_000002256da24620_0_0 .concat [ 1 1 1 1], L_000002256da255c0, L_000002256da255c0, L_000002256da255c0, L_000002256da255c0;
LS_000002256da24620_0_4 .concat [ 1 1 1 1], L_000002256da255c0, L_000002256da255c0, L_000002256da255c0, L_000002256da255c0;
LS_000002256da24620_0_8 .concat [ 1 1 1 1], L_000002256da255c0, L_000002256da255c0, L_000002256da255c0, L_000002256da255c0;
LS_000002256da24620_0_12 .concat [ 1 1 1 1], L_000002256da255c0, L_000002256da255c0, L_000002256da255c0, L_000002256da255c0;
LS_000002256da24620_0_16 .concat [ 1 1 1 1], L_000002256da255c0, L_000002256da255c0, L_000002256da255c0, L_000002256da255c0;
LS_000002256da24620_0_20 .concat [ 1 1 1 1], L_000002256da255c0, L_000002256da255c0, L_000002256da255c0, L_000002256da255c0;
LS_000002256da24620_0_24 .concat [ 1 1 1 1], L_000002256da255c0, L_000002256da255c0, L_000002256da255c0, L_000002256da255c0;
LS_000002256da24620_0_28 .concat [ 1 1 1 1], L_000002256da255c0, L_000002256da255c0, L_000002256da255c0, L_000002256da255c0;
LS_000002256da24620_1_0 .concat [ 4 4 4 4], LS_000002256da24620_0_0, LS_000002256da24620_0_4, LS_000002256da24620_0_8, LS_000002256da24620_0_12;
LS_000002256da24620_1_4 .concat [ 4 4 4 4], LS_000002256da24620_0_16, LS_000002256da24620_0_20, LS_000002256da24620_0_24, LS_000002256da24620_0_28;
L_000002256da24620 .concat [ 16 16 0 0], LS_000002256da24620_1_0, LS_000002256da24620_1_4;
L_000002256da24940 .part L_000002256da28540, 1, 1;
LS_000002256da264c0_0_0 .concat [ 1 1 1 1], L_000002256da24940, L_000002256da24940, L_000002256da24940, L_000002256da24940;
LS_000002256da264c0_0_4 .concat [ 1 1 1 1], L_000002256da24940, L_000002256da24940, L_000002256da24940, L_000002256da24940;
LS_000002256da264c0_0_8 .concat [ 1 1 1 1], L_000002256da24940, L_000002256da24940, L_000002256da24940, L_000002256da24940;
LS_000002256da264c0_0_12 .concat [ 1 1 1 1], L_000002256da24940, L_000002256da24940, L_000002256da24940, L_000002256da24940;
LS_000002256da264c0_0_16 .concat [ 1 1 1 1], L_000002256da24940, L_000002256da24940, L_000002256da24940, L_000002256da24940;
LS_000002256da264c0_0_20 .concat [ 1 1 1 1], L_000002256da24940, L_000002256da24940, L_000002256da24940, L_000002256da24940;
LS_000002256da264c0_0_24 .concat [ 1 1 1 1], L_000002256da24940, L_000002256da24940, L_000002256da24940, L_000002256da24940;
LS_000002256da264c0_0_28 .concat [ 1 1 1 1], L_000002256da24940, L_000002256da24940, L_000002256da24940, L_000002256da24940;
LS_000002256da264c0_1_0 .concat [ 4 4 4 4], LS_000002256da264c0_0_0, LS_000002256da264c0_0_4, LS_000002256da264c0_0_8, LS_000002256da264c0_0_12;
LS_000002256da264c0_1_4 .concat [ 4 4 4 4], LS_000002256da264c0_0_16, LS_000002256da264c0_0_20, LS_000002256da264c0_0_24, LS_000002256da264c0_0_28;
L_000002256da264c0 .concat [ 16 16 0 0], LS_000002256da264c0_1_0, LS_000002256da264c0_1_4;
L_000002256da246c0 .part L_000002256da28540, 0, 1;
LS_000002256da25980_0_0 .concat [ 1 1 1 1], L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0;
LS_000002256da25980_0_4 .concat [ 1 1 1 1], L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0;
LS_000002256da25980_0_8 .concat [ 1 1 1 1], L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0;
LS_000002256da25980_0_12 .concat [ 1 1 1 1], L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0;
LS_000002256da25980_0_16 .concat [ 1 1 1 1], L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0;
LS_000002256da25980_0_20 .concat [ 1 1 1 1], L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0;
LS_000002256da25980_0_24 .concat [ 1 1 1 1], L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0;
LS_000002256da25980_0_28 .concat [ 1 1 1 1], L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0, L_000002256da29cd0;
LS_000002256da25980_1_0 .concat [ 4 4 4 4], LS_000002256da25980_0_0, LS_000002256da25980_0_4, LS_000002256da25980_0_8, LS_000002256da25980_0_12;
LS_000002256da25980_1_4 .concat [ 4 4 4 4], LS_000002256da25980_0_16, LS_000002256da25980_0_20, LS_000002256da25980_0_24, LS_000002256da25980_0_28;
L_000002256da25980 .concat [ 16 16 0 0], LS_000002256da25980_1_0, LS_000002256da25980_1_4;
L_000002256da25a20 .part L_000002256da28540, 1, 1;
LS_000002256da24800_0_0 .concat [ 1 1 1 1], L_000002256da25a20, L_000002256da25a20, L_000002256da25a20, L_000002256da25a20;
LS_000002256da24800_0_4 .concat [ 1 1 1 1], L_000002256da25a20, L_000002256da25a20, L_000002256da25a20, L_000002256da25a20;
LS_000002256da24800_0_8 .concat [ 1 1 1 1], L_000002256da25a20, L_000002256da25a20, L_000002256da25a20, L_000002256da25a20;
LS_000002256da24800_0_12 .concat [ 1 1 1 1], L_000002256da25a20, L_000002256da25a20, L_000002256da25a20, L_000002256da25a20;
LS_000002256da24800_0_16 .concat [ 1 1 1 1], L_000002256da25a20, L_000002256da25a20, L_000002256da25a20, L_000002256da25a20;
LS_000002256da24800_0_20 .concat [ 1 1 1 1], L_000002256da25a20, L_000002256da25a20, L_000002256da25a20, L_000002256da25a20;
LS_000002256da24800_0_24 .concat [ 1 1 1 1], L_000002256da25a20, L_000002256da25a20, L_000002256da25a20, L_000002256da25a20;
LS_000002256da24800_0_28 .concat [ 1 1 1 1], L_000002256da25a20, L_000002256da25a20, L_000002256da25a20, L_000002256da25a20;
LS_000002256da24800_1_0 .concat [ 4 4 4 4], LS_000002256da24800_0_0, LS_000002256da24800_0_4, LS_000002256da24800_0_8, LS_000002256da24800_0_12;
LS_000002256da24800_1_4 .concat [ 4 4 4 4], LS_000002256da24800_0_16, LS_000002256da24800_0_20, LS_000002256da24800_0_24, LS_000002256da24800_0_28;
L_000002256da24800 .concat [ 16 16 0 0], LS_000002256da24800_1_0, LS_000002256da24800_1_4;
L_000002256da25700 .part L_000002256da28540, 0, 1;
LS_000002256da244e0_0_0 .concat [ 1 1 1 1], L_000002256da25700, L_000002256da25700, L_000002256da25700, L_000002256da25700;
LS_000002256da244e0_0_4 .concat [ 1 1 1 1], L_000002256da25700, L_000002256da25700, L_000002256da25700, L_000002256da25700;
LS_000002256da244e0_0_8 .concat [ 1 1 1 1], L_000002256da25700, L_000002256da25700, L_000002256da25700, L_000002256da25700;
LS_000002256da244e0_0_12 .concat [ 1 1 1 1], L_000002256da25700, L_000002256da25700, L_000002256da25700, L_000002256da25700;
LS_000002256da244e0_0_16 .concat [ 1 1 1 1], L_000002256da25700, L_000002256da25700, L_000002256da25700, L_000002256da25700;
LS_000002256da244e0_0_20 .concat [ 1 1 1 1], L_000002256da25700, L_000002256da25700, L_000002256da25700, L_000002256da25700;
LS_000002256da244e0_0_24 .concat [ 1 1 1 1], L_000002256da25700, L_000002256da25700, L_000002256da25700, L_000002256da25700;
LS_000002256da244e0_0_28 .concat [ 1 1 1 1], L_000002256da25700, L_000002256da25700, L_000002256da25700, L_000002256da25700;
LS_000002256da244e0_1_0 .concat [ 4 4 4 4], LS_000002256da244e0_0_0, LS_000002256da244e0_0_4, LS_000002256da244e0_0_8, LS_000002256da244e0_0_12;
LS_000002256da244e0_1_4 .concat [ 4 4 4 4], LS_000002256da244e0_0_16, LS_000002256da244e0_0_20, LS_000002256da244e0_0_24, LS_000002256da244e0_0_28;
L_000002256da244e0 .concat [ 16 16 0 0], LS_000002256da244e0_1_0, LS_000002256da244e0_1_4;
S_000002256d7a8390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002256d7a8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002256da2a130 .functor AND 32, L_000002256da26380, L_000002256da262e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002256d9e9460_0 .net "in1", 31 0, L_000002256da26380;  1 drivers
v000002256d9e8ba0_0 .net "in2", 31 0, L_000002256da262e0;  1 drivers
v000002256d9e8600_0 .net "out", 31 0, L_000002256da2a130;  alias, 1 drivers
S_000002256d7e0940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002256d7a8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002256da2a4b0 .functor AND 32, L_000002256da25660, L_000002256da24620, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002256d9e9280_0 .net "in1", 31 0, L_000002256da25660;  1 drivers
v000002256d9e8d80_0 .net "in2", 31 0, L_000002256da24620;  1 drivers
v000002256d9e86a0_0 .net "out", 31 0, L_000002256da2a4b0;  alias, 1 drivers
S_000002256d7e0ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002256d7a8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002256da29c60 .functor AND 32, L_000002256da264c0, L_000002256da25980, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002256d9e9000_0 .net "in1", 31 0, L_000002256da264c0;  1 drivers
v000002256d9e9b40_0 .net "in2", 31 0, L_000002256da25980;  1 drivers
v000002256d9e8ce0_0 .net "out", 31 0, L_000002256da29c60;  alias, 1 drivers
S_000002256d9eb1d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002256d7a8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002256da29db0 .functor AND 32, L_000002256da24800, L_000002256da244e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002256d9e9140_0 .net "in1", 31 0, L_000002256da24800;  1 drivers
v000002256d9e91e0_0 .net "in2", 31 0, L_000002256da244e0;  1 drivers
v000002256d9e9320_0 .net "out", 31 0, L_000002256da29db0;  alias, 1 drivers
S_000002256d9eb680 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002256d7eda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002256d96be40 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002256da2b2b0 .functor NOT 1, L_000002256da24760, C4<0>, C4<0>, C4<0>;
L_000002256da2b400 .functor NOT 1, L_000002256da24a80, C4<0>, C4<0>, C4<0>;
L_000002256da2b470 .functor NOT 1, L_000002256da25480, C4<0>, C4<0>, C4<0>;
L_000002256d961bb0 .functor NOT 1, L_000002256da23f40, C4<0>, C4<0>, C4<0>;
L_000002256da33690 .functor AND 32, L_000002256da2b390, v000002256d9f2df0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da33a80 .functor AND 32, L_000002256da2b160, L_000002256da34c70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da33850 .functor OR 32, L_000002256da33690, L_000002256da33a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002256da334d0 .functor AND 32, L_000002256da2b1d0, v000002256d9e2a70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da34340 .functor OR 32, L_000002256da33850, L_000002256da334d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002256da33d20 .functor AND 32, L_000002256da33cb0, L_000002256da24580, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da34880 .functor OR 32, L_000002256da34340, L_000002256da33d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002256d9ef210_0 .net *"_ivl_1", 0 0, L_000002256da24760;  1 drivers
v000002256d9ef7b0_0 .net *"_ivl_13", 0 0, L_000002256da25480;  1 drivers
v000002256d9ed730_0 .net *"_ivl_14", 0 0, L_000002256da2b470;  1 drivers
v000002256d9ed370_0 .net *"_ivl_19", 0 0, L_000002256da25ac0;  1 drivers
v000002256d9ed5f0_0 .net *"_ivl_2", 0 0, L_000002256da2b2b0;  1 drivers
v000002256d9ebf70_0 .net *"_ivl_23", 0 0, L_000002256da24bc0;  1 drivers
v000002256d9ee1d0_0 .net *"_ivl_27", 0 0, L_000002256da23f40;  1 drivers
v000002256d9ed910_0 .net *"_ivl_28", 0 0, L_000002256d961bb0;  1 drivers
v000002256d9ee090_0 .net *"_ivl_33", 0 0, L_000002256da25200;  1 drivers
v000002256d9ee310_0 .net *"_ivl_37", 0 0, L_000002256da253e0;  1 drivers
v000002256d9ebe30_0 .net *"_ivl_40", 31 0, L_000002256da33690;  1 drivers
v000002256d9edd70_0 .net *"_ivl_42", 31 0, L_000002256da33a80;  1 drivers
v000002256d9ec330_0 .net *"_ivl_44", 31 0, L_000002256da33850;  1 drivers
v000002256d9ed7d0_0 .net *"_ivl_46", 31 0, L_000002256da334d0;  1 drivers
v000002256d9ecd30_0 .net *"_ivl_48", 31 0, L_000002256da34340;  1 drivers
v000002256d9ec510_0 .net *"_ivl_50", 31 0, L_000002256da33d20;  1 drivers
v000002256d9eca10_0 .net *"_ivl_7", 0 0, L_000002256da24a80;  1 drivers
v000002256d9eda50_0 .net *"_ivl_8", 0 0, L_000002256da2b400;  1 drivers
v000002256d9ee130_0 .net "ina", 31 0, v000002256d9f2df0_0;  alias, 1 drivers
v000002256d9ec290_0 .net "inb", 31 0, L_000002256da34c70;  alias, 1 drivers
v000002256d9ede10_0 .net "inc", 31 0, v000002256d9e2a70_0;  alias, 1 drivers
v000002256d9ec150_0 .net "ind", 31 0, L_000002256da24580;  alias, 1 drivers
v000002256d9ec830_0 .net "out", 31 0, L_000002256da34880;  alias, 1 drivers
v000002256d9edff0_0 .net "s0", 31 0, L_000002256da2b390;  1 drivers
v000002256d9ecdd0_0 .net "s1", 31 0, L_000002256da2b160;  1 drivers
v000002256d9ece70_0 .net "s2", 31 0, L_000002256da2b1d0;  1 drivers
v000002256d9ee270_0 .net "s3", 31 0, L_000002256da33cb0;  1 drivers
v000002256d9ed230_0 .net "sel", 1 0, L_000002256da28d60;  alias, 1 drivers
L_000002256da24760 .part L_000002256da28d60, 1, 1;
LS_000002256da249e0_0_0 .concat [ 1 1 1 1], L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0;
LS_000002256da249e0_0_4 .concat [ 1 1 1 1], L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0;
LS_000002256da249e0_0_8 .concat [ 1 1 1 1], L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0;
LS_000002256da249e0_0_12 .concat [ 1 1 1 1], L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0;
LS_000002256da249e0_0_16 .concat [ 1 1 1 1], L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0;
LS_000002256da249e0_0_20 .concat [ 1 1 1 1], L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0;
LS_000002256da249e0_0_24 .concat [ 1 1 1 1], L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0;
LS_000002256da249e0_0_28 .concat [ 1 1 1 1], L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0, L_000002256da2b2b0;
LS_000002256da249e0_1_0 .concat [ 4 4 4 4], LS_000002256da249e0_0_0, LS_000002256da249e0_0_4, LS_000002256da249e0_0_8, LS_000002256da249e0_0_12;
LS_000002256da249e0_1_4 .concat [ 4 4 4 4], LS_000002256da249e0_0_16, LS_000002256da249e0_0_20, LS_000002256da249e0_0_24, LS_000002256da249e0_0_28;
L_000002256da249e0 .concat [ 16 16 0 0], LS_000002256da249e0_1_0, LS_000002256da249e0_1_4;
L_000002256da24a80 .part L_000002256da28d60, 0, 1;
LS_000002256da25840_0_0 .concat [ 1 1 1 1], L_000002256da2b400, L_000002256da2b400, L_000002256da2b400, L_000002256da2b400;
LS_000002256da25840_0_4 .concat [ 1 1 1 1], L_000002256da2b400, L_000002256da2b400, L_000002256da2b400, L_000002256da2b400;
LS_000002256da25840_0_8 .concat [ 1 1 1 1], L_000002256da2b400, L_000002256da2b400, L_000002256da2b400, L_000002256da2b400;
LS_000002256da25840_0_12 .concat [ 1 1 1 1], L_000002256da2b400, L_000002256da2b400, L_000002256da2b400, L_000002256da2b400;
LS_000002256da25840_0_16 .concat [ 1 1 1 1], L_000002256da2b400, L_000002256da2b400, L_000002256da2b400, L_000002256da2b400;
LS_000002256da25840_0_20 .concat [ 1 1 1 1], L_000002256da2b400, L_000002256da2b400, L_000002256da2b400, L_000002256da2b400;
LS_000002256da25840_0_24 .concat [ 1 1 1 1], L_000002256da2b400, L_000002256da2b400, L_000002256da2b400, L_000002256da2b400;
LS_000002256da25840_0_28 .concat [ 1 1 1 1], L_000002256da2b400, L_000002256da2b400, L_000002256da2b400, L_000002256da2b400;
LS_000002256da25840_1_0 .concat [ 4 4 4 4], LS_000002256da25840_0_0, LS_000002256da25840_0_4, LS_000002256da25840_0_8, LS_000002256da25840_0_12;
LS_000002256da25840_1_4 .concat [ 4 4 4 4], LS_000002256da25840_0_16, LS_000002256da25840_0_20, LS_000002256da25840_0_24, LS_000002256da25840_0_28;
L_000002256da25840 .concat [ 16 16 0 0], LS_000002256da25840_1_0, LS_000002256da25840_1_4;
L_000002256da25480 .part L_000002256da28d60, 1, 1;
LS_000002256da23d60_0_0 .concat [ 1 1 1 1], L_000002256da2b470, L_000002256da2b470, L_000002256da2b470, L_000002256da2b470;
LS_000002256da23d60_0_4 .concat [ 1 1 1 1], L_000002256da2b470, L_000002256da2b470, L_000002256da2b470, L_000002256da2b470;
LS_000002256da23d60_0_8 .concat [ 1 1 1 1], L_000002256da2b470, L_000002256da2b470, L_000002256da2b470, L_000002256da2b470;
LS_000002256da23d60_0_12 .concat [ 1 1 1 1], L_000002256da2b470, L_000002256da2b470, L_000002256da2b470, L_000002256da2b470;
LS_000002256da23d60_0_16 .concat [ 1 1 1 1], L_000002256da2b470, L_000002256da2b470, L_000002256da2b470, L_000002256da2b470;
LS_000002256da23d60_0_20 .concat [ 1 1 1 1], L_000002256da2b470, L_000002256da2b470, L_000002256da2b470, L_000002256da2b470;
LS_000002256da23d60_0_24 .concat [ 1 1 1 1], L_000002256da2b470, L_000002256da2b470, L_000002256da2b470, L_000002256da2b470;
LS_000002256da23d60_0_28 .concat [ 1 1 1 1], L_000002256da2b470, L_000002256da2b470, L_000002256da2b470, L_000002256da2b470;
LS_000002256da23d60_1_0 .concat [ 4 4 4 4], LS_000002256da23d60_0_0, LS_000002256da23d60_0_4, LS_000002256da23d60_0_8, LS_000002256da23d60_0_12;
LS_000002256da23d60_1_4 .concat [ 4 4 4 4], LS_000002256da23d60_0_16, LS_000002256da23d60_0_20, LS_000002256da23d60_0_24, LS_000002256da23d60_0_28;
L_000002256da23d60 .concat [ 16 16 0 0], LS_000002256da23d60_1_0, LS_000002256da23d60_1_4;
L_000002256da25ac0 .part L_000002256da28d60, 0, 1;
LS_000002256da258e0_0_0 .concat [ 1 1 1 1], L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0;
LS_000002256da258e0_0_4 .concat [ 1 1 1 1], L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0;
LS_000002256da258e0_0_8 .concat [ 1 1 1 1], L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0;
LS_000002256da258e0_0_12 .concat [ 1 1 1 1], L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0;
LS_000002256da258e0_0_16 .concat [ 1 1 1 1], L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0;
LS_000002256da258e0_0_20 .concat [ 1 1 1 1], L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0;
LS_000002256da258e0_0_24 .concat [ 1 1 1 1], L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0;
LS_000002256da258e0_0_28 .concat [ 1 1 1 1], L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0, L_000002256da25ac0;
LS_000002256da258e0_1_0 .concat [ 4 4 4 4], LS_000002256da258e0_0_0, LS_000002256da258e0_0_4, LS_000002256da258e0_0_8, LS_000002256da258e0_0_12;
LS_000002256da258e0_1_4 .concat [ 4 4 4 4], LS_000002256da258e0_0_16, LS_000002256da258e0_0_20, LS_000002256da258e0_0_24, LS_000002256da258e0_0_28;
L_000002256da258e0 .concat [ 16 16 0 0], LS_000002256da258e0_1_0, LS_000002256da258e0_1_4;
L_000002256da24bc0 .part L_000002256da28d60, 1, 1;
LS_000002256da252a0_0_0 .concat [ 1 1 1 1], L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0;
LS_000002256da252a0_0_4 .concat [ 1 1 1 1], L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0;
LS_000002256da252a0_0_8 .concat [ 1 1 1 1], L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0;
LS_000002256da252a0_0_12 .concat [ 1 1 1 1], L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0;
LS_000002256da252a0_0_16 .concat [ 1 1 1 1], L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0;
LS_000002256da252a0_0_20 .concat [ 1 1 1 1], L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0;
LS_000002256da252a0_0_24 .concat [ 1 1 1 1], L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0;
LS_000002256da252a0_0_28 .concat [ 1 1 1 1], L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0, L_000002256da24bc0;
LS_000002256da252a0_1_0 .concat [ 4 4 4 4], LS_000002256da252a0_0_0, LS_000002256da252a0_0_4, LS_000002256da252a0_0_8, LS_000002256da252a0_0_12;
LS_000002256da252a0_1_4 .concat [ 4 4 4 4], LS_000002256da252a0_0_16, LS_000002256da252a0_0_20, LS_000002256da252a0_0_24, LS_000002256da252a0_0_28;
L_000002256da252a0 .concat [ 16 16 0 0], LS_000002256da252a0_1_0, LS_000002256da252a0_1_4;
L_000002256da23f40 .part L_000002256da28d60, 0, 1;
LS_000002256da248a0_0_0 .concat [ 1 1 1 1], L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0;
LS_000002256da248a0_0_4 .concat [ 1 1 1 1], L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0;
LS_000002256da248a0_0_8 .concat [ 1 1 1 1], L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0;
LS_000002256da248a0_0_12 .concat [ 1 1 1 1], L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0;
LS_000002256da248a0_0_16 .concat [ 1 1 1 1], L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0;
LS_000002256da248a0_0_20 .concat [ 1 1 1 1], L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0;
LS_000002256da248a0_0_24 .concat [ 1 1 1 1], L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0;
LS_000002256da248a0_0_28 .concat [ 1 1 1 1], L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0, L_000002256d961bb0;
LS_000002256da248a0_1_0 .concat [ 4 4 4 4], LS_000002256da248a0_0_0, LS_000002256da248a0_0_4, LS_000002256da248a0_0_8, LS_000002256da248a0_0_12;
LS_000002256da248a0_1_4 .concat [ 4 4 4 4], LS_000002256da248a0_0_16, LS_000002256da248a0_0_20, LS_000002256da248a0_0_24, LS_000002256da248a0_0_28;
L_000002256da248a0 .concat [ 16 16 0 0], LS_000002256da248a0_1_0, LS_000002256da248a0_1_4;
L_000002256da25200 .part L_000002256da28d60, 1, 1;
LS_000002256da24c60_0_0 .concat [ 1 1 1 1], L_000002256da25200, L_000002256da25200, L_000002256da25200, L_000002256da25200;
LS_000002256da24c60_0_4 .concat [ 1 1 1 1], L_000002256da25200, L_000002256da25200, L_000002256da25200, L_000002256da25200;
LS_000002256da24c60_0_8 .concat [ 1 1 1 1], L_000002256da25200, L_000002256da25200, L_000002256da25200, L_000002256da25200;
LS_000002256da24c60_0_12 .concat [ 1 1 1 1], L_000002256da25200, L_000002256da25200, L_000002256da25200, L_000002256da25200;
LS_000002256da24c60_0_16 .concat [ 1 1 1 1], L_000002256da25200, L_000002256da25200, L_000002256da25200, L_000002256da25200;
LS_000002256da24c60_0_20 .concat [ 1 1 1 1], L_000002256da25200, L_000002256da25200, L_000002256da25200, L_000002256da25200;
LS_000002256da24c60_0_24 .concat [ 1 1 1 1], L_000002256da25200, L_000002256da25200, L_000002256da25200, L_000002256da25200;
LS_000002256da24c60_0_28 .concat [ 1 1 1 1], L_000002256da25200, L_000002256da25200, L_000002256da25200, L_000002256da25200;
LS_000002256da24c60_1_0 .concat [ 4 4 4 4], LS_000002256da24c60_0_0, LS_000002256da24c60_0_4, LS_000002256da24c60_0_8, LS_000002256da24c60_0_12;
LS_000002256da24c60_1_4 .concat [ 4 4 4 4], LS_000002256da24c60_0_16, LS_000002256da24c60_0_20, LS_000002256da24c60_0_24, LS_000002256da24c60_0_28;
L_000002256da24c60 .concat [ 16 16 0 0], LS_000002256da24c60_1_0, LS_000002256da24c60_1_4;
L_000002256da253e0 .part L_000002256da28d60, 0, 1;
LS_000002256da23e00_0_0 .concat [ 1 1 1 1], L_000002256da253e0, L_000002256da253e0, L_000002256da253e0, L_000002256da253e0;
LS_000002256da23e00_0_4 .concat [ 1 1 1 1], L_000002256da253e0, L_000002256da253e0, L_000002256da253e0, L_000002256da253e0;
LS_000002256da23e00_0_8 .concat [ 1 1 1 1], L_000002256da253e0, L_000002256da253e0, L_000002256da253e0, L_000002256da253e0;
LS_000002256da23e00_0_12 .concat [ 1 1 1 1], L_000002256da253e0, L_000002256da253e0, L_000002256da253e0, L_000002256da253e0;
LS_000002256da23e00_0_16 .concat [ 1 1 1 1], L_000002256da253e0, L_000002256da253e0, L_000002256da253e0, L_000002256da253e0;
LS_000002256da23e00_0_20 .concat [ 1 1 1 1], L_000002256da253e0, L_000002256da253e0, L_000002256da253e0, L_000002256da253e0;
LS_000002256da23e00_0_24 .concat [ 1 1 1 1], L_000002256da253e0, L_000002256da253e0, L_000002256da253e0, L_000002256da253e0;
LS_000002256da23e00_0_28 .concat [ 1 1 1 1], L_000002256da253e0, L_000002256da253e0, L_000002256da253e0, L_000002256da253e0;
LS_000002256da23e00_1_0 .concat [ 4 4 4 4], LS_000002256da23e00_0_0, LS_000002256da23e00_0_4, LS_000002256da23e00_0_8, LS_000002256da23e00_0_12;
LS_000002256da23e00_1_4 .concat [ 4 4 4 4], LS_000002256da23e00_0_16, LS_000002256da23e00_0_20, LS_000002256da23e00_0_24, LS_000002256da23e00_0_28;
L_000002256da23e00 .concat [ 16 16 0 0], LS_000002256da23e00_1_0, LS_000002256da23e00_1_4;
S_000002256d9eb040 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002256d9eb680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002256da2b390 .functor AND 32, L_000002256da249e0, L_000002256da25840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002256d9eec70_0 .net "in1", 31 0, L_000002256da249e0;  1 drivers
v000002256d9ee810_0 .net "in2", 31 0, L_000002256da25840;  1 drivers
v000002256d9ef5d0_0 .net "out", 31 0, L_000002256da2b390;  alias, 1 drivers
S_000002256d9eb4f0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002256d9eb680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002256da2b160 .functor AND 32, L_000002256da23d60, L_000002256da258e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002256d9eebd0_0 .net "in1", 31 0, L_000002256da23d60;  1 drivers
v000002256d9eed10_0 .net "in2", 31 0, L_000002256da258e0;  1 drivers
v000002256d9eedb0_0 .net "out", 31 0, L_000002256da2b160;  alias, 1 drivers
S_000002256d9eb360 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002256d9eb680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002256da2b1d0 .functor AND 32, L_000002256da252a0, L_000002256da248a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002256d9ef8f0_0 .net "in1", 31 0, L_000002256da252a0;  1 drivers
v000002256d9ef670_0 .net "in2", 31 0, L_000002256da248a0;  1 drivers
v000002256d9ef170_0 .net "out", 31 0, L_000002256da2b1d0;  alias, 1 drivers
S_000002256d9eb810 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002256d9eb680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002256da33cb0 .functor AND 32, L_000002256da24c60, L_000002256da23e00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002256d9ee6d0_0 .net "in1", 31 0, L_000002256da24c60;  1 drivers
v000002256d9ef030_0 .net "in2", 31 0, L_000002256da23e00;  1 drivers
v000002256d9ef0d0_0 .net "out", 31 0, L_000002256da33cb0;  alias, 1 drivers
S_000002256d9eab90 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002256d7eda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002256d96bb80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002256da34b90 .functor NOT 1, L_000002256da25b60, C4<0>, C4<0>, C4<0>;
L_000002256da33f50 .functor NOT 1, L_000002256da25c00, C4<0>, C4<0>, C4<0>;
L_000002256da33a10 .functor NOT 1, L_000002256da24d00, C4<0>, C4<0>, C4<0>;
L_000002256da330e0 .functor NOT 1, L_000002256da25520, C4<0>, C4<0>, C4<0>;
L_000002256da349d0 .functor AND 32, L_000002256da34960, v000002256d9f3250_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da34b20 .functor AND 32, L_000002256da343b0, L_000002256da34c70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da347a0 .functor OR 32, L_000002256da349d0, L_000002256da34b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002256da34260 .functor AND 32, L_000002256da33380, v000002256d9e2a70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da33e00 .functor OR 32, L_000002256da347a0, L_000002256da34260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002256da33540 .functor AND 32, L_000002256da33af0, L_000002256da24580, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da34a40 .functor OR 32, L_000002256da33e00, L_000002256da33540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002256d9ebc50_0 .net *"_ivl_1", 0 0, L_000002256da25b60;  1 drivers
v000002256d9ecfb0_0 .net *"_ivl_13", 0 0, L_000002256da24d00;  1 drivers
v000002256d9ecab0_0 .net *"_ivl_14", 0 0, L_000002256da33a10;  1 drivers
v000002256d9ed870_0 .net *"_ivl_19", 0 0, L_000002256da25f20;  1 drivers
v000002256d9ec3d0_0 .net *"_ivl_2", 0 0, L_000002256da34b90;  1 drivers
v000002256d9ed2d0_0 .net *"_ivl_23", 0 0, L_000002256da25340;  1 drivers
v000002256d9ec650_0 .net *"_ivl_27", 0 0, L_000002256da25520;  1 drivers
v000002256d9ed9b0_0 .net *"_ivl_28", 0 0, L_000002256da330e0;  1 drivers
v000002256d9edaf0_0 .net *"_ivl_33", 0 0, L_000002256da26420;  1 drivers
v000002256d9edb90_0 .net *"_ivl_37", 0 0, L_000002256da25d40;  1 drivers
v000002256d9edc30_0 .net *"_ivl_40", 31 0, L_000002256da349d0;  1 drivers
v000002256d9ec6f0_0 .net *"_ivl_42", 31 0, L_000002256da34b20;  1 drivers
v000002256d9ec470_0 .net *"_ivl_44", 31 0, L_000002256da347a0;  1 drivers
v000002256d9ec8d0_0 .net *"_ivl_46", 31 0, L_000002256da34260;  1 drivers
v000002256d9edeb0_0 .net *"_ivl_48", 31 0, L_000002256da33e00;  1 drivers
v000002256d9ebed0_0 .net *"_ivl_50", 31 0, L_000002256da33540;  1 drivers
v000002256d9ed0f0_0 .net *"_ivl_7", 0 0, L_000002256da25c00;  1 drivers
v000002256d9ebcf0_0 .net *"_ivl_8", 0 0, L_000002256da33f50;  1 drivers
v000002256d9edf50_0 .net "ina", 31 0, v000002256d9f3250_0;  alias, 1 drivers
v000002256d9ebd90_0 .net "inb", 31 0, L_000002256da34c70;  alias, 1 drivers
v000002256d9ec0b0_0 .net "inc", 31 0, v000002256d9e2a70_0;  alias, 1 drivers
v000002256d9ec1f0_0 .net "ind", 31 0, L_000002256da24580;  alias, 1 drivers
v000002256d9ec970_0 .net "out", 31 0, L_000002256da34a40;  alias, 1 drivers
v000002256d9ecb50_0 .net "s0", 31 0, L_000002256da34960;  1 drivers
v000002256d9ecbf0_0 .net "s1", 31 0, L_000002256da343b0;  1 drivers
v000002256d9ecc90_0 .net "s2", 31 0, L_000002256da33380;  1 drivers
v000002256d9f2030_0 .net "s3", 31 0, L_000002256da33af0;  1 drivers
v000002256d9f2e90_0 .net "sel", 1 0, L_000002256da291c0;  alias, 1 drivers
L_000002256da25b60 .part L_000002256da291c0, 1, 1;
LS_000002256da261a0_0_0 .concat [ 1 1 1 1], L_000002256da34b90, L_000002256da34b90, L_000002256da34b90, L_000002256da34b90;
LS_000002256da261a0_0_4 .concat [ 1 1 1 1], L_000002256da34b90, L_000002256da34b90, L_000002256da34b90, L_000002256da34b90;
LS_000002256da261a0_0_8 .concat [ 1 1 1 1], L_000002256da34b90, L_000002256da34b90, L_000002256da34b90, L_000002256da34b90;
LS_000002256da261a0_0_12 .concat [ 1 1 1 1], L_000002256da34b90, L_000002256da34b90, L_000002256da34b90, L_000002256da34b90;
LS_000002256da261a0_0_16 .concat [ 1 1 1 1], L_000002256da34b90, L_000002256da34b90, L_000002256da34b90, L_000002256da34b90;
LS_000002256da261a0_0_20 .concat [ 1 1 1 1], L_000002256da34b90, L_000002256da34b90, L_000002256da34b90, L_000002256da34b90;
LS_000002256da261a0_0_24 .concat [ 1 1 1 1], L_000002256da34b90, L_000002256da34b90, L_000002256da34b90, L_000002256da34b90;
LS_000002256da261a0_0_28 .concat [ 1 1 1 1], L_000002256da34b90, L_000002256da34b90, L_000002256da34b90, L_000002256da34b90;
LS_000002256da261a0_1_0 .concat [ 4 4 4 4], LS_000002256da261a0_0_0, LS_000002256da261a0_0_4, LS_000002256da261a0_0_8, LS_000002256da261a0_0_12;
LS_000002256da261a0_1_4 .concat [ 4 4 4 4], LS_000002256da261a0_0_16, LS_000002256da261a0_0_20, LS_000002256da261a0_0_24, LS_000002256da261a0_0_28;
L_000002256da261a0 .concat [ 16 16 0 0], LS_000002256da261a0_1_0, LS_000002256da261a0_1_4;
L_000002256da25c00 .part L_000002256da291c0, 0, 1;
LS_000002256da26240_0_0 .concat [ 1 1 1 1], L_000002256da33f50, L_000002256da33f50, L_000002256da33f50, L_000002256da33f50;
LS_000002256da26240_0_4 .concat [ 1 1 1 1], L_000002256da33f50, L_000002256da33f50, L_000002256da33f50, L_000002256da33f50;
LS_000002256da26240_0_8 .concat [ 1 1 1 1], L_000002256da33f50, L_000002256da33f50, L_000002256da33f50, L_000002256da33f50;
LS_000002256da26240_0_12 .concat [ 1 1 1 1], L_000002256da33f50, L_000002256da33f50, L_000002256da33f50, L_000002256da33f50;
LS_000002256da26240_0_16 .concat [ 1 1 1 1], L_000002256da33f50, L_000002256da33f50, L_000002256da33f50, L_000002256da33f50;
LS_000002256da26240_0_20 .concat [ 1 1 1 1], L_000002256da33f50, L_000002256da33f50, L_000002256da33f50, L_000002256da33f50;
LS_000002256da26240_0_24 .concat [ 1 1 1 1], L_000002256da33f50, L_000002256da33f50, L_000002256da33f50, L_000002256da33f50;
LS_000002256da26240_0_28 .concat [ 1 1 1 1], L_000002256da33f50, L_000002256da33f50, L_000002256da33f50, L_000002256da33f50;
LS_000002256da26240_1_0 .concat [ 4 4 4 4], LS_000002256da26240_0_0, LS_000002256da26240_0_4, LS_000002256da26240_0_8, LS_000002256da26240_0_12;
LS_000002256da26240_1_4 .concat [ 4 4 4 4], LS_000002256da26240_0_16, LS_000002256da26240_0_20, LS_000002256da26240_0_24, LS_000002256da26240_0_28;
L_000002256da26240 .concat [ 16 16 0 0], LS_000002256da26240_1_0, LS_000002256da26240_1_4;
L_000002256da24d00 .part L_000002256da291c0, 1, 1;
LS_000002256da25fc0_0_0 .concat [ 1 1 1 1], L_000002256da33a10, L_000002256da33a10, L_000002256da33a10, L_000002256da33a10;
LS_000002256da25fc0_0_4 .concat [ 1 1 1 1], L_000002256da33a10, L_000002256da33a10, L_000002256da33a10, L_000002256da33a10;
LS_000002256da25fc0_0_8 .concat [ 1 1 1 1], L_000002256da33a10, L_000002256da33a10, L_000002256da33a10, L_000002256da33a10;
LS_000002256da25fc0_0_12 .concat [ 1 1 1 1], L_000002256da33a10, L_000002256da33a10, L_000002256da33a10, L_000002256da33a10;
LS_000002256da25fc0_0_16 .concat [ 1 1 1 1], L_000002256da33a10, L_000002256da33a10, L_000002256da33a10, L_000002256da33a10;
LS_000002256da25fc0_0_20 .concat [ 1 1 1 1], L_000002256da33a10, L_000002256da33a10, L_000002256da33a10, L_000002256da33a10;
LS_000002256da25fc0_0_24 .concat [ 1 1 1 1], L_000002256da33a10, L_000002256da33a10, L_000002256da33a10, L_000002256da33a10;
LS_000002256da25fc0_0_28 .concat [ 1 1 1 1], L_000002256da33a10, L_000002256da33a10, L_000002256da33a10, L_000002256da33a10;
LS_000002256da25fc0_1_0 .concat [ 4 4 4 4], LS_000002256da25fc0_0_0, LS_000002256da25fc0_0_4, LS_000002256da25fc0_0_8, LS_000002256da25fc0_0_12;
LS_000002256da25fc0_1_4 .concat [ 4 4 4 4], LS_000002256da25fc0_0_16, LS_000002256da25fc0_0_20, LS_000002256da25fc0_0_24, LS_000002256da25fc0_0_28;
L_000002256da25fc0 .concat [ 16 16 0 0], LS_000002256da25fc0_1_0, LS_000002256da25fc0_1_4;
L_000002256da25f20 .part L_000002256da291c0, 0, 1;
LS_000002256da24da0_0_0 .concat [ 1 1 1 1], L_000002256da25f20, L_000002256da25f20, L_000002256da25f20, L_000002256da25f20;
LS_000002256da24da0_0_4 .concat [ 1 1 1 1], L_000002256da25f20, L_000002256da25f20, L_000002256da25f20, L_000002256da25f20;
LS_000002256da24da0_0_8 .concat [ 1 1 1 1], L_000002256da25f20, L_000002256da25f20, L_000002256da25f20, L_000002256da25f20;
LS_000002256da24da0_0_12 .concat [ 1 1 1 1], L_000002256da25f20, L_000002256da25f20, L_000002256da25f20, L_000002256da25f20;
LS_000002256da24da0_0_16 .concat [ 1 1 1 1], L_000002256da25f20, L_000002256da25f20, L_000002256da25f20, L_000002256da25f20;
LS_000002256da24da0_0_20 .concat [ 1 1 1 1], L_000002256da25f20, L_000002256da25f20, L_000002256da25f20, L_000002256da25f20;
LS_000002256da24da0_0_24 .concat [ 1 1 1 1], L_000002256da25f20, L_000002256da25f20, L_000002256da25f20, L_000002256da25f20;
LS_000002256da24da0_0_28 .concat [ 1 1 1 1], L_000002256da25f20, L_000002256da25f20, L_000002256da25f20, L_000002256da25f20;
LS_000002256da24da0_1_0 .concat [ 4 4 4 4], LS_000002256da24da0_0_0, LS_000002256da24da0_0_4, LS_000002256da24da0_0_8, LS_000002256da24da0_0_12;
LS_000002256da24da0_1_4 .concat [ 4 4 4 4], LS_000002256da24da0_0_16, LS_000002256da24da0_0_20, LS_000002256da24da0_0_24, LS_000002256da24da0_0_28;
L_000002256da24da0 .concat [ 16 16 0 0], LS_000002256da24da0_1_0, LS_000002256da24da0_1_4;
L_000002256da25340 .part L_000002256da291c0, 1, 1;
LS_000002256da25160_0_0 .concat [ 1 1 1 1], L_000002256da25340, L_000002256da25340, L_000002256da25340, L_000002256da25340;
LS_000002256da25160_0_4 .concat [ 1 1 1 1], L_000002256da25340, L_000002256da25340, L_000002256da25340, L_000002256da25340;
LS_000002256da25160_0_8 .concat [ 1 1 1 1], L_000002256da25340, L_000002256da25340, L_000002256da25340, L_000002256da25340;
LS_000002256da25160_0_12 .concat [ 1 1 1 1], L_000002256da25340, L_000002256da25340, L_000002256da25340, L_000002256da25340;
LS_000002256da25160_0_16 .concat [ 1 1 1 1], L_000002256da25340, L_000002256da25340, L_000002256da25340, L_000002256da25340;
LS_000002256da25160_0_20 .concat [ 1 1 1 1], L_000002256da25340, L_000002256da25340, L_000002256da25340, L_000002256da25340;
LS_000002256da25160_0_24 .concat [ 1 1 1 1], L_000002256da25340, L_000002256da25340, L_000002256da25340, L_000002256da25340;
LS_000002256da25160_0_28 .concat [ 1 1 1 1], L_000002256da25340, L_000002256da25340, L_000002256da25340, L_000002256da25340;
LS_000002256da25160_1_0 .concat [ 4 4 4 4], LS_000002256da25160_0_0, LS_000002256da25160_0_4, LS_000002256da25160_0_8, LS_000002256da25160_0_12;
LS_000002256da25160_1_4 .concat [ 4 4 4 4], LS_000002256da25160_0_16, LS_000002256da25160_0_20, LS_000002256da25160_0_24, LS_000002256da25160_0_28;
L_000002256da25160 .concat [ 16 16 0 0], LS_000002256da25160_1_0, LS_000002256da25160_1_4;
L_000002256da25520 .part L_000002256da291c0, 0, 1;
LS_000002256da25ca0_0_0 .concat [ 1 1 1 1], L_000002256da330e0, L_000002256da330e0, L_000002256da330e0, L_000002256da330e0;
LS_000002256da25ca0_0_4 .concat [ 1 1 1 1], L_000002256da330e0, L_000002256da330e0, L_000002256da330e0, L_000002256da330e0;
LS_000002256da25ca0_0_8 .concat [ 1 1 1 1], L_000002256da330e0, L_000002256da330e0, L_000002256da330e0, L_000002256da330e0;
LS_000002256da25ca0_0_12 .concat [ 1 1 1 1], L_000002256da330e0, L_000002256da330e0, L_000002256da330e0, L_000002256da330e0;
LS_000002256da25ca0_0_16 .concat [ 1 1 1 1], L_000002256da330e0, L_000002256da330e0, L_000002256da330e0, L_000002256da330e0;
LS_000002256da25ca0_0_20 .concat [ 1 1 1 1], L_000002256da330e0, L_000002256da330e0, L_000002256da330e0, L_000002256da330e0;
LS_000002256da25ca0_0_24 .concat [ 1 1 1 1], L_000002256da330e0, L_000002256da330e0, L_000002256da330e0, L_000002256da330e0;
LS_000002256da25ca0_0_28 .concat [ 1 1 1 1], L_000002256da330e0, L_000002256da330e0, L_000002256da330e0, L_000002256da330e0;
LS_000002256da25ca0_1_0 .concat [ 4 4 4 4], LS_000002256da25ca0_0_0, LS_000002256da25ca0_0_4, LS_000002256da25ca0_0_8, LS_000002256da25ca0_0_12;
LS_000002256da25ca0_1_4 .concat [ 4 4 4 4], LS_000002256da25ca0_0_16, LS_000002256da25ca0_0_20, LS_000002256da25ca0_0_24, LS_000002256da25ca0_0_28;
L_000002256da25ca0 .concat [ 16 16 0 0], LS_000002256da25ca0_1_0, LS_000002256da25ca0_1_4;
L_000002256da26420 .part L_000002256da291c0, 1, 1;
LS_000002256da24e40_0_0 .concat [ 1 1 1 1], L_000002256da26420, L_000002256da26420, L_000002256da26420, L_000002256da26420;
LS_000002256da24e40_0_4 .concat [ 1 1 1 1], L_000002256da26420, L_000002256da26420, L_000002256da26420, L_000002256da26420;
LS_000002256da24e40_0_8 .concat [ 1 1 1 1], L_000002256da26420, L_000002256da26420, L_000002256da26420, L_000002256da26420;
LS_000002256da24e40_0_12 .concat [ 1 1 1 1], L_000002256da26420, L_000002256da26420, L_000002256da26420, L_000002256da26420;
LS_000002256da24e40_0_16 .concat [ 1 1 1 1], L_000002256da26420, L_000002256da26420, L_000002256da26420, L_000002256da26420;
LS_000002256da24e40_0_20 .concat [ 1 1 1 1], L_000002256da26420, L_000002256da26420, L_000002256da26420, L_000002256da26420;
LS_000002256da24e40_0_24 .concat [ 1 1 1 1], L_000002256da26420, L_000002256da26420, L_000002256da26420, L_000002256da26420;
LS_000002256da24e40_0_28 .concat [ 1 1 1 1], L_000002256da26420, L_000002256da26420, L_000002256da26420, L_000002256da26420;
LS_000002256da24e40_1_0 .concat [ 4 4 4 4], LS_000002256da24e40_0_0, LS_000002256da24e40_0_4, LS_000002256da24e40_0_8, LS_000002256da24e40_0_12;
LS_000002256da24e40_1_4 .concat [ 4 4 4 4], LS_000002256da24e40_0_16, LS_000002256da24e40_0_20, LS_000002256da24e40_0_24, LS_000002256da24e40_0_28;
L_000002256da24e40 .concat [ 16 16 0 0], LS_000002256da24e40_1_0, LS_000002256da24e40_1_4;
L_000002256da25d40 .part L_000002256da291c0, 0, 1;
LS_000002256da250c0_0_0 .concat [ 1 1 1 1], L_000002256da25d40, L_000002256da25d40, L_000002256da25d40, L_000002256da25d40;
LS_000002256da250c0_0_4 .concat [ 1 1 1 1], L_000002256da25d40, L_000002256da25d40, L_000002256da25d40, L_000002256da25d40;
LS_000002256da250c0_0_8 .concat [ 1 1 1 1], L_000002256da25d40, L_000002256da25d40, L_000002256da25d40, L_000002256da25d40;
LS_000002256da250c0_0_12 .concat [ 1 1 1 1], L_000002256da25d40, L_000002256da25d40, L_000002256da25d40, L_000002256da25d40;
LS_000002256da250c0_0_16 .concat [ 1 1 1 1], L_000002256da25d40, L_000002256da25d40, L_000002256da25d40, L_000002256da25d40;
LS_000002256da250c0_0_20 .concat [ 1 1 1 1], L_000002256da25d40, L_000002256da25d40, L_000002256da25d40, L_000002256da25d40;
LS_000002256da250c0_0_24 .concat [ 1 1 1 1], L_000002256da25d40, L_000002256da25d40, L_000002256da25d40, L_000002256da25d40;
LS_000002256da250c0_0_28 .concat [ 1 1 1 1], L_000002256da25d40, L_000002256da25d40, L_000002256da25d40, L_000002256da25d40;
LS_000002256da250c0_1_0 .concat [ 4 4 4 4], LS_000002256da250c0_0_0, LS_000002256da250c0_0_4, LS_000002256da250c0_0_8, LS_000002256da250c0_0_12;
LS_000002256da250c0_1_4 .concat [ 4 4 4 4], LS_000002256da250c0_0_16, LS_000002256da250c0_0_20, LS_000002256da250c0_0_24, LS_000002256da250c0_0_28;
L_000002256da250c0 .concat [ 16 16 0 0], LS_000002256da250c0_1_0, LS_000002256da250c0_1_4;
S_000002256d9eb9a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002256d9eab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002256da34960 .functor AND 32, L_000002256da261a0, L_000002256da26240, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002256d9ec5b0_0 .net "in1", 31 0, L_000002256da261a0;  1 drivers
v000002256d9ebbb0_0 .net "in2", 31 0, L_000002256da26240;  1 drivers
v000002256d9edcd0_0 .net "out", 31 0, L_000002256da34960;  alias, 1 drivers
S_000002256d9ead20 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002256d9eab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002256da343b0 .functor AND 32, L_000002256da25fc0, L_000002256da24da0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002256d9ecf10_0 .net "in1", 31 0, L_000002256da25fc0;  1 drivers
v000002256d9ed4b0_0 .net "in2", 31 0, L_000002256da24da0;  1 drivers
v000002256d9ed690_0 .net "out", 31 0, L_000002256da343b0;  alias, 1 drivers
S_000002256d9eaeb0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002256d9eab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002256da33380 .functor AND 32, L_000002256da25160, L_000002256da25ca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002256d9ec010_0 .net "in1", 31 0, L_000002256da25160;  1 drivers
v000002256d9ed050_0 .net "in2", 31 0, L_000002256da25ca0;  1 drivers
v000002256d9ec790_0 .net "out", 31 0, L_000002256da33380;  alias, 1 drivers
S_000002256d9f01f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002256d9eab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002256da33af0 .functor AND 32, L_000002256da24e40, L_000002256da250c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002256d9ed550_0 .net "in1", 31 0, L_000002256da24e40;  1 drivers
v000002256d9ed190_0 .net "in2", 31 0, L_000002256da250c0;  1 drivers
v000002256d9ed410_0 .net "out", 31 0, L_000002256da33af0;  alias, 1 drivers
S_000002256d9f06a0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002256d9f5b80 .param/l "add" 0 9 6, C4<000000100000>;
P_000002256d9f5bb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002256d9f5bf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002256d9f5c28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002256d9f5c60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002256d9f5c98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002256d9f5cd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002256d9f5d08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002256d9f5d40 .param/l "j" 0 9 19, C4<000010000000>;
P_000002256d9f5d78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002256d9f5db0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002256d9f5de8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002256d9f5e20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002256d9f5e58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002256d9f5e90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002256d9f5ec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002256d9f5f00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002256d9f5f38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002256d9f5f70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002256d9f5fa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002256d9f5fe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002256d9f6018 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002256d9f6050 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002256d9f6088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002256d9f60c0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002256d9f2ad0_0 .var "EX1_PC", 31 0;
v000002256d9f2b70_0 .var "EX1_PFC", 31 0;
v000002256d9f2df0_0 .var "EX1_forward_to_B", 31 0;
v000002256d9f3110_0 .var "EX1_is_beq", 0 0;
v000002256d9f2a30_0 .var "EX1_is_bne", 0 0;
v000002256d9f23f0_0 .var "EX1_is_jal", 0 0;
v000002256d9f3e30_0 .var "EX1_is_jr", 0 0;
v000002256d9f4150_0 .var "EX1_is_oper2_immed", 0 0;
v000002256d9f2f30_0 .var "EX1_memread", 0 0;
v000002256d9f2c10_0 .var "EX1_memwrite", 0 0;
v000002256d9f3570_0 .var "EX1_opcode", 11 0;
v000002256d9f2cb0_0 .var "EX1_predicted", 0 0;
v000002256d9f3750_0 .var "EX1_rd_ind", 4 0;
v000002256d9f1ef0_0 .var "EX1_rd_indzero", 0 0;
v000002256d9f2fd0_0 .var "EX1_regwrite", 0 0;
v000002256d9f3f70_0 .var "EX1_rs1", 31 0;
v000002256d9f22b0_0 .var "EX1_rs1_ind", 4 0;
v000002256d9f3250_0 .var "EX1_rs2", 31 0;
v000002256d9f31b0_0 .var "EX1_rs2_ind", 4 0;
v000002256d9f4010_0 .net "FLUSH", 0 0, v000002256d9fd300_0;  alias, 1 drivers
v000002256d9f2490_0 .net "ID_PC", 31 0, v000002256d9fb140_0;  alias, 1 drivers
v000002256d9f4290_0 .net "ID_PFC_to_EX", 31 0, L_000002256da23180;  alias, 1 drivers
v000002256d9f2710_0 .net "ID_forward_to_B", 31 0, L_000002256da23a40;  alias, 1 drivers
v000002256d9f32f0_0 .net "ID_is_beq", 0 0, L_000002256da21d80;  alias, 1 drivers
v000002256d9f3890_0 .net "ID_is_bne", 0 0, L_000002256da22be0;  alias, 1 drivers
v000002256d9f3430_0 .net "ID_is_jal", 0 0, L_000002256da234a0;  alias, 1 drivers
v000002256d9f34d0_0 .net "ID_is_jr", 0 0, L_000002256da23360;  alias, 1 drivers
v000002256d9f3070_0 .net "ID_is_oper2_immed", 0 0, L_000002256da29800;  alias, 1 drivers
v000002256d9f2670_0 .net "ID_memread", 0 0, L_000002256da22d20;  alias, 1 drivers
v000002256d9f27b0_0 .net "ID_memwrite", 0 0, L_000002256da22dc0;  alias, 1 drivers
v000002256d9f1bd0_0 .net "ID_opcode", 11 0, v000002256da0c410_0;  alias, 1 drivers
v000002256d9f2850_0 .net "ID_predicted", 0 0, v000002256d9fce00_0;  alias, 1 drivers
v000002256d9f1c70_0 .net "ID_rd_ind", 4 0, v000002256da0d4f0_0;  alias, 1 drivers
v000002256d9f2170_0 .net "ID_rd_indzero", 0 0, L_000002256da235e0;  1 drivers
v000002256d9f39d0_0 .net "ID_regwrite", 0 0, L_000002256da22c80;  alias, 1 drivers
v000002256d9f3390_0 .net "ID_rs1", 31 0, v000002256d9f8940_0;  alias, 1 drivers
v000002256d9f3cf0_0 .net "ID_rs1_ind", 4 0, v000002256da0b8d0_0;  alias, 1 drivers
v000002256d9f3a70_0 .net "ID_rs2", 31 0, v000002256d9f7f40_0;  alias, 1 drivers
v000002256d9f3b10_0 .net "ID_rs2_ind", 4 0, v000002256da0d310_0;  alias, 1 drivers
v000002256d9f3bb0_0 .net "clk", 0 0, L_000002256da29fe0;  1 drivers
v000002256d9f28f0_0 .net "rst", 0 0, v000002256da276e0_0;  alias, 1 drivers
E_000002256d96bf00 .event posedge, v000002256d9e3470_0, v000002256d9f3bb0_0;
S_000002256d9f0ce0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002256d9f6100 .param/l "add" 0 9 6, C4<000000100000>;
P_000002256d9f6138 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002256d9f6170 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002256d9f61a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002256d9f61e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002256d9f6218 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002256d9f6250 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002256d9f6288 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002256d9f62c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002256d9f62f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002256d9f6330 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002256d9f6368 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002256d9f63a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002256d9f63d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002256d9f6410 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002256d9f6448 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002256d9f6480 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002256d9f64b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002256d9f64f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002256d9f6528 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002256d9f6560 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002256d9f6598 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002256d9f65d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002256d9f6608 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002256d9f6640 .param/l "xori" 0 9 12, C4<001110000000>;
v000002256d9f3c50_0 .net "EX1_ALU_OPER1", 31 0, L_000002256da2b240;  alias, 1 drivers
v000002256d9f1d10_0 .net "EX1_ALU_OPER2", 31 0, L_000002256da34880;  alias, 1 drivers
v000002256d9f1db0_0 .net "EX1_PC", 31 0, v000002256d9f2ad0_0;  alias, 1 drivers
v000002256d9f1f90_0 .net "EX1_PFC_to_IF", 31 0, L_000002256da23ea0;  alias, 1 drivers
v000002256d9f2210_0 .net "EX1_forward_to_B", 31 0, v000002256d9f2df0_0;  alias, 1 drivers
v000002256d9f5410_0 .net "EX1_is_beq", 0 0, v000002256d9f3110_0;  alias, 1 drivers
v000002256d9f57d0_0 .net "EX1_is_bne", 0 0, v000002256d9f2a30_0;  alias, 1 drivers
v000002256d9f4830_0 .net "EX1_is_jal", 0 0, v000002256d9f23f0_0;  alias, 1 drivers
v000002256d9f4510_0 .net "EX1_is_jr", 0 0, v000002256d9f3e30_0;  alias, 1 drivers
v000002256d9f45b0_0 .net "EX1_is_oper2_immed", 0 0, v000002256d9f4150_0;  alias, 1 drivers
v000002256d9f5910_0 .net "EX1_memread", 0 0, v000002256d9f2f30_0;  alias, 1 drivers
v000002256d9f5050_0 .net "EX1_memwrite", 0 0, v000002256d9f2c10_0;  alias, 1 drivers
v000002256d9f54b0_0 .net "EX1_opcode", 11 0, v000002256d9f3570_0;  alias, 1 drivers
v000002256d9f46f0_0 .net "EX1_predicted", 0 0, v000002256d9f2cb0_0;  alias, 1 drivers
v000002256d9f48d0_0 .net "EX1_rd_ind", 4 0, v000002256d9f3750_0;  alias, 1 drivers
v000002256d9f4970_0 .net "EX1_rd_indzero", 0 0, v000002256d9f1ef0_0;  alias, 1 drivers
v000002256d9f4790_0 .net "EX1_regwrite", 0 0, v000002256d9f2fd0_0;  alias, 1 drivers
v000002256d9f5690_0 .net "EX1_rs1", 31 0, v000002256d9f3f70_0;  alias, 1 drivers
v000002256d9f4a10_0 .net "EX1_rs1_ind", 4 0, v000002256d9f22b0_0;  alias, 1 drivers
v000002256d9f4ab0_0 .net "EX1_rs2_ind", 4 0, v000002256d9f31b0_0;  alias, 1 drivers
v000002256d9f4e70_0 .net "EX1_rs2_out", 31 0, L_000002256da34a40;  alias, 1 drivers
v000002256d9f4fb0_0 .var "EX2_ALU_OPER1", 31 0;
v000002256d9f5730_0 .var "EX2_ALU_OPER2", 31 0;
v000002256d9f5230_0 .var "EX2_PC", 31 0;
v000002256d9f50f0_0 .var "EX2_PFC_to_IF", 31 0;
v000002256d9f5190_0 .var "EX2_forward_to_B", 31 0;
v000002256d9f5550_0 .var "EX2_is_beq", 0 0;
v000002256d9f52d0_0 .var "EX2_is_bne", 0 0;
v000002256d9f4b50_0 .var "EX2_is_jal", 0 0;
v000002256d9f5370_0 .var "EX2_is_jr", 0 0;
v000002256d9f4470_0 .var "EX2_is_oper2_immed", 0 0;
v000002256d9f55f0_0 .var "EX2_memread", 0 0;
v000002256d9f4650_0 .var "EX2_memwrite", 0 0;
v000002256d9f4bf0_0 .var "EX2_opcode", 11 0;
v000002256d9f5870_0 .var "EX2_predicted", 0 0;
v000002256d9f59b0_0 .var "EX2_rd_ind", 4 0;
v000002256d9f5a50_0 .var "EX2_rd_indzero", 0 0;
v000002256d9f4c90_0 .var "EX2_regwrite", 0 0;
v000002256d9f4d30_0 .var "EX2_rs1", 31 0;
v000002256d9f43d0_0 .var "EX2_rs1_ind", 4 0;
v000002256d9f4dd0_0 .var "EX2_rs2_ind", 4 0;
v000002256d9f4f10_0 .var "EX2_rs2_out", 31 0;
v000002256d9fc4a0_0 .net "FLUSH", 0 0, v000002256d9fd4e0_0;  alias, 1 drivers
v000002256d9fda80_0 .net "clk", 0 0, L_000002256da335b0;  1 drivers
v000002256d9fbf00_0 .net "rst", 0 0, v000002256da276e0_0;  alias, 1 drivers
E_000002256d96ba40 .event posedge, v000002256d9e3470_0, v000002256d9fda80_0;
S_000002256d9f0060 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002256d9fe690 .param/l "add" 0 9 6, C4<000000100000>;
P_000002256d9fe6c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002256d9fe700 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002256d9fe738 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002256d9fe770 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002256d9fe7a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002256d9fe7e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002256d9fe818 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002256d9fe850 .param/l "j" 0 9 19, C4<000010000000>;
P_000002256d9fe888 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002256d9fe8c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002256d9fe8f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002256d9fe930 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002256d9fe968 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002256d9fe9a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002256d9fe9d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002256d9fea10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002256d9fea48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002256d9fea80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002256d9feab8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002256d9feaf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002256d9feb28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002256d9feb60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002256d9feb98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002256d9febd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002256da2b080 .functor OR 1, L_000002256da21d80, L_000002256da22be0, C4<0>, C4<0>;
L_000002256da2a980 .functor AND 1, L_000002256da2b080, L_000002256da2ac20, C4<1>, C4<1>;
L_000002256da29640 .functor OR 1, L_000002256da21d80, L_000002256da22be0, C4<0>, C4<0>;
L_000002256da2ad00 .functor AND 1, L_000002256da29640, L_000002256da2ac20, C4<1>, C4<1>;
L_000002256da2abb0 .functor OR 1, L_000002256da21d80, L_000002256da22be0, C4<0>, C4<0>;
L_000002256da2a670 .functor AND 1, L_000002256da2abb0, v000002256d9fce00_0, C4<1>, C4<1>;
v000002256d9f9840_0 .net "EX1_memread", 0 0, v000002256d9f2f30_0;  alias, 1 drivers
v000002256d9fa880_0 .net "EX1_opcode", 11 0, v000002256d9f3570_0;  alias, 1 drivers
v000002256d9f9660_0 .net "EX1_rd_ind", 4 0, v000002256d9f3750_0;  alias, 1 drivers
v000002256d9fa240_0 .net "EX1_rd_indzero", 0 0, v000002256d9f1ef0_0;  alias, 1 drivers
v000002256d9fa420_0 .net "EX2_memread", 0 0, v000002256d9f55f0_0;  alias, 1 drivers
v000002256d9f8f80_0 .net "EX2_opcode", 11 0, v000002256d9f4bf0_0;  alias, 1 drivers
v000002256d9fb500_0 .net "EX2_rd_ind", 4 0, v000002256d9f59b0_0;  alias, 1 drivers
v000002256d9fa380_0 .net "EX2_rd_indzero", 0 0, v000002256d9f5a50_0;  alias, 1 drivers
v000002256d9f9fc0_0 .net "ID_EX1_flush", 0 0, v000002256d9fd300_0;  alias, 1 drivers
v000002256d9fb320_0 .net "ID_EX2_flush", 0 0, v000002256d9fd4e0_0;  alias, 1 drivers
v000002256d9f9ac0_0 .net "ID_is_beq", 0 0, L_000002256da21d80;  alias, 1 drivers
v000002256d9f9340_0 .net "ID_is_bne", 0 0, L_000002256da22be0;  alias, 1 drivers
v000002256d9f95c0_0 .net "ID_is_j", 0 0, L_000002256da21ba0;  alias, 1 drivers
v000002256d9fab00_0 .net "ID_is_jal", 0 0, L_000002256da234a0;  alias, 1 drivers
v000002256d9faec0_0 .net "ID_is_jr", 0 0, L_000002256da23360;  alias, 1 drivers
v000002256d9faa60_0 .net "ID_opcode", 11 0, v000002256da0c410_0;  alias, 1 drivers
v000002256d9fb5a0_0 .net "ID_rs1_ind", 4 0, v000002256da0b8d0_0;  alias, 1 drivers
v000002256d9fad80_0 .net "ID_rs2_ind", 4 0, v000002256da0d310_0;  alias, 1 drivers
v000002256d9f93e0_0 .net "IF_ID_flush", 0 0, v000002256d9fe020_0;  alias, 1 drivers
v000002256d9f98e0_0 .net "IF_ID_write", 0 0, v000002256d9fdf80_0;  alias, 1 drivers
v000002256d9fa1a0_0 .net "PC_src", 2 0, L_000002256da23900;  alias, 1 drivers
v000002256d9fa920_0 .net "PFC_to_EX", 31 0, L_000002256da23180;  alias, 1 drivers
v000002256d9f8ee0_0 .net "PFC_to_IF", 31 0, L_000002256da22140;  alias, 1 drivers
v000002256d9fa740_0 .net "WB_rd_ind", 4 0, v000002256da0ead0_0;  alias, 1 drivers
v000002256d9fa600_0 .net "Wrong_prediction", 0 0, L_000002256da34ea0;  alias, 1 drivers
v000002256d9fb3c0_0 .net *"_ivl_11", 0 0, L_000002256da2ad00;  1 drivers
v000002256d9f9a20_0 .net *"_ivl_13", 9 0, L_000002256da228c0;  1 drivers
v000002256d9fa6a0_0 .net *"_ivl_15", 9 0, L_000002256da223c0;  1 drivers
v000002256d9fa9c0_0 .net *"_ivl_16", 9 0, L_000002256da22f00;  1 drivers
v000002256d9fb1e0_0 .net *"_ivl_19", 9 0, L_000002256da21740;  1 drivers
v000002256d9f9700_0 .net *"_ivl_20", 9 0, L_000002256da21560;  1 drivers
v000002256d9faba0_0 .net *"_ivl_25", 0 0, L_000002256da2abb0;  1 drivers
v000002256d9f97a0_0 .net *"_ivl_27", 0 0, L_000002256da2a670;  1 drivers
v000002256d9fb460_0 .net *"_ivl_29", 9 0, L_000002256da219c0;  1 drivers
v000002256d9f90c0_0 .net *"_ivl_3", 0 0, L_000002256da2b080;  1 drivers
L_000002256da401f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002256d9fae20_0 .net/2u *"_ivl_30", 9 0, L_000002256da401f0;  1 drivers
v000002256d9f9b60_0 .net *"_ivl_32", 9 0, L_000002256da22aa0;  1 drivers
v000002256d9f9de0_0 .net *"_ivl_35", 9 0, L_000002256da22960;  1 drivers
v000002256d9fac40_0 .net *"_ivl_37", 9 0, L_000002256da22500;  1 drivers
v000002256d9f9200_0 .net *"_ivl_38", 9 0, L_000002256da23720;  1 drivers
v000002256d9f9160_0 .net *"_ivl_40", 9 0, L_000002256da21600;  1 drivers
L_000002256da40238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002256d9fa4c0_0 .net/2s *"_ivl_45", 21 0, L_000002256da40238;  1 drivers
L_000002256da40280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002256d9fa2e0_0 .net/2s *"_ivl_50", 21 0, L_000002256da40280;  1 drivers
v000002256d9faf60_0 .net *"_ivl_9", 0 0, L_000002256da29640;  1 drivers
v000002256d9f9ca0_0 .net "clk", 0 0, L_000002256d960b10;  alias, 1 drivers
v000002256d9fb640_0 .net "forward_to_B", 31 0, L_000002256da23a40;  alias, 1 drivers
v000002256d9f9980_0 .net "imm", 31 0, v000002256d9f7720_0;  1 drivers
v000002256d9fb0a0_0 .net "inst", 31 0, v000002256d9fa100_0;  alias, 1 drivers
v000002256d9f9480_0 .net "is_branch_and_taken", 0 0, L_000002256da2a980;  alias, 1 drivers
v000002256d9f9c00_0 .net "is_oper2_immed", 0 0, L_000002256da29800;  alias, 1 drivers
v000002256d9f9020_0 .net "mem_read", 0 0, L_000002256da22d20;  alias, 1 drivers
v000002256d9f92a0_0 .net "mem_write", 0 0, L_000002256da22dc0;  alias, 1 drivers
v000002256d9fa060_0 .net "pc", 31 0, v000002256d9fb140_0;  alias, 1 drivers
v000002256d9fa560_0 .net "pc_write", 0 0, v000002256d9fe160_0;  alias, 1 drivers
v000002256d9f9d40_0 .net "predicted", 0 0, L_000002256da2ac20;  1 drivers
v000002256d9fa7e0_0 .net "predicted_to_EX", 0 0, v000002256d9fce00_0;  alias, 1 drivers
v000002256d9face0_0 .net "reg_write", 0 0, L_000002256da22c80;  alias, 1 drivers
v000002256d9f9e80_0 .net "reg_write_from_wb", 0 0, v000002256da0e670_0;  alias, 1 drivers
v000002256d9fb000_0 .net "rs1", 31 0, v000002256d9f8940_0;  alias, 1 drivers
v000002256d9fb280_0 .net "rs2", 31 0, v000002256d9f7f40_0;  alias, 1 drivers
v000002256d9f9520_0 .net "rst", 0 0, v000002256da276e0_0;  alias, 1 drivers
v000002256d9f9f20_0 .net "wr_reg_data", 31 0, L_000002256da34c70;  alias, 1 drivers
L_000002256da23a40 .functor MUXZ 32, v000002256d9f7f40_0, v000002256d9f7720_0, L_000002256da29800, C4<>;
L_000002256da228c0 .part v000002256d9fb140_0, 0, 10;
L_000002256da223c0 .part v000002256d9fa100_0, 0, 10;
L_000002256da22f00 .arith/sum 10, L_000002256da228c0, L_000002256da223c0;
L_000002256da21740 .part v000002256d9fa100_0, 0, 10;
L_000002256da21560 .functor MUXZ 10, L_000002256da21740, L_000002256da22f00, L_000002256da2ad00, C4<>;
L_000002256da219c0 .part v000002256d9fb140_0, 0, 10;
L_000002256da22aa0 .arith/sum 10, L_000002256da219c0, L_000002256da401f0;
L_000002256da22960 .part v000002256d9fb140_0, 0, 10;
L_000002256da22500 .part v000002256d9fa100_0, 0, 10;
L_000002256da23720 .arith/sum 10, L_000002256da22960, L_000002256da22500;
L_000002256da21600 .functor MUXZ 10, L_000002256da23720, L_000002256da22aa0, L_000002256da2a670, C4<>;
L_000002256da22140 .concat8 [ 10 22 0 0], L_000002256da21560, L_000002256da40238;
L_000002256da23180 .concat8 [ 10 22 0 0], L_000002256da21600, L_000002256da40280;
S_000002256d9f0b50 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002256d9f0060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002256d9fec10 .param/l "add" 0 9 6, C4<000000100000>;
P_000002256d9fec48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002256d9fec80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002256d9fecb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002256d9fecf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002256d9fed28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002256d9fed60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002256d9fed98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002256d9fedd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002256d9fee08 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002256d9fee40 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002256d9fee78 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002256d9feeb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002256d9feee8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002256d9fef20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002256d9fef58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002256d9fef90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002256d9fefc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002256d9ff000 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002256d9ff038 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002256d9ff070 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002256d9ff0a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002256d9ff0e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002256d9ff118 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002256d9ff150 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002256da2a3d0 .functor OR 1, L_000002256da2ac20, L_000002256da22640, C4<0>, C4<0>;
L_000002256da29bf0 .functor OR 1, L_000002256da2a3d0, L_000002256da21c40, C4<0>, C4<0>;
v000002256d9fbfa0_0 .net "EX1_opcode", 11 0, v000002256d9f3570_0;  alias, 1 drivers
v000002256d9fd440_0 .net "EX2_opcode", 11 0, v000002256d9f4bf0_0;  alias, 1 drivers
v000002256d9fde40_0 .net "ID_opcode", 11 0, v000002256da0c410_0;  alias, 1 drivers
v000002256d9fb780_0 .net "PC_src", 2 0, L_000002256da23900;  alias, 1 drivers
v000002256d9fb960_0 .net "Wrong_prediction", 0 0, L_000002256da34ea0;  alias, 1 drivers
L_000002256da403e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002256d9fd8a0_0 .net/2u *"_ivl_0", 2 0, L_000002256da403e8;  1 drivers
v000002256d9fc040_0 .net *"_ivl_10", 0 0, L_000002256da22460;  1 drivers
L_000002256da40508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002256d9fc5e0_0 .net/2u *"_ivl_12", 2 0, L_000002256da40508;  1 drivers
L_000002256da40550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002256d9fc180_0 .net/2u *"_ivl_14", 11 0, L_000002256da40550;  1 drivers
v000002256d9fc2c0_0 .net *"_ivl_16", 0 0, L_000002256da22640;  1 drivers
v000002256d9fd620_0 .net *"_ivl_19", 0 0, L_000002256da2a3d0;  1 drivers
L_000002256da40430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002256d9fcb80_0 .net/2u *"_ivl_2", 11 0, L_000002256da40430;  1 drivers
L_000002256da40598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002256d9fd580_0 .net/2u *"_ivl_20", 11 0, L_000002256da40598;  1 drivers
v000002256d9fb820_0 .net *"_ivl_22", 0 0, L_000002256da21c40;  1 drivers
v000002256d9fccc0_0 .net *"_ivl_25", 0 0, L_000002256da29bf0;  1 drivers
L_000002256da405e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002256d9fba00_0 .net/2u *"_ivl_26", 2 0, L_000002256da405e0;  1 drivers
L_000002256da40628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002256d9fbaa0_0 .net/2u *"_ivl_28", 2 0, L_000002256da40628;  1 drivers
v000002256d9fcd60_0 .net *"_ivl_30", 2 0, L_000002256da237c0;  1 drivers
v000002256d9fbc80_0 .net *"_ivl_32", 2 0, L_000002256da226e0;  1 drivers
v000002256d9fd6c0_0 .net *"_ivl_34", 2 0, L_000002256da230e0;  1 drivers
v000002256d9fc7c0_0 .net *"_ivl_4", 0 0, L_000002256da23040;  1 drivers
L_000002256da40478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002256d9fc360_0 .net/2u *"_ivl_6", 2 0, L_000002256da40478;  1 drivers
L_000002256da404c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002256d9fc400_0 .net/2u *"_ivl_8", 11 0, L_000002256da404c0;  1 drivers
v000002256d9fc540_0 .net "clk", 0 0, L_000002256d960b10;  alias, 1 drivers
v000002256d9fc680_0 .net "predicted", 0 0, L_000002256da2ac20;  alias, 1 drivers
v000002256d9fbd20_0 .net "predicted_to_EX", 0 0, v000002256d9fce00_0;  alias, 1 drivers
v000002256d9fc720_0 .net "rst", 0 0, v000002256da276e0_0;  alias, 1 drivers
v000002256d9fd260_0 .net "state", 1 0, v000002256d9fc220_0;  1 drivers
L_000002256da23040 .cmp/eq 12, v000002256da0c410_0, L_000002256da40430;
L_000002256da22460 .cmp/eq 12, v000002256d9f3570_0, L_000002256da404c0;
L_000002256da22640 .cmp/eq 12, v000002256da0c410_0, L_000002256da40550;
L_000002256da21c40 .cmp/eq 12, v000002256da0c410_0, L_000002256da40598;
L_000002256da237c0 .functor MUXZ 3, L_000002256da40628, L_000002256da405e0, L_000002256da29bf0, C4<>;
L_000002256da226e0 .functor MUXZ 3, L_000002256da237c0, L_000002256da40508, L_000002256da22460, C4<>;
L_000002256da230e0 .functor MUXZ 3, L_000002256da226e0, L_000002256da40478, L_000002256da23040, C4<>;
L_000002256da23900 .functor MUXZ 3, L_000002256da230e0, L_000002256da403e8, L_000002256da34ea0, C4<>;
S_000002256d9f1320 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002256d9f0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002256d9ff190 .param/l "add" 0 9 6, C4<000000100000>;
P_000002256d9ff1c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002256d9ff200 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002256d9ff238 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002256d9ff270 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002256d9ff2a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002256d9ff2e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002256d9ff318 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002256d9ff350 .param/l "j" 0 9 19, C4<000010000000>;
P_000002256d9ff388 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002256d9ff3c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002256d9ff3f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002256d9ff430 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002256d9ff468 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002256d9ff4a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002256d9ff4d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002256d9ff510 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002256d9ff548 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002256d9ff580 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002256d9ff5b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002256d9ff5f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002256d9ff628 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002256d9ff660 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002256d9ff698 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002256d9ff6d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002256da2a210 .functor OR 1, L_000002256da216a0, L_000002256da21f60, C4<0>, C4<0>;
L_000002256da2a280 .functor OR 1, L_000002256da217e0, L_000002256da22000, C4<0>, C4<0>;
L_000002256da295d0 .functor AND 1, L_000002256da2a210, L_000002256da2a280, C4<1>, C4<1>;
L_000002256da2b0f0 .functor NOT 1, L_000002256da295d0, C4<0>, C4<0>, C4<0>;
L_000002256da2a600 .functor OR 1, v000002256da276e0_0, L_000002256da2b0f0, C4<0>, C4<0>;
L_000002256da2ac20 .functor NOT 1, L_000002256da2a600, C4<0>, C4<0>, C4<0>;
v000002256d9fbe60_0 .net "EX_opcode", 11 0, v000002256d9f4bf0_0;  alias, 1 drivers
v000002256d9fcc20_0 .net "ID_opcode", 11 0, v000002256da0c410_0;  alias, 1 drivers
v000002256d9fdd00_0 .net "Wrong_prediction", 0 0, L_000002256da34ea0;  alias, 1 drivers
L_000002256da402c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002256d9fd3a0_0 .net/2u *"_ivl_0", 11 0, L_000002256da402c8;  1 drivers
L_000002256da40358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002256d9fdb20_0 .net/2u *"_ivl_10", 1 0, L_000002256da40358;  1 drivers
v000002256d9fbb40_0 .net *"_ivl_12", 0 0, L_000002256da217e0;  1 drivers
L_000002256da403a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002256d9fbdc0_0 .net/2u *"_ivl_14", 1 0, L_000002256da403a0;  1 drivers
v000002256d9fb6e0_0 .net *"_ivl_16", 0 0, L_000002256da22000;  1 drivers
v000002256d9fb8c0_0 .net *"_ivl_19", 0 0, L_000002256da2a280;  1 drivers
v000002256d9fdda0_0 .net *"_ivl_2", 0 0, L_000002256da216a0;  1 drivers
v000002256d9fc9a0_0 .net *"_ivl_21", 0 0, L_000002256da295d0;  1 drivers
v000002256d9fdbc0_0 .net *"_ivl_22", 0 0, L_000002256da2b0f0;  1 drivers
v000002256d9fc0e0_0 .net *"_ivl_25", 0 0, L_000002256da2a600;  1 drivers
L_000002256da40310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002256d9fca40_0 .net/2u *"_ivl_4", 11 0, L_000002256da40310;  1 drivers
v000002256d9fd080_0 .net *"_ivl_6", 0 0, L_000002256da21f60;  1 drivers
v000002256d9fd9e0_0 .net *"_ivl_9", 0 0, L_000002256da2a210;  1 drivers
v000002256d9fcae0_0 .net "clk", 0 0, L_000002256d960b10;  alias, 1 drivers
v000002256d9fbbe0_0 .net "predicted", 0 0, L_000002256da2ac20;  alias, 1 drivers
v000002256d9fce00_0 .var "predicted_to_EX", 0 0;
v000002256d9fdc60_0 .net "rst", 0 0, v000002256da276e0_0;  alias, 1 drivers
v000002256d9fc220_0 .var "state", 1 0;
E_000002256d96ba80 .event posedge, v000002256d9fcae0_0, v000002256d9e3470_0;
L_000002256da216a0 .cmp/eq 12, v000002256da0c410_0, L_000002256da402c8;
L_000002256da21f60 .cmp/eq 12, v000002256da0c410_0, L_000002256da40310;
L_000002256da217e0 .cmp/eq 2, v000002256d9fc220_0, L_000002256da40358;
L_000002256da22000 .cmp/eq 2, v000002256d9fc220_0, L_000002256da403a0;
S_000002256d9f09c0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002256d9f0060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002256da09730 .param/l "add" 0 9 6, C4<000000100000>;
P_000002256da09768 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002256da097a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002256da097d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002256da09810 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002256da09848 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002256da09880 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002256da098b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002256da098f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002256da09928 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002256da09960 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002256da09998 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002256da099d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002256da09a08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002256da09a40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002256da09a78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002256da09ab0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002256da09ae8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002256da09b20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002256da09b58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002256da09b90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002256da09bc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002256da09c00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002256da09c38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002256da09c70 .param/l "xori" 0 9 12, C4<001110000000>;
v000002256d9fc860_0 .net "EX1_memread", 0 0, v000002256d9f2f30_0;  alias, 1 drivers
v000002256d9fcea0_0 .net "EX1_rd_ind", 4 0, v000002256d9f3750_0;  alias, 1 drivers
v000002256d9fcf40_0 .net "EX1_rd_indzero", 0 0, v000002256d9f1ef0_0;  alias, 1 drivers
v000002256d9fcfe0_0 .net "EX2_memread", 0 0, v000002256d9f55f0_0;  alias, 1 drivers
v000002256d9fd120_0 .net "EX2_rd_ind", 4 0, v000002256d9f59b0_0;  alias, 1 drivers
v000002256d9fd1c0_0 .net "EX2_rd_indzero", 0 0, v000002256d9f5a50_0;  alias, 1 drivers
v000002256d9fd300_0 .var "ID_EX1_flush", 0 0;
v000002256d9fd4e0_0 .var "ID_EX2_flush", 0 0;
v000002256d9fd760_0 .net "ID_opcode", 11 0, v000002256da0c410_0;  alias, 1 drivers
v000002256d9fd800_0 .net "ID_rs1_ind", 4 0, v000002256da0b8d0_0;  alias, 1 drivers
v000002256d9fd940_0 .net "ID_rs2_ind", 4 0, v000002256da0d310_0;  alias, 1 drivers
v000002256d9fdf80_0 .var "IF_ID_Write", 0 0;
v000002256d9fe020_0 .var "IF_ID_flush", 0 0;
v000002256d9fe160_0 .var "PC_Write", 0 0;
v000002256d9fe5c0_0 .net "Wrong_prediction", 0 0, L_000002256da34ea0;  alias, 1 drivers
E_000002256d96bb00/0 .event anyedge, v000002256d9e9960_0, v000002256d9f2f30_0, v000002256d9f1ef0_0, v000002256d9f3cf0_0;
E_000002256d96bb00/1 .event anyedge, v000002256d9f3750_0, v000002256d9f3b10_0, v000002256d9068c0_0, v000002256d9f5a50_0;
E_000002256d96bb00/2 .event anyedge, v000002256d9e2930_0, v000002256d9f1bd0_0;
E_000002256d96bb00 .event/or E_000002256d96bb00/0, E_000002256d96bb00/1, E_000002256d96bb00/2;
S_000002256d9f0e70 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002256d9f0060;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002256da09cb0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002256da09ce8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002256da09d20 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002256da09d58 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002256da09d90 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002256da09dc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002256da09e00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002256da09e38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002256da09e70 .param/l "j" 0 9 19, C4<000010000000>;
P_000002256da09ea8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002256da09ee0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002256da09f18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002256da09f50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002256da09f88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002256da09fc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002256da09ff8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002256da0a030 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002256da0a068 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002256da0a0a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002256da0a0d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002256da0a110 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002256da0a148 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002256da0a180 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002256da0a1b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002256da0a1f0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002256da2a590 .functor OR 1, L_000002256da23220, L_000002256da22780, C4<0>, C4<0>;
L_000002256da2ac90 .functor OR 1, L_000002256da2a590, L_000002256da232c0, C4<0>, C4<0>;
L_000002256da2a6e0 .functor OR 1, L_000002256da2ac90, L_000002256da22820, C4<0>, C4<0>;
L_000002256da2ad70 .functor OR 1, L_000002256da2a6e0, L_000002256da21b00, C4<0>, C4<0>;
L_000002256da2a360 .functor OR 1, L_000002256da2ad70, L_000002256da21a60, C4<0>, C4<0>;
L_000002256da2a050 .functor OR 1, L_000002256da2a360, L_000002256da21880, C4<0>, C4<0>;
L_000002256da2ae50 .functor OR 1, L_000002256da2a050, L_000002256da21920, C4<0>, C4<0>;
L_000002256da29800 .functor OR 1, L_000002256da2ae50, L_000002256da220a0, C4<0>, C4<0>;
L_000002256da29560 .functor OR 1, L_000002256da21e20, L_000002256da21ec0, C4<0>, C4<0>;
L_000002256da298e0 .functor OR 1, L_000002256da29560, L_000002256da221e0, C4<0>, C4<0>;
L_000002256da29950 .functor OR 1, L_000002256da298e0, L_000002256da22b40, C4<0>, C4<0>;
L_000002256da299c0 .functor OR 1, L_000002256da29950, L_000002256da23540, C4<0>, C4<0>;
v000002256d9fdee0_0 .net "ID_opcode", 11 0, v000002256da0c410_0;  alias, 1 drivers
L_000002256da40670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002256d9fe0c0_0 .net/2u *"_ivl_0", 11 0, L_000002256da40670;  1 drivers
L_000002256da40700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002256d9fe200_0 .net/2u *"_ivl_10", 11 0, L_000002256da40700;  1 drivers
L_000002256da40bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002256d9fe2a0_0 .net/2u *"_ivl_102", 11 0, L_000002256da40bc8;  1 drivers
L_000002256da40c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002256d9fe3e0_0 .net/2u *"_ivl_106", 11 0, L_000002256da40c10;  1 drivers
v000002256d9fe340_0 .net *"_ivl_12", 0 0, L_000002256da232c0;  1 drivers
v000002256d9fe480_0 .net *"_ivl_15", 0 0, L_000002256da2ac90;  1 drivers
L_000002256da40748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002256d9fe520_0 .net/2u *"_ivl_16", 11 0, L_000002256da40748;  1 drivers
v000002256d9f6a00_0 .net *"_ivl_18", 0 0, L_000002256da22820;  1 drivers
v000002256d9f8b20_0 .net *"_ivl_2", 0 0, L_000002256da23220;  1 drivers
v000002256d9f6aa0_0 .net *"_ivl_21", 0 0, L_000002256da2a6e0;  1 drivers
L_000002256da40790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002256d9f7900_0 .net/2u *"_ivl_22", 11 0, L_000002256da40790;  1 drivers
v000002256d9f7b80_0 .net *"_ivl_24", 0 0, L_000002256da21b00;  1 drivers
v000002256d9f79a0_0 .net *"_ivl_27", 0 0, L_000002256da2ad70;  1 drivers
L_000002256da407d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002256d9f72c0_0 .net/2u *"_ivl_28", 11 0, L_000002256da407d8;  1 drivers
v000002256d9f74a0_0 .net *"_ivl_30", 0 0, L_000002256da21a60;  1 drivers
v000002256d9f7d60_0 .net *"_ivl_33", 0 0, L_000002256da2a360;  1 drivers
L_000002256da40820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002256d9f7c20_0 .net/2u *"_ivl_34", 11 0, L_000002256da40820;  1 drivers
v000002256d9f83a0_0 .net *"_ivl_36", 0 0, L_000002256da21880;  1 drivers
v000002256d9f8080_0 .net *"_ivl_39", 0 0, L_000002256da2a050;  1 drivers
L_000002256da406b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002256d9f6e60_0 .net/2u *"_ivl_4", 11 0, L_000002256da406b8;  1 drivers
L_000002256da40868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002256d9f8300_0 .net/2u *"_ivl_40", 11 0, L_000002256da40868;  1 drivers
v000002256d9f7ea0_0 .net *"_ivl_42", 0 0, L_000002256da21920;  1 drivers
v000002256d9f6820_0 .net *"_ivl_45", 0 0, L_000002256da2ae50;  1 drivers
L_000002256da408b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002256d9f7220_0 .net/2u *"_ivl_46", 11 0, L_000002256da408b0;  1 drivers
v000002256d9f8800_0 .net *"_ivl_48", 0 0, L_000002256da220a0;  1 drivers
L_000002256da408f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002256d9f88a0_0 .net/2u *"_ivl_52", 11 0, L_000002256da408f8;  1 drivers
L_000002256da40940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002256d9f7a40_0 .net/2u *"_ivl_56", 11 0, L_000002256da40940;  1 drivers
v000002256d9f7540_0 .net *"_ivl_6", 0 0, L_000002256da22780;  1 drivers
L_000002256da40988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002256d9f68c0_0 .net/2u *"_ivl_60", 11 0, L_000002256da40988;  1 drivers
L_000002256da409d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002256d9f8120_0 .net/2u *"_ivl_64", 11 0, L_000002256da409d0;  1 drivers
L_000002256da40a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002256d9f6f00_0 .net/2u *"_ivl_68", 11 0, L_000002256da40a18;  1 drivers
L_000002256da40a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002256d9f6960_0 .net/2u *"_ivl_72", 11 0, L_000002256da40a60;  1 drivers
v000002256d9f8d00_0 .net *"_ivl_74", 0 0, L_000002256da21e20;  1 drivers
L_000002256da40aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002256d9f81c0_0 .net/2u *"_ivl_76", 11 0, L_000002256da40aa8;  1 drivers
v000002256d9f7360_0 .net *"_ivl_78", 0 0, L_000002256da21ec0;  1 drivers
v000002256d9f8260_0 .net *"_ivl_81", 0 0, L_000002256da29560;  1 drivers
L_000002256da40af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002256d9f6b40_0 .net/2u *"_ivl_82", 11 0, L_000002256da40af0;  1 drivers
v000002256d9f6c80_0 .net *"_ivl_84", 0 0, L_000002256da221e0;  1 drivers
v000002256d9f86c0_0 .net *"_ivl_87", 0 0, L_000002256da298e0;  1 drivers
L_000002256da40b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002256d9f6be0_0 .net/2u *"_ivl_88", 11 0, L_000002256da40b38;  1 drivers
v000002256d9f7ae0_0 .net *"_ivl_9", 0 0, L_000002256da2a590;  1 drivers
v000002256d9f6d20_0 .net *"_ivl_90", 0 0, L_000002256da22b40;  1 drivers
v000002256d9f7040_0 .net *"_ivl_93", 0 0, L_000002256da29950;  1 drivers
L_000002256da40b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002256d9f8440_0 .net/2u *"_ivl_94", 11 0, L_000002256da40b80;  1 drivers
v000002256d9f6fa0_0 .net *"_ivl_96", 0 0, L_000002256da23540;  1 drivers
v000002256d9f8e40_0 .net *"_ivl_99", 0 0, L_000002256da299c0;  1 drivers
v000002256d9f7cc0_0 .net "is_beq", 0 0, L_000002256da21d80;  alias, 1 drivers
v000002256d9f6780_0 .net "is_bne", 0 0, L_000002256da22be0;  alias, 1 drivers
v000002256d9f8da0_0 .net "is_j", 0 0, L_000002256da21ba0;  alias, 1 drivers
v000002256d9f7e00_0 .net "is_jal", 0 0, L_000002256da234a0;  alias, 1 drivers
v000002256d9f77c0_0 .net "is_jr", 0 0, L_000002256da23360;  alias, 1 drivers
v000002256d9f70e0_0 .net "is_oper2_immed", 0 0, L_000002256da29800;  alias, 1 drivers
v000002256d9f75e0_0 .net "memread", 0 0, L_000002256da22d20;  alias, 1 drivers
v000002256d9f7680_0 .net "memwrite", 0 0, L_000002256da22dc0;  alias, 1 drivers
v000002256d9f6dc0_0 .net "regwrite", 0 0, L_000002256da22c80;  alias, 1 drivers
L_000002256da23220 .cmp/eq 12, v000002256da0c410_0, L_000002256da40670;
L_000002256da22780 .cmp/eq 12, v000002256da0c410_0, L_000002256da406b8;
L_000002256da232c0 .cmp/eq 12, v000002256da0c410_0, L_000002256da40700;
L_000002256da22820 .cmp/eq 12, v000002256da0c410_0, L_000002256da40748;
L_000002256da21b00 .cmp/eq 12, v000002256da0c410_0, L_000002256da40790;
L_000002256da21a60 .cmp/eq 12, v000002256da0c410_0, L_000002256da407d8;
L_000002256da21880 .cmp/eq 12, v000002256da0c410_0, L_000002256da40820;
L_000002256da21920 .cmp/eq 12, v000002256da0c410_0, L_000002256da40868;
L_000002256da220a0 .cmp/eq 12, v000002256da0c410_0, L_000002256da408b0;
L_000002256da21d80 .cmp/eq 12, v000002256da0c410_0, L_000002256da408f8;
L_000002256da22be0 .cmp/eq 12, v000002256da0c410_0, L_000002256da40940;
L_000002256da23360 .cmp/eq 12, v000002256da0c410_0, L_000002256da40988;
L_000002256da234a0 .cmp/eq 12, v000002256da0c410_0, L_000002256da409d0;
L_000002256da21ba0 .cmp/eq 12, v000002256da0c410_0, L_000002256da40a18;
L_000002256da21e20 .cmp/eq 12, v000002256da0c410_0, L_000002256da40a60;
L_000002256da21ec0 .cmp/eq 12, v000002256da0c410_0, L_000002256da40aa8;
L_000002256da221e0 .cmp/eq 12, v000002256da0c410_0, L_000002256da40af0;
L_000002256da22b40 .cmp/eq 12, v000002256da0c410_0, L_000002256da40b38;
L_000002256da23540 .cmp/eq 12, v000002256da0c410_0, L_000002256da40b80;
L_000002256da22c80 .reduce/nor L_000002256da299c0;
L_000002256da22d20 .cmp/eq 12, v000002256da0c410_0, L_000002256da40bc8;
L_000002256da22dc0 .cmp/eq 12, v000002256da0c410_0, L_000002256da40c10;
S_000002256d9f17d0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002256d9f0060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002256da0a230 .param/l "add" 0 9 6, C4<000000100000>;
P_000002256da0a268 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002256da0a2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002256da0a2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002256da0a310 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002256da0a348 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002256da0a380 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002256da0a3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002256da0a3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002256da0a428 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002256da0a460 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002256da0a498 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002256da0a4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002256da0a508 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002256da0a540 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002256da0a578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002256da0a5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002256da0a5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002256da0a620 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002256da0a658 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002256da0a690 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002256da0a6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002256da0a700 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002256da0a738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002256da0a770 .param/l "xori" 0 9 12, C4<001110000000>;
v000002256d9f7720_0 .var "Immed", 31 0;
v000002256d9f8bc0_0 .net "Inst", 31 0, v000002256d9fa100_0;  alias, 1 drivers
v000002256d9f7180_0 .net "opcode", 11 0, v000002256da0c410_0;  alias, 1 drivers
E_000002256d96bec0 .event anyedge, v000002256d9f1bd0_0, v000002256d9f8bc0_0;
S_000002256d9f1190 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002256d9f0060;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002256d9f8940_0 .var "Read_data1", 31 0;
v000002256d9f7f40_0 .var "Read_data2", 31 0;
v000002256d9f7fe0_0 .net "Read_reg1", 4 0, v000002256da0b8d0_0;  alias, 1 drivers
v000002256d9f84e0_0 .net "Read_reg2", 4 0, v000002256da0d310_0;  alias, 1 drivers
v000002256d9f8580_0 .net "Write_data", 31 0, L_000002256da34c70;  alias, 1 drivers
v000002256d9f8620_0 .net "Write_en", 0 0, v000002256da0e670_0;  alias, 1 drivers
v000002256d9f8a80_0 .net "Write_reg", 4 0, v000002256da0ead0_0;  alias, 1 drivers
v000002256d9f8760_0 .net "clk", 0 0, L_000002256d960b10;  alias, 1 drivers
v000002256d9f89e0_0 .var/i "i", 31 0;
v000002256d9f8c60 .array "reg_file", 0 31, 31 0;
v000002256d9f66e0_0 .net "rst", 0 0, v000002256da276e0_0;  alias, 1 drivers
E_000002256d96c380 .event posedge, v000002256d9fcae0_0;
S_000002256d9efbb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002256d9f1190;
 .timescale 0 0;
v000002256d9f7860_0 .var/i "i", 31 0;
S_000002256d9f14b0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002256da0a7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002256da0a7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002256da0a820 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002256da0a858 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002256da0a890 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002256da0a8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002256da0a900 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002256da0a938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002256da0a970 .param/l "j" 0 9 19, C4<000010000000>;
P_000002256da0a9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002256da0a9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002256da0aa18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002256da0aa50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002256da0aa88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002256da0aac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002256da0aaf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002256da0ab30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002256da0ab68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002256da0aba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002256da0abd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002256da0ac10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002256da0ac48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002256da0ac80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002256da0acb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002256da0acf0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002256d9fa100_0 .var "ID_INST", 31 0;
v000002256d9fb140_0 .var "ID_PC", 31 0;
v000002256da0c410_0 .var "ID_opcode", 11 0;
v000002256da0d4f0_0 .var "ID_rd_ind", 4 0;
v000002256da0b8d0_0 .var "ID_rs1_ind", 4 0;
v000002256da0d310_0 .var "ID_rs2_ind", 4 0;
v000002256da0bbf0_0 .net "IF_FLUSH", 0 0, v000002256d9fe020_0;  alias, 1 drivers
v000002256da0bc90_0 .net "IF_INST", 31 0, L_000002256da2a7c0;  alias, 1 drivers
v000002256da0b470_0 .net "IF_PC", 31 0, v000002256da0b6f0_0;  alias, 1 drivers
v000002256da0cd70_0 .net "clk", 0 0, L_000002256da296b0;  1 drivers
v000002256da0c910_0 .net "if_id_Write", 0 0, v000002256d9fdf80_0;  alias, 1 drivers
v000002256da0d3b0_0 .net "rst", 0 0, v000002256da276e0_0;  alias, 1 drivers
E_000002256d96d200 .event posedge, v000002256d9e3470_0, v000002256da0cd70_0;
S_000002256d9efd40 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002256da0efd0_0 .net "EX1_PFC", 31 0, L_000002256da23ea0;  alias, 1 drivers
v000002256da0db30_0 .net "EX2_PFC", 31 0, v000002256d9f50f0_0;  alias, 1 drivers
v000002256da0f250_0 .net "ID_PFC", 31 0, L_000002256da22140;  alias, 1 drivers
v000002256da0f390_0 .net "PC_src", 2 0, L_000002256da23900;  alias, 1 drivers
v000002256da0e350_0 .net "PC_write", 0 0, v000002256d9fe160_0;  alias, 1 drivers
L_000002256da40088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002256da0d810_0 .net/2u *"_ivl_0", 31 0, L_000002256da40088;  1 drivers
v000002256da0f430_0 .net "clk", 0 0, L_000002256d960b10;  alias, 1 drivers
v000002256da0dbd0_0 .net "inst", 31 0, L_000002256da2a7c0;  alias, 1 drivers
v000002256da0f750_0 .net "inst_mem_in", 31 0, v000002256da0b6f0_0;  alias, 1 drivers
v000002256da0f4d0_0 .net "pc_reg_in", 31 0, L_000002256da2afa0;  1 drivers
v000002256da0dd10_0 .net "rst", 0 0, v000002256da276e0_0;  alias, 1 drivers
L_000002256da23cc0 .arith/sum 32, v000002256da0b6f0_0, L_000002256da40088;
S_000002256d9f0380 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002256d9efd40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002256da2a7c0 .functor BUFZ 32, L_000002256da23c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002256da0c9b0_0 .net "Data_Out", 31 0, L_000002256da2a7c0;  alias, 1 drivers
v000002256da0c550 .array "InstMem", 0 1023, 31 0;
v000002256da0c7d0_0 .net *"_ivl_0", 31 0, L_000002256da23c20;  1 drivers
v000002256da0b150_0 .net *"_ivl_3", 9 0, L_000002256da23680;  1 drivers
v000002256da0d450_0 .net *"_ivl_4", 11 0, L_000002256da239a0;  1 drivers
L_000002256da401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002256da0b650_0 .net *"_ivl_7", 1 0, L_000002256da401a8;  1 drivers
v000002256da0bb50_0 .net "addr", 31 0, v000002256da0b6f0_0;  alias, 1 drivers
v000002256da0ad90_0 .net "clk", 0 0, L_000002256d960b10;  alias, 1 drivers
v000002256da0ca50_0 .var/i "i", 31 0;
L_000002256da23c20 .array/port v000002256da0c550, L_000002256da239a0;
L_000002256da23680 .part v000002256da0b6f0_0, 0, 10;
L_000002256da239a0 .concat [ 10 2 0 0], L_000002256da23680, L_000002256da401a8;
S_000002256d9f1640 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002256d9efd40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002256d96cb40 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002256da0c2d0_0 .net "DataIn", 31 0, L_000002256da2afa0;  alias, 1 drivers
v000002256da0b6f0_0 .var "DataOut", 31 0;
v000002256da0bd30_0 .net "PC_Write", 0 0, v000002256d9fe160_0;  alias, 1 drivers
v000002256da0c050_0 .net "clk", 0 0, L_000002256d960b10;  alias, 1 drivers
v000002256da0b510_0 .net "rst", 0 0, v000002256da276e0_0;  alias, 1 drivers
S_000002256d9f0830 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002256d9efd40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002256d96d880 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002256d9626a0 .functor NOT 1, L_000002256da29260, C4<0>, C4<0>, C4<0>;
L_000002256d962780 .functor NOT 1, L_000002256da29080, C4<0>, C4<0>, C4<0>;
L_000002256d9627f0 .functor AND 1, L_000002256d9626a0, L_000002256d962780, C4<1>, C4<1>;
L_000002256d9625c0 .functor NOT 1, L_000002256da28f40, C4<0>, C4<0>, C4<0>;
L_000002256d8fed90 .functor AND 1, L_000002256d9627f0, L_000002256d9625c0, C4<1>, C4<1>;
L_000002256d8febd0 .functor AND 32, L_000002256da28fe0, L_000002256da23cc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256d8ff180 .functor NOT 1, L_000002256da29300, C4<0>, C4<0>, C4<0>;
L_000002256d8fe7e0 .functor NOT 1, L_000002256da293a0, C4<0>, C4<0>, C4<0>;
L_000002256da2a0c0 .functor AND 1, L_000002256d8ff180, L_000002256d8fe7e0, C4<1>, C4<1>;
L_000002256da2a830 .functor AND 1, L_000002256da2a0c0, L_000002256da29440, C4<1>, C4<1>;
L_000002256da29e20 .functor AND 32, L_000002256da29120, L_000002256da22140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da2a910 .functor OR 32, L_000002256d8febd0, L_000002256da29e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002256da2a440 .functor NOT 1, L_000002256da28e00, C4<0>, C4<0>, C4<0>;
L_000002256da29f00 .functor AND 1, L_000002256da2a440, L_000002256da28ea0, C4<1>, C4<1>;
L_000002256da2aad0 .functor NOT 1, L_000002256da22320, C4<0>, C4<0>, C4<0>;
L_000002256da2b010 .functor AND 1, L_000002256da29f00, L_000002256da2aad0, C4<1>, C4<1>;
L_000002256da29870 .functor AND 32, L_000002256da23860, v000002256da0b6f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da2a8a0 .functor OR 32, L_000002256da2a910, L_000002256da29870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002256da2aa60 .functor NOT 1, L_000002256da225a0, C4<0>, C4<0>, C4<0>;
L_000002256da2a9f0 .functor AND 1, L_000002256da2aa60, L_000002256da23b80, C4<1>, C4<1>;
L_000002256da2aec0 .functor AND 1, L_000002256da2a9f0, L_000002256da22280, C4<1>, C4<1>;
L_000002256da29720 .functor AND 32, L_000002256da21ce0, L_000002256da23ea0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da2ab40 .functor OR 32, L_000002256da2a8a0, L_000002256da29720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002256da29a30 .functor NOT 1, L_000002256da23ae0, C4<0>, C4<0>, C4<0>;
L_000002256da2a750 .functor AND 1, L_000002256da23400, L_000002256da29a30, C4<1>, C4<1>;
L_000002256da29790 .functor NOT 1, L_000002256da22fa0, C4<0>, C4<0>, C4<0>;
L_000002256da2ade0 .functor AND 1, L_000002256da2a750, L_000002256da29790, C4<1>, C4<1>;
L_000002256da2af30 .functor AND 32, L_000002256da22a00, v000002256d9f50f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da2afa0 .functor OR 32, L_000002256da2ab40, L_000002256da2af30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002256da0c0f0_0 .net *"_ivl_1", 0 0, L_000002256da29260;  1 drivers
v000002256da0c230_0 .net *"_ivl_11", 0 0, L_000002256da28f40;  1 drivers
v000002256da0c370_0 .net *"_ivl_12", 0 0, L_000002256d9625c0;  1 drivers
v000002256da0d090_0 .net *"_ivl_14", 0 0, L_000002256d8fed90;  1 drivers
v000002256da0d1d0_0 .net *"_ivl_16", 31 0, L_000002256da28fe0;  1 drivers
v000002256da0cb90_0 .net *"_ivl_18", 31 0, L_000002256d8febd0;  1 drivers
v000002256da0c4b0_0 .net *"_ivl_2", 0 0, L_000002256d9626a0;  1 drivers
v000002256da0af70_0 .net *"_ivl_21", 0 0, L_000002256da29300;  1 drivers
v000002256da0c690_0 .net *"_ivl_22", 0 0, L_000002256d8ff180;  1 drivers
v000002256da0b790_0 .net *"_ivl_25", 0 0, L_000002256da293a0;  1 drivers
v000002256da0c730_0 .net *"_ivl_26", 0 0, L_000002256d8fe7e0;  1 drivers
v000002256da0b0b0_0 .net *"_ivl_28", 0 0, L_000002256da2a0c0;  1 drivers
v000002256da0d270_0 .net *"_ivl_31", 0 0, L_000002256da29440;  1 drivers
v000002256da0b1f0_0 .net *"_ivl_32", 0 0, L_000002256da2a830;  1 drivers
v000002256da0caf0_0 .net *"_ivl_34", 31 0, L_000002256da29120;  1 drivers
v000002256da0c190_0 .net *"_ivl_36", 31 0, L_000002256da29e20;  1 drivers
v000002256da0ccd0_0 .net *"_ivl_38", 31 0, L_000002256da2a910;  1 drivers
v000002256da0c870_0 .net *"_ivl_41", 0 0, L_000002256da28e00;  1 drivers
v000002256da0cc30_0 .net *"_ivl_42", 0 0, L_000002256da2a440;  1 drivers
v000002256da0ce10_0 .net *"_ivl_45", 0 0, L_000002256da28ea0;  1 drivers
v000002256da0ae30_0 .net *"_ivl_46", 0 0, L_000002256da29f00;  1 drivers
v000002256da0ceb0_0 .net *"_ivl_49", 0 0, L_000002256da22320;  1 drivers
v000002256da0cf50_0 .net *"_ivl_5", 0 0, L_000002256da29080;  1 drivers
v000002256da0aed0_0 .net *"_ivl_50", 0 0, L_000002256da2aad0;  1 drivers
v000002256da0b010_0 .net *"_ivl_52", 0 0, L_000002256da2b010;  1 drivers
v000002256da0b290_0 .net *"_ivl_54", 31 0, L_000002256da23860;  1 drivers
v000002256da0d130_0 .net *"_ivl_56", 31 0, L_000002256da29870;  1 drivers
v000002256da0cff0_0 .net *"_ivl_58", 31 0, L_000002256da2a8a0;  1 drivers
v000002256da0b330_0 .net *"_ivl_6", 0 0, L_000002256d962780;  1 drivers
v000002256da0b3d0_0 .net *"_ivl_61", 0 0, L_000002256da225a0;  1 drivers
v000002256da0b5b0_0 .net *"_ivl_62", 0 0, L_000002256da2aa60;  1 drivers
v000002256da0b830_0 .net *"_ivl_65", 0 0, L_000002256da23b80;  1 drivers
v000002256da0b970_0 .net *"_ivl_66", 0 0, L_000002256da2a9f0;  1 drivers
v000002256da0ba10_0 .net *"_ivl_69", 0 0, L_000002256da22280;  1 drivers
v000002256da0bab0_0 .net *"_ivl_70", 0 0, L_000002256da2aec0;  1 drivers
v000002256da0bdd0_0 .net *"_ivl_72", 31 0, L_000002256da21ce0;  1 drivers
v000002256da0be70_0 .net *"_ivl_74", 31 0, L_000002256da29720;  1 drivers
v000002256da0bf10_0 .net *"_ivl_76", 31 0, L_000002256da2ab40;  1 drivers
v000002256da0bfb0_0 .net *"_ivl_79", 0 0, L_000002256da23400;  1 drivers
v000002256da0d950_0 .net *"_ivl_8", 0 0, L_000002256d9627f0;  1 drivers
v000002256da0d8b0_0 .net *"_ivl_81", 0 0, L_000002256da23ae0;  1 drivers
v000002256da0d9f0_0 .net *"_ivl_82", 0 0, L_000002256da29a30;  1 drivers
v000002256da0fcf0_0 .net *"_ivl_84", 0 0, L_000002256da2a750;  1 drivers
v000002256da0fb10_0 .net *"_ivl_87", 0 0, L_000002256da22fa0;  1 drivers
v000002256da0f2f0_0 .net *"_ivl_88", 0 0, L_000002256da29790;  1 drivers
v000002256da0f070_0 .net *"_ivl_90", 0 0, L_000002256da2ade0;  1 drivers
v000002256da0def0_0 .net *"_ivl_92", 31 0, L_000002256da22a00;  1 drivers
v000002256da0e170_0 .net *"_ivl_94", 31 0, L_000002256da2af30;  1 drivers
v000002256da0dc70_0 .net "ina", 31 0, L_000002256da23cc0;  1 drivers
v000002256da0f1b0_0 .net "inb", 31 0, L_000002256da22140;  alias, 1 drivers
v000002256da0d770_0 .net "inc", 31 0, v000002256da0b6f0_0;  alias, 1 drivers
v000002256da0e530_0 .net "ind", 31 0, L_000002256da23ea0;  alias, 1 drivers
v000002256da0f110_0 .net "ine", 31 0, v000002256d9f50f0_0;  alias, 1 drivers
L_000002256da400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002256da0da90_0 .net "inf", 31 0, L_000002256da400d0;  1 drivers
L_000002256da40118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002256da0e850_0 .net "ing", 31 0, L_000002256da40118;  1 drivers
L_000002256da40160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002256da0ef30_0 .net "inh", 31 0, L_000002256da40160;  1 drivers
v000002256da0d590_0 .net "out", 31 0, L_000002256da2afa0;  alias, 1 drivers
v000002256da0edf0_0 .net "sel", 2 0, L_000002256da23900;  alias, 1 drivers
L_000002256da29260 .part L_000002256da23900, 2, 1;
L_000002256da29080 .part L_000002256da23900, 1, 1;
L_000002256da28f40 .part L_000002256da23900, 0, 1;
LS_000002256da28fe0_0_0 .concat [ 1 1 1 1], L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90;
LS_000002256da28fe0_0_4 .concat [ 1 1 1 1], L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90;
LS_000002256da28fe0_0_8 .concat [ 1 1 1 1], L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90;
LS_000002256da28fe0_0_12 .concat [ 1 1 1 1], L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90;
LS_000002256da28fe0_0_16 .concat [ 1 1 1 1], L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90;
LS_000002256da28fe0_0_20 .concat [ 1 1 1 1], L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90;
LS_000002256da28fe0_0_24 .concat [ 1 1 1 1], L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90;
LS_000002256da28fe0_0_28 .concat [ 1 1 1 1], L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90, L_000002256d8fed90;
LS_000002256da28fe0_1_0 .concat [ 4 4 4 4], LS_000002256da28fe0_0_0, LS_000002256da28fe0_0_4, LS_000002256da28fe0_0_8, LS_000002256da28fe0_0_12;
LS_000002256da28fe0_1_4 .concat [ 4 4 4 4], LS_000002256da28fe0_0_16, LS_000002256da28fe0_0_20, LS_000002256da28fe0_0_24, LS_000002256da28fe0_0_28;
L_000002256da28fe0 .concat [ 16 16 0 0], LS_000002256da28fe0_1_0, LS_000002256da28fe0_1_4;
L_000002256da29300 .part L_000002256da23900, 2, 1;
L_000002256da293a0 .part L_000002256da23900, 1, 1;
L_000002256da29440 .part L_000002256da23900, 0, 1;
LS_000002256da29120_0_0 .concat [ 1 1 1 1], L_000002256da2a830, L_000002256da2a830, L_000002256da2a830, L_000002256da2a830;
LS_000002256da29120_0_4 .concat [ 1 1 1 1], L_000002256da2a830, L_000002256da2a830, L_000002256da2a830, L_000002256da2a830;
LS_000002256da29120_0_8 .concat [ 1 1 1 1], L_000002256da2a830, L_000002256da2a830, L_000002256da2a830, L_000002256da2a830;
LS_000002256da29120_0_12 .concat [ 1 1 1 1], L_000002256da2a830, L_000002256da2a830, L_000002256da2a830, L_000002256da2a830;
LS_000002256da29120_0_16 .concat [ 1 1 1 1], L_000002256da2a830, L_000002256da2a830, L_000002256da2a830, L_000002256da2a830;
LS_000002256da29120_0_20 .concat [ 1 1 1 1], L_000002256da2a830, L_000002256da2a830, L_000002256da2a830, L_000002256da2a830;
LS_000002256da29120_0_24 .concat [ 1 1 1 1], L_000002256da2a830, L_000002256da2a830, L_000002256da2a830, L_000002256da2a830;
LS_000002256da29120_0_28 .concat [ 1 1 1 1], L_000002256da2a830, L_000002256da2a830, L_000002256da2a830, L_000002256da2a830;
LS_000002256da29120_1_0 .concat [ 4 4 4 4], LS_000002256da29120_0_0, LS_000002256da29120_0_4, LS_000002256da29120_0_8, LS_000002256da29120_0_12;
LS_000002256da29120_1_4 .concat [ 4 4 4 4], LS_000002256da29120_0_16, LS_000002256da29120_0_20, LS_000002256da29120_0_24, LS_000002256da29120_0_28;
L_000002256da29120 .concat [ 16 16 0 0], LS_000002256da29120_1_0, LS_000002256da29120_1_4;
L_000002256da28e00 .part L_000002256da23900, 2, 1;
L_000002256da28ea0 .part L_000002256da23900, 1, 1;
L_000002256da22320 .part L_000002256da23900, 0, 1;
LS_000002256da23860_0_0 .concat [ 1 1 1 1], L_000002256da2b010, L_000002256da2b010, L_000002256da2b010, L_000002256da2b010;
LS_000002256da23860_0_4 .concat [ 1 1 1 1], L_000002256da2b010, L_000002256da2b010, L_000002256da2b010, L_000002256da2b010;
LS_000002256da23860_0_8 .concat [ 1 1 1 1], L_000002256da2b010, L_000002256da2b010, L_000002256da2b010, L_000002256da2b010;
LS_000002256da23860_0_12 .concat [ 1 1 1 1], L_000002256da2b010, L_000002256da2b010, L_000002256da2b010, L_000002256da2b010;
LS_000002256da23860_0_16 .concat [ 1 1 1 1], L_000002256da2b010, L_000002256da2b010, L_000002256da2b010, L_000002256da2b010;
LS_000002256da23860_0_20 .concat [ 1 1 1 1], L_000002256da2b010, L_000002256da2b010, L_000002256da2b010, L_000002256da2b010;
LS_000002256da23860_0_24 .concat [ 1 1 1 1], L_000002256da2b010, L_000002256da2b010, L_000002256da2b010, L_000002256da2b010;
LS_000002256da23860_0_28 .concat [ 1 1 1 1], L_000002256da2b010, L_000002256da2b010, L_000002256da2b010, L_000002256da2b010;
LS_000002256da23860_1_0 .concat [ 4 4 4 4], LS_000002256da23860_0_0, LS_000002256da23860_0_4, LS_000002256da23860_0_8, LS_000002256da23860_0_12;
LS_000002256da23860_1_4 .concat [ 4 4 4 4], LS_000002256da23860_0_16, LS_000002256da23860_0_20, LS_000002256da23860_0_24, LS_000002256da23860_0_28;
L_000002256da23860 .concat [ 16 16 0 0], LS_000002256da23860_1_0, LS_000002256da23860_1_4;
L_000002256da225a0 .part L_000002256da23900, 2, 1;
L_000002256da23b80 .part L_000002256da23900, 1, 1;
L_000002256da22280 .part L_000002256da23900, 0, 1;
LS_000002256da21ce0_0_0 .concat [ 1 1 1 1], L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0;
LS_000002256da21ce0_0_4 .concat [ 1 1 1 1], L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0;
LS_000002256da21ce0_0_8 .concat [ 1 1 1 1], L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0;
LS_000002256da21ce0_0_12 .concat [ 1 1 1 1], L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0;
LS_000002256da21ce0_0_16 .concat [ 1 1 1 1], L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0;
LS_000002256da21ce0_0_20 .concat [ 1 1 1 1], L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0;
LS_000002256da21ce0_0_24 .concat [ 1 1 1 1], L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0;
LS_000002256da21ce0_0_28 .concat [ 1 1 1 1], L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0, L_000002256da2aec0;
LS_000002256da21ce0_1_0 .concat [ 4 4 4 4], LS_000002256da21ce0_0_0, LS_000002256da21ce0_0_4, LS_000002256da21ce0_0_8, LS_000002256da21ce0_0_12;
LS_000002256da21ce0_1_4 .concat [ 4 4 4 4], LS_000002256da21ce0_0_16, LS_000002256da21ce0_0_20, LS_000002256da21ce0_0_24, LS_000002256da21ce0_0_28;
L_000002256da21ce0 .concat [ 16 16 0 0], LS_000002256da21ce0_1_0, LS_000002256da21ce0_1_4;
L_000002256da23400 .part L_000002256da23900, 2, 1;
L_000002256da23ae0 .part L_000002256da23900, 1, 1;
L_000002256da22fa0 .part L_000002256da23900, 0, 1;
LS_000002256da22a00_0_0 .concat [ 1 1 1 1], L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0;
LS_000002256da22a00_0_4 .concat [ 1 1 1 1], L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0;
LS_000002256da22a00_0_8 .concat [ 1 1 1 1], L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0;
LS_000002256da22a00_0_12 .concat [ 1 1 1 1], L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0;
LS_000002256da22a00_0_16 .concat [ 1 1 1 1], L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0;
LS_000002256da22a00_0_20 .concat [ 1 1 1 1], L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0;
LS_000002256da22a00_0_24 .concat [ 1 1 1 1], L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0;
LS_000002256da22a00_0_28 .concat [ 1 1 1 1], L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0, L_000002256da2ade0;
LS_000002256da22a00_1_0 .concat [ 4 4 4 4], LS_000002256da22a00_0_0, LS_000002256da22a00_0_4, LS_000002256da22a00_0_8, LS_000002256da22a00_0_12;
LS_000002256da22a00_1_4 .concat [ 4 4 4 4], LS_000002256da22a00_0_16, LS_000002256da22a00_0_20, LS_000002256da22a00_0_24, LS_000002256da22a00_0_28;
L_000002256da22a00 .concat [ 16 16 0 0], LS_000002256da22a00_1_0, LS_000002256da22a00_1_4;
S_000002256d9f0510 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002256da0e5d0_0 .net "Write_Data", 31 0, v000002256d9e3ab0_0;  alias, 1 drivers
v000002256da0e030_0 .net "addr", 31 0, v000002256d9e2a70_0;  alias, 1 drivers
v000002256da0df90_0 .net "clk", 0 0, L_000002256d960b10;  alias, 1 drivers
v000002256da0ec10_0 .net "mem_out", 31 0, v000002256da0f610_0;  alias, 1 drivers
v000002256da0f7f0_0 .net "mem_read", 0 0, v000002256d9e4190_0;  alias, 1 drivers
v000002256da0e0d0_0 .net "mem_write", 0 0, v000002256d9e2250_0;  alias, 1 drivers
S_000002256d9efed0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002256d9f0510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002256da0e3f0 .array "DataMem", 1023 0, 31 0;
v000002256da0f570_0 .net "Data_In", 31 0, v000002256d9e3ab0_0;  alias, 1 drivers
v000002256da0f610_0 .var "Data_Out", 31 0;
v000002256da0e990_0 .net "Write_en", 0 0, v000002256d9e2250_0;  alias, 1 drivers
v000002256da0ddb0_0 .net "addr", 31 0, v000002256d9e2a70_0;  alias, 1 drivers
v000002256da0f6b0_0 .net "clk", 0 0, L_000002256d960b10;  alias, 1 drivers
v000002256da0de50_0 .var/i "i", 31 0;
S_000002256d9f1000 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002256da1cf70 .param/l "add" 0 9 6, C4<000000100000>;
P_000002256da1cfa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002256da1cfe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002256da1d018 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002256da1d050 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002256da1d088 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002256da1d0c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002256da1d0f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002256da1d130 .param/l "j" 0 9 19, C4<000010000000>;
P_000002256da1d168 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002256da1d1a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002256da1d1d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002256da1d210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002256da1d248 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002256da1d280 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002256da1d2b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002256da1d2f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002256da1d328 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002256da1d360 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002256da1d398 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002256da1d3d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002256da1d408 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002256da1d440 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002256da1d478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002256da1d4b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002256da0e210_0 .net "MEM_ALU_OUT", 31 0, v000002256d9e2a70_0;  alias, 1 drivers
v000002256da0f890_0 .net "MEM_Data_mem_out", 31 0, v000002256da0f610_0;  alias, 1 drivers
v000002256da0fa70_0 .net "MEM_memread", 0 0, v000002256d9e4190_0;  alias, 1 drivers
v000002256da0e2b0_0 .net "MEM_opcode", 11 0, v000002256d9e2570_0;  alias, 1 drivers
v000002256da0f930_0 .net "MEM_rd_ind", 4 0, v000002256d9e1fd0_0;  alias, 1 drivers
v000002256da0f9d0_0 .net "MEM_rd_indzero", 0 0, v000002256d9e2750_0;  alias, 1 drivers
v000002256da0ea30_0 .net "MEM_regwrite", 0 0, v000002256d9e4550_0;  alias, 1 drivers
v000002256da0fbb0_0 .var "WB_ALU_OUT", 31 0;
v000002256da0e490_0 .var "WB_Data_mem_out", 31 0;
v000002256da0ee90_0 .var "WB_memread", 0 0;
v000002256da0ead0_0 .var "WB_rd_ind", 4 0;
v000002256da0eb70_0 .var "WB_rd_indzero", 0 0;
v000002256da0e670_0 .var "WB_regwrite", 0 0;
v000002256da0fc50_0 .net "clk", 0 0, L_000002256da34c00;  1 drivers
v000002256da0d630_0 .var "hlt", 0 0;
v000002256da0e8f0_0 .net "rst", 0 0, v000002256da276e0_0;  alias, 1 drivers
E_000002256d96d800 .event posedge, v000002256d9e3470_0, v000002256da0fc50_0;
S_000002256d9f1960 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000002256d7b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002256da34d50 .functor AND 32, v000002256da0e490_0, L_000002256da9d970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da34ce0 .functor NOT 1, v000002256da0ee90_0, C4<0>, C4<0>, C4<0>;
L_000002256da34dc0 .functor AND 32, v000002256da0fbb0_0, L_000002256da9ed70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002256da34c70 .functor OR 32, L_000002256da34d50, L_000002256da34dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002256da0ecb0_0 .net "Write_Data_RegFile", 31 0, L_000002256da34c70;  alias, 1 drivers
v000002256da0e710_0 .net *"_ivl_0", 31 0, L_000002256da9d970;  1 drivers
v000002256da0e7b0_0 .net *"_ivl_2", 31 0, L_000002256da34d50;  1 drivers
v000002256da0ed50_0 .net *"_ivl_4", 0 0, L_000002256da34ce0;  1 drivers
v000002256da0d6d0_0 .net *"_ivl_6", 31 0, L_000002256da9ed70;  1 drivers
v000002256da11410_0 .net *"_ivl_8", 31 0, L_000002256da34dc0;  1 drivers
v000002256da11a50_0 .net "alu_out", 31 0, v000002256da0fbb0_0;  alias, 1 drivers
v000002256da10330_0 .net "mem_out", 31 0, v000002256da0e490_0;  alias, 1 drivers
v000002256da10bf0_0 .net "mem_read", 0 0, v000002256da0ee90_0;  alias, 1 drivers
LS_000002256da9d970_0_0 .concat [ 1 1 1 1], v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0;
LS_000002256da9d970_0_4 .concat [ 1 1 1 1], v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0;
LS_000002256da9d970_0_8 .concat [ 1 1 1 1], v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0;
LS_000002256da9d970_0_12 .concat [ 1 1 1 1], v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0;
LS_000002256da9d970_0_16 .concat [ 1 1 1 1], v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0;
LS_000002256da9d970_0_20 .concat [ 1 1 1 1], v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0;
LS_000002256da9d970_0_24 .concat [ 1 1 1 1], v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0;
LS_000002256da9d970_0_28 .concat [ 1 1 1 1], v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0, v000002256da0ee90_0;
LS_000002256da9d970_1_0 .concat [ 4 4 4 4], LS_000002256da9d970_0_0, LS_000002256da9d970_0_4, LS_000002256da9d970_0_8, LS_000002256da9d970_0_12;
LS_000002256da9d970_1_4 .concat [ 4 4 4 4], LS_000002256da9d970_0_16, LS_000002256da9d970_0_20, LS_000002256da9d970_0_24, LS_000002256da9d970_0_28;
L_000002256da9d970 .concat [ 16 16 0 0], LS_000002256da9d970_1_0, LS_000002256da9d970_1_4;
LS_000002256da9ed70_0_0 .concat [ 1 1 1 1], L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0;
LS_000002256da9ed70_0_4 .concat [ 1 1 1 1], L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0;
LS_000002256da9ed70_0_8 .concat [ 1 1 1 1], L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0;
LS_000002256da9ed70_0_12 .concat [ 1 1 1 1], L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0;
LS_000002256da9ed70_0_16 .concat [ 1 1 1 1], L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0;
LS_000002256da9ed70_0_20 .concat [ 1 1 1 1], L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0;
LS_000002256da9ed70_0_24 .concat [ 1 1 1 1], L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0;
LS_000002256da9ed70_0_28 .concat [ 1 1 1 1], L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0, L_000002256da34ce0;
LS_000002256da9ed70_1_0 .concat [ 4 4 4 4], LS_000002256da9ed70_0_0, LS_000002256da9ed70_0_4, LS_000002256da9ed70_0_8, LS_000002256da9ed70_0_12;
LS_000002256da9ed70_1_4 .concat [ 4 4 4 4], LS_000002256da9ed70_0_16, LS_000002256da9ed70_0_20, LS_000002256da9ed70_0_24, LS_000002256da9ed70_0_28;
L_000002256da9ed70 .concat [ 16 16 0 0], LS_000002256da9ed70_1_0, LS_000002256da9ed70_1_4;
    .scope S_000002256d9f1640;
T_0 ;
    %wait E_000002256d96ba80;
    %load/vec4 v000002256da0b510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002256da0b6f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002256da0bd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002256da0c2d0_0;
    %assign/vec4 v000002256da0b6f0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002256d9f0380;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002256da0ca50_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002256da0ca50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002256da0ca50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %load/vec4 v000002256da0ca50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002256da0ca50_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0c550, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002256d9f14b0;
T_2 ;
    %wait E_000002256d96d200;
    %load/vec4 v000002256da0d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002256d9fb140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9fa100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256da0d4f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256da0d310_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256da0b8d0_0, 0;
    %assign/vec4 v000002256da0c410_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002256da0c910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002256da0bbf0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002256d9fb140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9fa100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256da0d4f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256da0d310_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256da0b8d0_0, 0;
    %assign/vec4 v000002256da0c410_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002256da0c910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002256da0bc90_0;
    %assign/vec4 v000002256d9fa100_0, 0;
    %load/vec4 v000002256da0b470_0;
    %assign/vec4 v000002256d9fb140_0, 0;
    %load/vec4 v000002256da0bc90_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002256da0d310_0, 0;
    %load/vec4 v000002256da0bc90_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002256da0c410_0, 4, 5;
    %load/vec4 v000002256da0bc90_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002256da0bc90_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002256da0c410_0, 4, 5;
    %load/vec4 v000002256da0bc90_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002256da0bc90_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002256da0bc90_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002256da0bc90_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002256da0bc90_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002256da0bc90_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002256da0b8d0_0, 0;
    %load/vec4 v000002256da0bc90_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002256da0bc90_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002256da0d4f0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002256da0bc90_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002256da0d4f0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002256da0bc90_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002256da0d4f0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002256d9f1190;
T_3 ;
    %wait E_000002256d96ba80;
    %load/vec4 v000002256d9f66e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002256d9f89e0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002256d9f89e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002256d9f89e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256d9f8c60, 0, 4;
    %load/vec4 v000002256d9f89e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002256d9f89e0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002256d9f8a80_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002256d9f8620_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002256d9f8580_0;
    %load/vec4 v000002256d9f8a80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256d9f8c60, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256d9f8c60, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002256d9f1190;
T_4 ;
    %wait E_000002256d96c380;
    %load/vec4 v000002256d9f8a80_0;
    %load/vec4 v000002256d9f7fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002256d9f8a80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002256d9f8620_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002256d9f8580_0;
    %assign/vec4 v000002256d9f8940_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002256d9f7fe0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002256d9f8c60, 4;
    %assign/vec4 v000002256d9f8940_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002256d9f1190;
T_5 ;
    %wait E_000002256d96c380;
    %load/vec4 v000002256d9f8a80_0;
    %load/vec4 v000002256d9f84e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002256d9f8a80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002256d9f8620_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002256d9f8580_0;
    %assign/vec4 v000002256d9f7f40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002256d9f84e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002256d9f8c60, 4;
    %assign/vec4 v000002256d9f7f40_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002256d9f1190;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002256d9efbb0;
    %jmp t_0;
    .scope S_000002256d9efbb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002256d9f7860_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002256d9f7860_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002256d9f7860_0;
    %ix/getv/s 4, v000002256d9f7860_0;
    %load/vec4a v000002256d9f8c60, 4;
    %ix/getv/s 4, v000002256d9f7860_0;
    %load/vec4a v000002256d9f8c60, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002256d9f7860_0;
    %addi 1, 0, 32;
    %store/vec4 v000002256d9f7860_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002256d9f1190;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002256d9f17d0;
T_7 ;
    %wait E_000002256d96bec0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002256d9f7720_0, 0, 32;
    %load/vec4 v000002256d9f7180_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002256d9f7180_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002256d9f8bc0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002256d9f7720_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002256d9f7180_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002256d9f7180_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002256d9f7180_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002256d9f8bc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002256d9f7720_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002256d9f8bc0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002256d9f8bc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002256d9f7720_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002256d9f1320;
T_8 ;
    %wait E_000002256d96ba80;
    %load/vec4 v000002256d9fdc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002256d9fc220_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002256d9fbe60_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002256d9fbe60_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002256d9fc220_0;
    %load/vec4 v000002256d9fdd00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002256d9fc220_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002256d9fc220_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002256d9fc220_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002256d9fc220_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002256d9fc220_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002256d9fc220_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002256d9f1320;
T_9 ;
    %wait E_000002256d96ba80;
    %load/vec4 v000002256d9fdc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9fce00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002256d9fbbe0_0;
    %assign/vec4 v000002256d9fce00_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002256d9f09c0;
T_10 ;
    %wait E_000002256d96bb00;
    %load/vec4 v000002256d9fe5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002256d9fe160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002256d9fdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9fe020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002256d9fd300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002256d9fd4e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002256d9fc860_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002256d9fcf40_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002256d9fd800_0;
    %load/vec4 v000002256d9fcea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002256d9fd940_0;
    %load/vec4 v000002256d9fcea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002256d9fcfe0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002256d9fd1c0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002256d9fd800_0;
    %load/vec4 v000002256d9fd120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002256d9fd940_0;
    %load/vec4 v000002256d9fd120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9fe160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9fdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9fe020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002256d9fd300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9fd4e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002256d9fd760_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9fe160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002256d9fdf80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002256d9fe020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9fd300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9fd4e0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002256d9fe160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002256d9fdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9fe020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9fd300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9fd4e0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002256d9f06a0;
T_11 ;
    %wait E_000002256d96bf00;
    %load/vec4 v000002256d9f28f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002256d9f1ef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f2df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f23f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f3e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f2a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f3110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f4150_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f2cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f2b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f2c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f2f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f2fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f3250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f3f70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f2ad0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256d9f3750_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256d9f31b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256d9f22b0_0, 0;
    %assign/vec4 v000002256d9f3570_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002256d9f4010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002256d9f1bd0_0;
    %assign/vec4 v000002256d9f3570_0, 0;
    %load/vec4 v000002256d9f3cf0_0;
    %assign/vec4 v000002256d9f22b0_0, 0;
    %load/vec4 v000002256d9f3b10_0;
    %assign/vec4 v000002256d9f31b0_0, 0;
    %load/vec4 v000002256d9f1c70_0;
    %assign/vec4 v000002256d9f3750_0, 0;
    %load/vec4 v000002256d9f2490_0;
    %assign/vec4 v000002256d9f2ad0_0, 0;
    %load/vec4 v000002256d9f3390_0;
    %assign/vec4 v000002256d9f3f70_0, 0;
    %load/vec4 v000002256d9f3a70_0;
    %assign/vec4 v000002256d9f3250_0, 0;
    %load/vec4 v000002256d9f39d0_0;
    %assign/vec4 v000002256d9f2fd0_0, 0;
    %load/vec4 v000002256d9f2670_0;
    %assign/vec4 v000002256d9f2f30_0, 0;
    %load/vec4 v000002256d9f27b0_0;
    %assign/vec4 v000002256d9f2c10_0, 0;
    %load/vec4 v000002256d9f4290_0;
    %assign/vec4 v000002256d9f2b70_0, 0;
    %load/vec4 v000002256d9f2850_0;
    %assign/vec4 v000002256d9f2cb0_0, 0;
    %load/vec4 v000002256d9f3070_0;
    %assign/vec4 v000002256d9f4150_0, 0;
    %load/vec4 v000002256d9f32f0_0;
    %assign/vec4 v000002256d9f3110_0, 0;
    %load/vec4 v000002256d9f3890_0;
    %assign/vec4 v000002256d9f2a30_0, 0;
    %load/vec4 v000002256d9f34d0_0;
    %assign/vec4 v000002256d9f3e30_0, 0;
    %load/vec4 v000002256d9f3430_0;
    %assign/vec4 v000002256d9f23f0_0, 0;
    %load/vec4 v000002256d9f2710_0;
    %assign/vec4 v000002256d9f2df0_0, 0;
    %load/vec4 v000002256d9f2170_0;
    %assign/vec4 v000002256d9f1ef0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002256d9f1ef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f2df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f23f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f3e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f2a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f3110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f4150_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f2cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f2b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f2c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f2f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f2fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f3250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f3f70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f2ad0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256d9f3750_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256d9f31b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256d9f22b0_0, 0;
    %assign/vec4 v000002256d9f3570_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002256d9f0ce0;
T_12 ;
    %wait E_000002256d96ba40;
    %load/vec4 v000002256d9fbf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002256d9f5a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f50f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f5190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f4b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f5370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f52d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f5550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f4470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f5870_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f4650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f55f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f4c90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f4f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f4d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f5230_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256d9f59b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256d9f4dd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256d9f43d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002256d9f4bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f5730_0, 0;
    %assign/vec4 v000002256d9f4fb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002256d9fc4a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002256d9f3c50_0;
    %assign/vec4 v000002256d9f4fb0_0, 0;
    %load/vec4 v000002256d9f1d10_0;
    %assign/vec4 v000002256d9f5730_0, 0;
    %load/vec4 v000002256d9f54b0_0;
    %assign/vec4 v000002256d9f4bf0_0, 0;
    %load/vec4 v000002256d9f4a10_0;
    %assign/vec4 v000002256d9f43d0_0, 0;
    %load/vec4 v000002256d9f4ab0_0;
    %assign/vec4 v000002256d9f4dd0_0, 0;
    %load/vec4 v000002256d9f48d0_0;
    %assign/vec4 v000002256d9f59b0_0, 0;
    %load/vec4 v000002256d9f1db0_0;
    %assign/vec4 v000002256d9f5230_0, 0;
    %load/vec4 v000002256d9f5690_0;
    %assign/vec4 v000002256d9f4d30_0, 0;
    %load/vec4 v000002256d9f4e70_0;
    %assign/vec4 v000002256d9f4f10_0, 0;
    %load/vec4 v000002256d9f4790_0;
    %assign/vec4 v000002256d9f4c90_0, 0;
    %load/vec4 v000002256d9f5910_0;
    %assign/vec4 v000002256d9f55f0_0, 0;
    %load/vec4 v000002256d9f5050_0;
    %assign/vec4 v000002256d9f4650_0, 0;
    %load/vec4 v000002256d9f46f0_0;
    %assign/vec4 v000002256d9f5870_0, 0;
    %load/vec4 v000002256d9f45b0_0;
    %assign/vec4 v000002256d9f4470_0, 0;
    %load/vec4 v000002256d9f5410_0;
    %assign/vec4 v000002256d9f5550_0, 0;
    %load/vec4 v000002256d9f57d0_0;
    %assign/vec4 v000002256d9f52d0_0, 0;
    %load/vec4 v000002256d9f4510_0;
    %assign/vec4 v000002256d9f5370_0, 0;
    %load/vec4 v000002256d9f4830_0;
    %assign/vec4 v000002256d9f4b50_0, 0;
    %load/vec4 v000002256d9f2210_0;
    %assign/vec4 v000002256d9f5190_0, 0;
    %load/vec4 v000002256d9f1f90_0;
    %assign/vec4 v000002256d9f50f0_0, 0;
    %load/vec4 v000002256d9f4970_0;
    %assign/vec4 v000002256d9f5a50_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002256d9f5a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f50f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f5190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f4b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f5370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f52d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f5550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f4470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f5870_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f4650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f55f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9f4c90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f4f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f4d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f5230_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256d9f59b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256d9f4dd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256d9f43d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002256d9f4bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9f5730_0, 0;
    %assign/vec4 v000002256d9f4fb0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002256d7ed8a0;
T_13 ;
    %wait E_000002256d96bdc0;
    %load/vec4 v000002256d9e7200_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002256d9e7160_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002256d7f02d0;
T_14 ;
    %wait E_000002256d96c540;
    %load/vec4 v000002256d9e6bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002256d9e6a80_0;
    %pad/u 33;
    %load/vec4 v000002256d9e6c60_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002256d9e7020_0, 0;
    %assign/vec4 v000002256d9e6e40_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002256d9e6a80_0;
    %pad/u 33;
    %load/vec4 v000002256d9e6c60_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002256d9e7020_0, 0;
    %assign/vec4 v000002256d9e6e40_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002256d9e6a80_0;
    %pad/u 33;
    %load/vec4 v000002256d9e6c60_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002256d9e7020_0, 0;
    %assign/vec4 v000002256d9e6e40_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002256d9e6a80_0;
    %pad/u 33;
    %load/vec4 v000002256d9e6c60_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002256d9e7020_0, 0;
    %assign/vec4 v000002256d9e6e40_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002256d9e6a80_0;
    %pad/u 33;
    %load/vec4 v000002256d9e6c60_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002256d9e7020_0, 0;
    %assign/vec4 v000002256d9e6e40_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002256d9e6a80_0;
    %pad/u 33;
    %load/vec4 v000002256d9e6c60_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002256d9e7020_0, 0;
    %assign/vec4 v000002256d9e6e40_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002256d9e6c60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002256d9e6e40_0;
    %load/vec4 v000002256d9e6c60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002256d9e6a80_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002256d9e6c60_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002256d9e6c60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002256d9e6e40_0, 0;
    %load/vec4 v000002256d9e6a80_0;
    %ix/getv 4, v000002256d9e6c60_0;
    %shiftl 4;
    %assign/vec4 v000002256d9e7020_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002256d9e6c60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002256d9e6e40_0;
    %load/vec4 v000002256d9e6c60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002256d9e6a80_0;
    %load/vec4 v000002256d9e6c60_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002256d9e6c60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002256d9e6e40_0, 0;
    %load/vec4 v000002256d9e6a80_0;
    %ix/getv 4, v000002256d9e6c60_0;
    %shiftr 4;
    %assign/vec4 v000002256d9e7020_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9e6e40_0, 0;
    %load/vec4 v000002256d9e6a80_0;
    %load/vec4 v000002256d9e6c60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002256d9e7020_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002256d9e6e40_0, 0;
    %load/vec4 v000002256d9e6c60_0;
    %load/vec4 v000002256d9e6a80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002256d9e7020_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002256d736b50;
T_15 ;
    %wait E_000002256d96c2c0;
    %load/vec4 v000002256d9e3470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002256d9e2750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9e4550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9e2250_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256d9e4190_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002256d9e2570_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256d9e1fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256d9e3ab0_0, 0;
    %assign/vec4 v000002256d9e2a70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002256d906e60_0;
    %assign/vec4 v000002256d9e2a70_0, 0;
    %load/vec4 v000002256d9e44b0_0;
    %assign/vec4 v000002256d9e3ab0_0, 0;
    %load/vec4 v000002256d9e2930_0;
    %assign/vec4 v000002256d9e1fd0_0, 0;
    %load/vec4 v000002256d8f06c0_0;
    %assign/vec4 v000002256d9e2570_0, 0;
    %load/vec4 v000002256d9068c0_0;
    %assign/vec4 v000002256d9e4190_0, 0;
    %load/vec4 v000002256d8efe00_0;
    %assign/vec4 v000002256d9e2250_0, 0;
    %load/vec4 v000002256d9e3a10_0;
    %assign/vec4 v000002256d9e4550_0, 0;
    %load/vec4 v000002256d9e4370_0;
    %assign/vec4 v000002256d9e2750_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002256d9efed0;
T_16 ;
    %wait E_000002256d96c380;
    %load/vec4 v000002256da0e990_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002256da0f570_0;
    %load/vec4 v000002256da0ddb0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002256d9efed0;
T_17 ;
    %wait E_000002256d96c380;
    %load/vec4 v000002256da0ddb0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002256da0e3f0, 4;
    %assign/vec4 v000002256da0f610_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002256d9efed0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002256da0de50_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002256da0de50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002256da0de50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %load/vec4 v000002256da0de50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002256da0de50_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002256da0e3f0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002256d9efed0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002256da0de50_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002256da0de50_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002256da0de50_0;
    %load/vec4a v000002256da0e3f0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002256da0de50_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002256da0de50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002256da0de50_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002256d9f1000;
T_20 ;
    %wait E_000002256d96d800;
    %load/vec4 v000002256da0e8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002256da0eb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256da0d630_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256da0e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002256da0ee90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002256da0ead0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002256da0e490_0, 0;
    %assign/vec4 v000002256da0fbb0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002256da0e210_0;
    %assign/vec4 v000002256da0fbb0_0, 0;
    %load/vec4 v000002256da0f890_0;
    %assign/vec4 v000002256da0e490_0, 0;
    %load/vec4 v000002256da0fa70_0;
    %assign/vec4 v000002256da0ee90_0, 0;
    %load/vec4 v000002256da0f930_0;
    %assign/vec4 v000002256da0ead0_0, 0;
    %load/vec4 v000002256da0ea30_0;
    %assign/vec4 v000002256da0e670_0, 0;
    %load/vec4 v000002256da0f9d0_0;
    %assign/vec4 v000002256da0eb70_0, 0;
    %load/vec4 v000002256da0e2b0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002256da0d630_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002256d7b9f50;
T_21 ;
    %wait E_000002256d96c280;
    %load/vec4 v000002256da26c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002256da284a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002256da284a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002256da284a0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002256d98cc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002256da27640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002256da276e0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002256d98cc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002256da27640_0;
    %inv;
    %assign/vec4 v000002256da27640_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002256d98cc30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./RemoveDuplicates/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002256da276e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002256da276e0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002256da27960_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
