# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 11:24:51  March 03, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		tempproject_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name TOP_LEVEL_ENTITY tempproject
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:24:51  MARCH 03, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/ram.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/ram_alt_mem_ddrx_controller_top.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_controller.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_addr_cmd.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_addr_cmd_wrap.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_controller_st_top.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_ddr2_odt_gen.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_ddr3_odt_gen.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_lpddr2_addr_cmd.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_odt_gen.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_rdwr_data_tmg.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_arbiter.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_burst_gen.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_cmd_gen.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_csr.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_buffer.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_buffer_manager.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_burst_tracking.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_dataid_manager.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_fifo.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_list.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_rdata_path.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_wdata_path.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_define.iv"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_ecc_decoder.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_ecc_decoder_32_syn.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_ecc_decoder_64_syn.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_ecc_encoder.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_ecc_encoder_32_syn.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_ecc_encoder_64_syn.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_input_if.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_mm_st_converter.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_rank_timer.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_sideband.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_tbp.v"
set_global_assignment -name VERILOG_FILE "D:/Projects/FPGA/USB3_to_DA/iptb_ddr2_high_performance_controller_temp3808683145124220584/alt_mem_ddrx_timing_param.v"
set_global_assignment -name SEARCH_PATH "D:/Apps/Altera/13.1/ip/altera/ddr2_high_perf/lib/"