{
  "design": {
    "design_info": {
      "boundary_crc": "0x8E10939700FE4029",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../project.gen/sources_1/bd/bd_0",
      "name": "bd_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "hls_inst": ""
    },
    "interface_ports": {
      "m_axi_gmem1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000.0"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "const_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          }
        },
        "memory_map_ref": "m_axi_gmem1",
        "port_maps": {
          "AWID": {
            "physical_name": "m_axi_gmem1_awid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "m_axi_gmem1_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "m_axi_gmem1_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "m_axi_gmem1_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "m_axi_gmem1_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "m_axi_gmem1_awlock",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "m_axi_gmem1_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "m_axi_gmem1_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "m_axi_gmem1_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "m_axi_gmem1_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "m_axi_gmem1_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "m_axi_gmem1_awready",
            "direction": "I"
          },
          "WID": {
            "physical_name": "m_axi_gmem1_wid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "m_axi_gmem1_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "m_axi_gmem1_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "m_axi_gmem1_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "m_axi_gmem1_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "m_axi_gmem1_wready",
            "direction": "I"
          },
          "BID": {
            "physical_name": "m_axi_gmem1_bid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "m_axi_gmem1_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "m_axi_gmem1_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "m_axi_gmem1_bready",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "m_axi_gmem1_arid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "m_axi_gmem1_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "m_axi_gmem1_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "m_axi_gmem1_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "m_axi_gmem1_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "m_axi_gmem1_arlock",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "m_axi_gmem1_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "m_axi_gmem1_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "m_axi_gmem1_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "m_axi_gmem1_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "m_axi_gmem1_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "m_axi_gmem1_arready",
            "direction": "I"
          },
          "RID": {
            "physical_name": "m_axi_gmem1_rid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "m_axi_gmem1_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "m_axi_gmem1_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "m_axi_gmem1_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "m_axi_gmem1_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "m_axi_gmem1_rready",
            "direction": "O"
          }
        }
      },
      "m_axi_gmem2": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000.0"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "const_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "WRITE_ONLY"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          }
        },
        "memory_map_ref": "m_axi_gmem2",
        "port_maps": {
          "AWID": {
            "physical_name": "m_axi_gmem2_awid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "m_axi_gmem2_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "m_axi_gmem2_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "m_axi_gmem2_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "m_axi_gmem2_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "m_axi_gmem2_awlock",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "m_axi_gmem2_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "m_axi_gmem2_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "m_axi_gmem2_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "m_axi_gmem2_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "m_axi_gmem2_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "m_axi_gmem2_awready",
            "direction": "I"
          },
          "WID": {
            "physical_name": "m_axi_gmem2_wid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "m_axi_gmem2_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "m_axi_gmem2_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "m_axi_gmem2_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "m_axi_gmem2_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "m_axi_gmem2_wready",
            "direction": "I"
          },
          "BID": {
            "physical_name": "m_axi_gmem2_bid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "m_axi_gmem2_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "m_axi_gmem2_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "m_axi_gmem2_bready",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "m_axi_gmem2_arid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "m_axi_gmem2_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "m_axi_gmem2_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "m_axi_gmem2_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "m_axi_gmem2_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "m_axi_gmem2_arlock",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "m_axi_gmem2_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "m_axi_gmem2_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "m_axi_gmem2_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "m_axi_gmem2_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "m_axi_gmem2_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "m_axi_gmem2_arready",
            "direction": "I"
          },
          "RID": {
            "physical_name": "m_axi_gmem2_rid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "m_axi_gmem2_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "m_axi_gmem2_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "m_axi_gmem2_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "m_axi_gmem2_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "m_axi_gmem2_rready",
            "direction": "O"
          }
        }
      },
      "m_axi_gmem3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000.0"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "const_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "WRITE_ONLY"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          }
        },
        "memory_map_ref": "m_axi_gmem3",
        "port_maps": {
          "AWID": {
            "physical_name": "m_axi_gmem3_awid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "m_axi_gmem3_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "m_axi_gmem3_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "m_axi_gmem3_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "m_axi_gmem3_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "m_axi_gmem3_awlock",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "m_axi_gmem3_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "m_axi_gmem3_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "m_axi_gmem3_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "m_axi_gmem3_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "m_axi_gmem3_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "m_axi_gmem3_awready",
            "direction": "I"
          },
          "WID": {
            "physical_name": "m_axi_gmem3_wid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "m_axi_gmem3_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "m_axi_gmem3_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "m_axi_gmem3_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "m_axi_gmem3_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "m_axi_gmem3_wready",
            "direction": "I"
          },
          "BID": {
            "physical_name": "m_axi_gmem3_bid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "m_axi_gmem3_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "m_axi_gmem3_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "m_axi_gmem3_bready",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "m_axi_gmem3_arid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "m_axi_gmem3_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "m_axi_gmem3_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "m_axi_gmem3_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "m_axi_gmem3_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "m_axi_gmem3_arlock",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "m_axi_gmem3_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "m_axi_gmem3_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "m_axi_gmem3_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "m_axi_gmem3_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "m_axi_gmem3_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "m_axi_gmem3_arready",
            "direction": "I"
          },
          "RID": {
            "physical_name": "m_axi_gmem3_rid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "m_axi_gmem3_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "m_axi_gmem3_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "m_axi_gmem3_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "m_axi_gmem3_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "m_axi_gmem3_rready",
            "direction": "O"
          }
        }
      },
      "s_axi_control": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000.0"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "s_axi_control",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "s_axi_control_awaddr",
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "s_axi_control_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "s_axi_control_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "s_axi_control_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "s_axi_control_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "s_axi_control_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "s_axi_control_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "s_axi_control_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "s_axi_control_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "s_axi_control_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "s_axi_control_araddr",
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "s_axi_control_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "s_axi_control_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "s_axi_control_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "s_axi_control_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "s_axi_control_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "s_axi_control_rready",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "ap_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:s_axi_control",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "ap_rst_n",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000.0"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ap_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "interrupt": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "hls_inst": {
        "vlnv": "xilinx.com:hls:sobel_resize_accel:1.0",
        "ip_revision": "2113646945",
        "xci_name": "bd_0_hls_inst_0",
        "xci_path": "ip/bd_0_hls_inst_0/bd_0_hls_inst_0.xci",
        "inst_hier_path": "hls_inst",
        "interface_ports": {
          "m_axi_gmem1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_gmem2": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_gmem3": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem3",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem1": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem2": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem3": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      }
    },
    "interface_nets": {
      "hls_inst_m_axi_gmem1": {
        "interface_ports": [
          "m_axi_gmem1",
          "hls_inst/m_axi_gmem1"
        ]
      },
      "hls_inst_m_axi_gmem2": {
        "interface_ports": [
          "m_axi_gmem2",
          "hls_inst/m_axi_gmem2"
        ]
      },
      "hls_inst_m_axi_gmem3": {
        "interface_ports": [
          "m_axi_gmem3",
          "hls_inst/m_axi_gmem3"
        ]
      },
      "s_axi_control_0_1": {
        "interface_ports": [
          "s_axi_control",
          "hls_inst/s_axi_control"
        ]
      }
    },
    "nets": {
      "ap_clk_0_1": {
        "ports": [
          "ap_clk",
          "hls_inst/ap_clk"
        ]
      },
      "ap_rst_n_0_1": {
        "ports": [
          "ap_rst_n",
          "hls_inst/ap_rst_n"
        ]
      },
      "hls_inst_interrupt": {
        "ports": [
          "hls_inst/interrupt",
          "interrupt"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_control": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_hls_inst_Reg": {
                "address_block": "/hls_inst/s_axi_control/Reg",
                "offset": "0x00000000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              }
            }
          }
        },
        "memory_maps": {
          "m_axi_gmem1": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "m_axi_gmem2": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "m_axi_gmem3": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/hls_inst": {
        "address_spaces": {
          "Data_m_axi_gmem1": {
            "segments": {
              "SEG_m_axi_gmem1_Reg": {
                "address_block": "/m_axi_gmem1/Reg",
                "offset": "0x0000000044A00000",
                "range": "64K"
              }
            }
          },
          "Data_m_axi_gmem2": {
            "segments": {
              "SEG_m_axi_gmem2_Reg": {
                "address_block": "/m_axi_gmem2/Reg",
                "offset": "0x0000000044A00000",
                "range": "64K"
              }
            }
          },
          "Data_m_axi_gmem3": {
            "segments": {
              "SEG_m_axi_gmem3_Reg": {
                "address_block": "/m_axi_gmem3/Reg",
                "offset": "0x0000000044A00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}