Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 30 16:13:12 2022
| Host         : Youssef-Dell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xczu7ev
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             512 |          123 |
| No           | No                    | Yes                    |              10 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            4 |
| Yes          | No                    | Yes                    |             553 |          226 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | U8/r_rateDematcherRepeat_i_1_n_0 | rstn_IBUF_inst/O            |                1 |              1 |
|  clk_IBUF_BUFG | U8/r_enter[1]_i_1_n_0            |                             |                1 |              2 |
|  clk_IBUF_BUFG | U8/r_operationCounter            | rstn_IBUF_inst/O            |                1 |              2 |
|  clk_IBUF_BUFG |                                  | U8/r_pathMetricsReset_reg_0 |                1 |              3 |
|  clk_IBUF_BUFG | U6/r_currState[2]_i_1_n_0        | rstn_IBUF_inst/O            |                1 |              3 |
|  clk_IBUF_BUFG | U8/r_currState[3]_i_1_n_0        | rstn_IBUF_inst/O            |                3 |              4 |
|  clk_IBUF_BUFG | U6/r_rowGenerator                | rstn_IBUF_inst/O            |                3 |              6 |
|  clk_IBUF_BUFG |                                  | rstn_IBUF_inst/O            |                5 |              7 |
|  clk_IBUF_BUFG | U8/r_columnAddress[11]_i_1_n_0   | rstn_IBUF_inst/O            |                2 |             12 |
|  clk_IBUF_BUFG | U7/r_counterWrite[11]_i_1_n_0    |                             |                3 |             12 |
|  clk_IBUF_BUFG | U7/r_counterRead[11]_i_1_n_0     | U6/r_dataOut                |                3 |             12 |
|  clk_IBUF_BUFG | U6/r_initState                   | rstn_IBUF_inst/O            |                3 |             13 |
|  clk_IBUF_BUFG |                                  |                             |              123 |            512 |
|  clk_IBUF_BUFG | U8/cu_pathMetricsEnable          | U8/r_pathMetricsReset_reg_0 |              215 |            512 |
+----------------+----------------------------------+-----------------------------+------------------+----------------+


