# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do moore_binary_counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/moore_binary_counter {C:/Users/home/Documents/Fpga_proj/moore_binary_counter/moore_binary_counter_str.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:29 on Oct 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/moore_binary_counter" C:/Users/home/Documents/Fpga_proj/moore_binary_counter/moore_binary_counter_str.v 
# -- Compiling module moore_binary_counter_str
# -- Compiling module t_ff
# 
# Top level modules:
# 	moore_binary_counter_str
# End time: 09:33:30 on Oct 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/moore_binary_counter/moore_binary_counter_str.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:41 on Oct 17,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/moore_binary_counter/moore_binary_counter_str.v 
# -- Compiling module moore_binary_counter_str
# -- Compiling module t_ff
# 
# Top level modules:
# 	moore_binary_counter_str
# End time: 09:33:41 on Oct 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/moore_binary_counter/moore_binary_counter_beh.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:41 on Oct 17,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/moore_binary_counter/moore_binary_counter_beh.v 
# -- Compiling module moore_binary_counter_beh
# 
# Top level modules:
# 	moore_binary_counter_beh
# End time: 09:33:42 on Oct 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/moore_binary_counter/moore_binary_counter_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:42 on Oct 17,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/moore_binary_counter/moore_binary_counter_tb.v 
# -- Compiling module moore_binary_counter_tb
# 
# Top level modules:
# 	moore_binary_counter_tb
# End time: 09:33:42 on Oct 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.moore_binary_counter_tb
# vsim work.moore_binary_counter_tb 
# Start time: 09:33:44 on Oct 17,2019
# Loading work.moore_binary_counter_tb
# Loading work.moore_binary_counter_beh
# Loading work.moore_binary_counter_str
# Loading work.t_ff
# End time: 09:42:32 on Oct 17,2019, Elapsed time: 0:08:48
# Errors: 0, Warnings: 0
