{
  "module_name": "iss_regs.h",
  "hash_id": "688f0721f23e192a87fe27ea86668e332a5fa9ea49346b1d51c730661627e814",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/omap4iss/iss_regs.h",
  "human_readable_source": " \n \n\n#ifndef _OMAP4_ISS_REGS_H_\n#define _OMAP4_ISS_REGS_H_\n\n \n#define ISS_HL_REVISION\t\t\t\t\t0x0\n\n#define ISS_HL_SYSCONFIG\t\t\t\t0x10\n#define ISS_HL_SYSCONFIG_IDLEMODE_SHIFT\t\t\t2\n#define ISS_HL_SYSCONFIG_IDLEMODE_FORCEIDLE\t\t0x0\n#define ISS_HL_SYSCONFIG_IDLEMODE_NOIDLE\t\t0x1\n#define ISS_HL_SYSCONFIG_IDLEMODE_SMARTIDLE\t\t0x2\n#define ISS_HL_SYSCONFIG_SOFTRESET\t\t\tBIT(0)\n\n#define ISS_HL_IRQSTATUS_RAW(i)\t\t\t\t(0x20 + (0x10 * (i)))\n#define ISS_HL_IRQSTATUS(i)\t\t\t\t(0x24 + (0x10 * (i)))\n#define ISS_HL_IRQENABLE_SET(i)\t\t\t\t(0x28 + (0x10 * (i)))\n#define ISS_HL_IRQENABLE_CLR(i)\t\t\t\t(0x2c + (0x10 * (i)))\n\n#define ISS_HL_IRQ_HS_VS\t\t\tBIT(17)\n#define ISS_HL_IRQ_SIMCOP(i)\t\t\tBIT(12 + (i))\n#define ISS_HL_IRQ_BTE\t\t\t\tBIT(11)\n#define ISS_HL_IRQ_CBUFF\t\t\tBIT(10)\n#define ISS_HL_IRQ_CCP2(i)\t\t\tBIT((i) > 3 ? 16 : 14 + (i))\n#define ISS_HL_IRQ_CSIB\t\t\t\tBIT(5)\n#define ISS_HL_IRQ_CSIA\t\t\t\tBIT(4)\n#define ISS_HL_IRQ_ISP(i)\t\t\tBIT(i)\n\n#define ISS_CTRL\t\t\t\t\t0x80\n#define ISS_CTRL_CLK_DIV_MASK\t\t\t\t(3 << 4)\n#define ISS_CTRL_INPUT_SEL_MASK\t\t\t\t(3 << 2)\n#define ISS_CTRL_INPUT_SEL_CSI2A\t\t\t(0 << 2)\n#define ISS_CTRL_INPUT_SEL_CSI2B\t\t\t(1 << 2)\n#define ISS_CTRL_SYNC_DETECT_VS_RAISING\t\t\t(3 << 0)\n\n#define ISS_CLKCTRL\t\t\t\t\t0x84\n#define ISS_CLKCTRL_VPORT2_CLK\t\t\t\tBIT(30)\n#define ISS_CLKCTRL_VPORT1_CLK\t\t\t\tBIT(29)\n#define ISS_CLKCTRL_VPORT0_CLK\t\t\t\tBIT(28)\n#define ISS_CLKCTRL_CCP2\t\t\t\tBIT(4)\n#define ISS_CLKCTRL_CSI2_B\t\t\t\tBIT(3)\n#define ISS_CLKCTRL_CSI2_A\t\t\t\tBIT(2)\n#define ISS_CLKCTRL_ISP\t\t\t\t\tBIT(1)\n#define ISS_CLKCTRL_SIMCOP\t\t\t\tBIT(0)\n\n#define ISS_CLKSTAT\t\t\t\t\t0x88\n#define ISS_CLKSTAT_VPORT2_CLK\t\t\t\tBIT(30)\n#define ISS_CLKSTAT_VPORT1_CLK\t\t\t\tBIT(29)\n#define ISS_CLKSTAT_VPORT0_CLK\t\t\t\tBIT(28)\n#define ISS_CLKSTAT_CCP2\t\t\t\tBIT(4)\n#define ISS_CLKSTAT_CSI2_B\t\t\t\tBIT(3)\n#define ISS_CLKSTAT_CSI2_A\t\t\t\tBIT(2)\n#define ISS_CLKSTAT_ISP\t\t\t\t\tBIT(1)\n#define ISS_CLKSTAT_SIMCOP\t\t\t\tBIT(0)\n\n#define ISS_PM_STATUS\t\t\t\t\t0x8c\n#define ISS_PM_STATUS_CBUFF_PM_MASK\t\t\t(3 << 12)\n#define ISS_PM_STATUS_BTE_PM_MASK\t\t\t(3 << 10)\n#define ISS_PM_STATUS_SIMCOP_PM_MASK\t\t\t(3 << 8)\n#define ISS_PM_STATUS_ISP_PM_MASK\t\t\t(3 << 6)\n#define ISS_PM_STATUS_CCP2_PM_MASK\t\t\t(3 << 4)\n#define ISS_PM_STATUS_CSI2_B_PM_MASK\t\t\t(3 << 2)\n#define ISS_PM_STATUS_CSI2_A_PM_MASK\t\t\t(3 << 0)\n\n#define REGISTER0\t\t\t\t\t0x0\n#define REGISTER0_HSCLOCKCONFIG\t\t\t\tBIT(24)\n#define REGISTER0_THS_TERM_MASK\t\t\t\t(0xff << 8)\n#define REGISTER0_THS_TERM_SHIFT\t\t\t8\n#define REGISTER0_THS_SETTLE_MASK\t\t\t(0xff << 0)\n#define REGISTER0_THS_SETTLE_SHIFT\t\t\t0\n\n#define REGISTER1\t\t\t\t\t0x4\n#define REGISTER1_RESET_DONE_CTRLCLK\t\t\tBIT(29)\n#define REGISTER1_CLOCK_MISS_DETECTOR_STATUS\t\tBIT(25)\n#define REGISTER1_TCLK_TERM_MASK\t\t\t(0x3f << 18)\n#define REGISTER1_TCLK_TERM_SHIFT\t\t\t18\n#define REGISTER1_DPHY_HS_SYNC_PATTERN_SHIFT\t\t10\n#define REGISTER1_CTRLCLK_DIV_FACTOR_MASK\t\t(0x3 << 8)\n#define REGISTER1_CTRLCLK_DIV_FACTOR_SHIFT\t\t8\n#define REGISTER1_TCLK_SETTLE_MASK\t\t\t(0xff << 0)\n#define REGISTER1_TCLK_SETTLE_SHIFT\t\t\t0\n\n#define REGISTER2\t\t\t\t\t0x8\n\n#define CSI2_SYSCONFIG\t\t\t\t\t0x10\n#define CSI2_SYSCONFIG_MSTANDBY_MODE_MASK\t\t(3 << 12)\n#define CSI2_SYSCONFIG_MSTANDBY_MODE_FORCE\t\t(0 << 12)\n#define CSI2_SYSCONFIG_MSTANDBY_MODE_NO\t\t\t(1 << 12)\n#define CSI2_SYSCONFIG_MSTANDBY_MODE_SMART\t\t(2 << 12)\n#define CSI2_SYSCONFIG_SOFT_RESET\t\t\t(1 << 1)\n#define CSI2_SYSCONFIG_AUTO_IDLE\t\t\t(1 << 0)\n\n#define CSI2_SYSSTATUS\t\t\t\t\t0x14\n#define CSI2_SYSSTATUS_RESET_DONE\t\t\tBIT(0)\n\n#define CSI2_IRQSTATUS\t\t\t\t\t0x18\n#define CSI2_IRQENABLE\t\t\t\t\t0x1c\n\n \n\n#define CSI2_IRQ_OCP_ERR\t\t\t\tBIT(14)\n#define CSI2_IRQ_SHORT_PACKET\t\t\t\tBIT(13)\n#define CSI2_IRQ_ECC_CORRECTION\t\t\t\tBIT(12)\n#define CSI2_IRQ_ECC_NO_CORRECTION\t\t\tBIT(11)\n#define CSI2_IRQ_COMPLEXIO_ERR\t\t\t\tBIT(9)\n#define CSI2_IRQ_FIFO_OVF\t\t\t\tBIT(8)\n#define CSI2_IRQ_CONTEXT0\t\t\t\tBIT(0)\n\n#define CSI2_CTRL\t\t\t\t\t0x40\n#define CSI2_CTRL_MFLAG_LEVH_MASK\t\t\t(7 << 20)\n#define CSI2_CTRL_MFLAG_LEVH_SHIFT\t\t\t20\n#define CSI2_CTRL_MFLAG_LEVL_MASK\t\t\t(7 << 17)\n#define CSI2_CTRL_MFLAG_LEVL_SHIFT\t\t\t17\n#define CSI2_CTRL_BURST_SIZE_EXPAND\t\t\t(1 << 16)\n#define CSI2_CTRL_VP_CLK_EN\t\t\t\t(1 << 15)\n#define CSI2_CTRL_NON_POSTED_WRITE\t\t\t(1 << 13)\n#define CSI2_CTRL_VP_ONLY_EN\t\t\t\t(1 << 11)\n#define CSI2_CTRL_VP_OUT_CTRL_MASK\t\t\t(3 << 8)\n#define CSI2_CTRL_VP_OUT_CTRL_SHIFT\t\t\t8\n#define CSI2_CTRL_DBG_EN\t\t\t\t(1 << 7)\n#define CSI2_CTRL_BURST_SIZE_MASK\t\t\t(3 << 5)\n#define CSI2_CTRL_ENDIANNESS\t\t\t\t(1 << 4)\n#define CSI2_CTRL_FRAME\t\t\t\t\t(1 << 3)\n#define CSI2_CTRL_ECC_EN\t\t\t\t(1 << 2)\n#define CSI2_CTRL_IF_EN\t\t\t\t\t(1 << 0)\n\n#define CSI2_DBG_H\t\t\t\t\t0x44\n\n#define CSI2_COMPLEXIO_CFG\t\t\t\t0x50\n#define CSI2_COMPLEXIO_CFG_RESET_CTRL\t\t\t(1 << 30)\n#define CSI2_COMPLEXIO_CFG_RESET_DONE\t\t\t(1 << 29)\n#define CSI2_COMPLEXIO_CFG_PWD_CMD_MASK\t\t\t(3 << 27)\n#define CSI2_COMPLEXIO_CFG_PWD_CMD_OFF\t\t\t(0 << 27)\n#define CSI2_COMPLEXIO_CFG_PWD_CMD_ON\t\t\t(1 << 27)\n#define CSI2_COMPLEXIO_CFG_PWD_CMD_ULP\t\t\t(2 << 27)\n#define CSI2_COMPLEXIO_CFG_PWD_STATUS_MASK\t\t(3 << 25)\n#define CSI2_COMPLEXIO_CFG_PWD_STATUS_OFF\t\t(0 << 25)\n#define CSI2_COMPLEXIO_CFG_PWD_STATUS_ON\t\t(1 << 25)\n#define CSI2_COMPLEXIO_CFG_PWD_STATUS_ULP\t\t(2 << 25)\n#define CSI2_COMPLEXIO_CFG_PWR_AUTO\t\t\t(1 << 24)\n#define CSI2_COMPLEXIO_CFG_DATA_POL(i)\t\t\t(1 << (((i) * 4) + 3))\n#define CSI2_COMPLEXIO_CFG_DATA_POSITION_MASK(i)\t(7 << ((i) * 4))\n#define CSI2_COMPLEXIO_CFG_DATA_POSITION_SHIFT(i)\t((i) * 4)\n#define CSI2_COMPLEXIO_CFG_CLOCK_POL\t\t\t(1 << 3)\n#define CSI2_COMPLEXIO_CFG_CLOCK_POSITION_MASK\t\t(7 << 0)\n#define CSI2_COMPLEXIO_CFG_CLOCK_POSITION_SHIFT\t\t0\n\n#define CSI2_COMPLEXIO_IRQSTATUS\t\t\t0x54\n\n#define CSI2_SHORT_PACKET\t\t\t\t0x5c\n\n#define CSI2_COMPLEXIO_IRQENABLE\t\t\t0x60\n\n \n#define CSI2_COMPLEXIO_IRQ_STATEALLULPMEXIT\t\tBIT(26)\n#define CSI2_COMPLEXIO_IRQ_STATEALLULPMENTER\t\tBIT(25)\n#define CSI2_COMPLEXIO_IRQ_STATEULPM5\t\t\tBIT(24)\n#define CSI2_COMPLEXIO_IRQ_STATEULPM4\t\t\tBIT(23)\n#define CSI2_COMPLEXIO_IRQ_STATEULPM3\t\t\tBIT(22)\n#define CSI2_COMPLEXIO_IRQ_STATEULPM2\t\t\tBIT(21)\n#define CSI2_COMPLEXIO_IRQ_STATEULPM1\t\t\tBIT(20)\n#define CSI2_COMPLEXIO_IRQ_ERRCONTROL5\t\t\tBIT(19)\n#define CSI2_COMPLEXIO_IRQ_ERRCONTROL4\t\t\tBIT(18)\n#define CSI2_COMPLEXIO_IRQ_ERRCONTROL3\t\t\tBIT(17)\n#define CSI2_COMPLEXIO_IRQ_ERRCONTROL2\t\t\tBIT(16)\n#define CSI2_COMPLEXIO_IRQ_ERRCONTROL1\t\t\tBIT(15)\n#define CSI2_COMPLEXIO_IRQ_ERRESC5\t\t\tBIT(14)\n#define CSI2_COMPLEXIO_IRQ_ERRESC4\t\t\tBIT(13)\n#define CSI2_COMPLEXIO_IRQ_ERRESC3\t\t\tBIT(12)\n#define CSI2_COMPLEXIO_IRQ_ERRESC2\t\t\tBIT(11)\n#define CSI2_COMPLEXIO_IRQ_ERRESC1\t\t\tBIT(10)\n#define CSI2_COMPLEXIO_IRQ_ERRSOTSYNCHS5\t\tBIT(9)\n#define CSI2_COMPLEXIO_IRQ_ERRSOTSYNCHS4\t\tBIT(8)\n#define CSI2_COMPLEXIO_IRQ_ERRSOTSYNCHS3\t\tBIT(7)\n#define CSI2_COMPLEXIO_IRQ_ERRSOTSYNCHS2\t\tBIT(6)\n#define CSI2_COMPLEXIO_IRQ_ERRSOTSYNCHS1\t\tBIT(5)\n#define CSI2_COMPLEXIO_IRQ_ERRSOTHS5\t\t\tBIT(4)\n#define CSI2_COMPLEXIO_IRQ_ERRSOTHS4\t\t\tBIT(3)\n#define CSI2_COMPLEXIO_IRQ_ERRSOTHS3\t\t\tBIT(2)\n#define CSI2_COMPLEXIO_IRQ_ERRSOTHS2\t\t\tBIT(1)\n#define CSI2_COMPLEXIO_IRQ_ERRSOTHS1\t\t\tBIT(0)\n\n#define CSI2_DBG_P\t\t\t\t\t0x68\n\n#define CSI2_TIMING\t\t\t\t\t0x6c\n#define CSI2_TIMING_FORCE_RX_MODE_IO1\t\t\tBIT(15)\n#define CSI2_TIMING_STOP_STATE_X16_IO1\t\t\tBIT(14)\n#define CSI2_TIMING_STOP_STATE_X4_IO1\t\t\tBIT(13)\n#define CSI2_TIMING_STOP_STATE_COUNTER_IO1_MASK\t\t(0x1fff << 0)\n#define CSI2_TIMING_STOP_STATE_COUNTER_IO1_SHIFT\t0\n\n#define CSI2_CTX_CTRL1(i)\t\t\t\t(0x70 + (0x20 * (i)))\n#define CSI2_CTX_CTRL1_GENERIC\t\t\t\tBIT(30)\n#define CSI2_CTX_CTRL1_TRANSCODE\t\t\t(0xf << 24)\n#define CSI2_CTX_CTRL1_FEC_NUMBER_MASK\t\t\t(0xff << 16)\n#define CSI2_CTX_CTRL1_COUNT_MASK\t\t\t(0xff << 8)\n#define CSI2_CTX_CTRL1_COUNT_SHIFT\t\t\t8\n#define CSI2_CTX_CTRL1_EOF_EN\t\t\t\tBIT(7)\n#define CSI2_CTX_CTRL1_EOL_EN\t\t\t\tBIT(6)\n#define CSI2_CTX_CTRL1_CS_EN\t\t\t\tBIT(5)\n#define CSI2_CTX_CTRL1_COUNT_UNLOCK\t\t\tBIT(4)\n#define CSI2_CTX_CTRL1_PING_PONG\t\t\tBIT(3)\n#define CSI2_CTX_CTRL1_CTX_EN\t\t\t\tBIT(0)\n\n#define CSI2_CTX_CTRL2(i)\t\t\t\t(0x74 + (0x20 * (i)))\n#define CSI2_CTX_CTRL2_FRAME_MASK\t\t\t(0xffff << 16)\n#define CSI2_CTX_CTRL2_FRAME_SHIFT\t\t\t16\n#define CSI2_CTX_CTRL2_USER_DEF_MAP_SHIFT\t\t13\n#define CSI2_CTX_CTRL2_USER_DEF_MAP_MASK\t\t\\\n\t\t(0x3 << CSI2_CTX_CTRL2_USER_DEF_MAP_SHIFT)\n#define CSI2_CTX_CTRL2_VIRTUAL_ID_MASK\t\t\t(3 << 11)\n#define CSI2_CTX_CTRL2_VIRTUAL_ID_SHIFT\t\t\t11\n#define CSI2_CTX_CTRL2_DPCM_PRED\t\t\t(1 << 10)\n#define CSI2_CTX_CTRL2_FORMAT_MASK\t\t\t(0x3ff << 0)\n#define CSI2_CTX_CTRL2_FORMAT_SHIFT\t\t\t0\n\n#define CSI2_CTX_DAT_OFST(i)\t\t\t\t(0x78 + (0x20 * (i)))\n#define CSI2_CTX_DAT_OFST_MASK\t\t\t\t(0xfff << 5)\n\n#define CSI2_CTX_PING_ADDR(i)\t\t\t\t(0x7c + (0x20 * (i)))\n#define CSI2_CTX_PING_ADDR_MASK\t\t\t\t0xffffffe0\n\n#define CSI2_CTX_PONG_ADDR(i)\t\t\t\t(0x80 + (0x20 * (i)))\n#define CSI2_CTX_PONG_ADDR_MASK\t\t\t\tCSI2_CTX_PING_ADDR_MASK\n\n#define CSI2_CTX_IRQENABLE(i)\t\t\t\t(0x84 + (0x20 * (i)))\n#define CSI2_CTX_IRQSTATUS(i)\t\t\t\t(0x88 + (0x20 * (i)))\n\n#define CSI2_CTX_CTRL3(i)\t\t\t\t(0x8c + (0x20 * (i)))\n#define CSI2_CTX_CTRL3_ALPHA_SHIFT\t\t\t5\n#define CSI2_CTX_CTRL3_ALPHA_MASK\t\t\t\\\n\t\t(0x3fff << CSI2_CTX_CTRL3_ALPHA_SHIFT)\n\n \n#define CSI2_CTX_IRQ_ECC_CORRECTION\t\t\tBIT(8)\n#define CSI2_CTX_IRQ_LINE_NUMBER\t\t\tBIT(7)\n#define CSI2_CTX_IRQ_FRAME_NUMBER\t\t\tBIT(6)\n#define CSI2_CTX_IRQ_CS\t\t\t\t\tBIT(5)\n#define CSI2_CTX_IRQ_LE\t\t\t\t\tBIT(3)\n#define CSI2_CTX_IRQ_LS\t\t\t\t\tBIT(2)\n#define CSI2_CTX_IRQ_FE\t\t\t\t\tBIT(1)\n#define CSI2_CTX_IRQ_FS\t\t\t\t\tBIT(0)\n\n \n#define BTE_CTRL\t\t\t\t\t(0x0030)\n#define BTE_CTRL_BW_LIMITER_MASK\t\t\t(0x3ff << 22)\n#define BTE_CTRL_BW_LIMITER_SHIFT\t\t\t22\n\n \n#define ISP5_REVISION\t\t\t\t\t(0x0000)\n#define ISP5_SYSCONFIG\t\t\t\t\t(0x0010)\n#define ISP5_SYSCONFIG_STANDBYMODE_MASK\t\t\t(3 << 4)\n#define ISP5_SYSCONFIG_STANDBYMODE_FORCE\t\t(0 << 4)\n#define ISP5_SYSCONFIG_STANDBYMODE_NO\t\t\t(1 << 4)\n#define ISP5_SYSCONFIG_STANDBYMODE_SMART\t\t(2 << 4)\n#define ISP5_SYSCONFIG_SOFTRESET\t\t\t(1 << 1)\n\n#define ISP5_IRQSTATUS(i)\t\t\t\t(0x0028 + (0x10 * (i)))\n#define ISP5_IRQENABLE_SET(i)\t\t\t\t(0x002c + (0x10 * (i)))\n#define ISP5_IRQENABLE_CLR(i)\t\t\t\t(0x0030 + (0x10 * (i)))\n\n \n#define ISP5_IRQ_OCP_ERR\t\t\t\tBIT(31)\n#define ISP5_IRQ_IPIPE_INT_DPC_RNEW1\t\t\tBIT(29)\n#define ISP5_IRQ_IPIPE_INT_DPC_RNEW0\t\t\tBIT(28)\n#define ISP5_IRQ_IPIPE_INT_DPC_INIT\t\t\tBIT(27)\n#define ISP5_IRQ_IPIPE_INT_EOF\t\t\t\tBIT(25)\n#define ISP5_IRQ_H3A_INT_EOF\t\t\t\tBIT(24)\n#define ISP5_IRQ_RSZ_INT_EOF1\t\t\t\tBIT(23)\n#define ISP5_IRQ_RSZ_INT_EOF0\t\t\t\tBIT(22)\n#define ISP5_IRQ_RSZ_FIFO_IN_BLK_ERR\t\t\tBIT(19)\n#define ISP5_IRQ_RSZ_FIFO_OVF\t\t\t\tBIT(18)\n#define ISP5_IRQ_RSZ_INT_CYC_RSZB\t\t\tBIT(17)\n#define ISP5_IRQ_RSZ_INT_CYC_RSZA\t\t\tBIT(16)\n#define ISP5_IRQ_RSZ_INT_DMA\t\t\t\tBIT(15)\n#define ISP5_IRQ_RSZ_INT_LAST_PIX\t\t\tBIT(14)\n#define ISP5_IRQ_RSZ_INT_REG\t\t\t\tBIT(13)\n#define ISP5_IRQ_H3A_INT\t\t\t\tBIT(12)\n#define ISP5_IRQ_AF_INT\t\t\t\t\tBIT(11)\n#define ISP5_IRQ_AEW_INT\t\t\t\tBIT(10)\n#define ISP5_IRQ_IPIPEIF_IRQ\t\t\t\tBIT(9)\n#define ISP5_IRQ_IPIPE_INT_HST\t\t\t\tBIT(8)\n#define ISP5_IRQ_IPIPE_INT_BSC\t\t\t\tBIT(7)\n#define ISP5_IRQ_IPIPE_INT_DMA\t\t\t\tBIT(6)\n#define ISP5_IRQ_IPIPE_INT_LAST_PIX\t\t\tBIT(5)\n#define ISP5_IRQ_IPIPE_INT_REG\t\t\t\tBIT(4)\n#define ISP5_IRQ_ISIF_INT(i)\t\t\t\tBIT(i)\n\n#define ISP5_CTRL\t\t\t\t\t(0x006c)\n#define ISP5_CTRL_MSTANDBY\t\t\t\tBIT(24)\n#define ISP5_CTRL_VD_PULSE_EXT\t\t\t\tBIT(23)\n#define ISP5_CTRL_MSTANDBY_WAIT\t\t\t\tBIT(20)\n#define ISP5_CTRL_BL_CLK_ENABLE\t\t\t\tBIT(15)\n#define ISP5_CTRL_ISIF_CLK_ENABLE\t\t\tBIT(14)\n#define ISP5_CTRL_H3A_CLK_ENABLE\t\t\tBIT(13)\n#define ISP5_CTRL_RSZ_CLK_ENABLE\t\t\tBIT(12)\n#define ISP5_CTRL_IPIPE_CLK_ENABLE\t\t\tBIT(11)\n#define ISP5_CTRL_IPIPEIF_CLK_ENABLE\t\t\tBIT(10)\n#define ISP5_CTRL_SYNC_ENABLE\t\t\t\tBIT(9)\n#define ISP5_CTRL_PSYNC_CLK_SEL\t\t\t\tBIT(8)\n\n \n#define ISIF_SYNCEN\t\t\t\t\t(0x0000)\n#define ISIF_SYNCEN_DWEN\t\t\t\tBIT(1)\n#define ISIF_SYNCEN_SYEN\t\t\t\tBIT(0)\n\n#define ISIF_MODESET\t\t\t\t\t(0x0004)\n#define ISIF_MODESET_INPMOD_MASK\t\t\t(3 << 12)\n#define ISIF_MODESET_INPMOD_RAW\t\t\t\t(0 << 12)\n#define ISIF_MODESET_INPMOD_YCBCR16\t\t\t(1 << 12)\n#define ISIF_MODESET_INPMOD_YCBCR8\t\t\t(2 << 12)\n#define ISIF_MODESET_CCDW_MASK\t\t\t\t(7 << 8)\n#define ISIF_MODESET_CCDW_2BIT\t\t\t\t(2 << 8)\n#define ISIF_MODESET_CCDMD\t\t\t\t(1 << 7)\n#define ISIF_MODESET_SWEN\t\t\t\t(1 << 5)\n#define ISIF_MODESET_HDPOL\t\t\t\t(1 << 3)\n#define ISIF_MODESET_VDPOL\t\t\t\t(1 << 2)\n\n#define ISIF_SPH\t\t\t\t\t(0x0018)\n#define ISIF_SPH_MASK\t\t\t\t\t(0x7fff)\n\n#define ISIF_LNH\t\t\t\t\t(0x001c)\n#define ISIF_LNH_MASK\t\t\t\t\t(0x7fff)\n\n#define ISIF_LNV\t\t\t\t\t(0x0028)\n#define ISIF_LNV_MASK\t\t\t\t\t(0x7fff)\n\n#define ISIF_HSIZE\t\t\t\t\t(0x0034)\n#define ISIF_HSIZE_ADCR\t\t\t\t\tBIT(12)\n#define ISIF_HSIZE_HSIZE_MASK\t\t\t\t(0xfff)\n\n#define ISIF_CADU\t\t\t\t\t(0x003c)\n#define ISIF_CADU_MASK\t\t\t\t\t(0x7ff)\n\n#define ISIF_CADL\t\t\t\t\t(0x0040)\n#define ISIF_CADL_MASK\t\t\t\t\t(0xffff)\n\n#define ISIF_CCOLP\t\t\t\t\t(0x004c)\n#define ISIF_CCOLP_CP0_F0_R\t\t\t\t(0 << 6)\n#define ISIF_CCOLP_CP0_F0_GR\t\t\t\t(1 << 6)\n#define ISIF_CCOLP_CP0_F0_B\t\t\t\t(3 << 6)\n#define ISIF_CCOLP_CP0_F0_GB\t\t\t\t(2 << 6)\n#define ISIF_CCOLP_CP1_F0_R\t\t\t\t(0 << 4)\n#define ISIF_CCOLP_CP1_F0_GR\t\t\t\t(1 << 4)\n#define ISIF_CCOLP_CP1_F0_B\t\t\t\t(3 << 4)\n#define ISIF_CCOLP_CP1_F0_GB\t\t\t\t(2 << 4)\n#define ISIF_CCOLP_CP2_F0_R\t\t\t\t(0 << 2)\n#define ISIF_CCOLP_CP2_F0_GR\t\t\t\t(1 << 2)\n#define ISIF_CCOLP_CP2_F0_B\t\t\t\t(3 << 2)\n#define ISIF_CCOLP_CP2_F0_GB\t\t\t\t(2 << 2)\n#define ISIF_CCOLP_CP3_F0_R\t\t\t\t(0 << 0)\n#define ISIF_CCOLP_CP3_F0_GR\t\t\t\t(1 << 0)\n#define ISIF_CCOLP_CP3_F0_B\t\t\t\t(3 << 0)\n#define ISIF_CCOLP_CP3_F0_GB\t\t\t\t(2 << 0)\n\n#define ISIF_VDINT(i)\t\t\t\t\t(0x0070 + (i) * 4)\n#define ISIF_VDINT_MASK\t\t\t\t\t(0x7fff)\n\n#define ISIF_CGAMMAWD\t\t\t\t\t(0x0080)\n#define ISIF_CGAMMAWD_GWDI_MASK\t\t\t\t(0xf << 1)\n#define ISIF_CGAMMAWD_GWDI(bpp)\t\t\t\t((16 - (bpp)) << 1)\n\n#define ISIF_CCDCFG\t\t\t\t\t(0x0088)\n#define ISIF_CCDCFG_Y8POS\t\t\t\tBIT(11)\n\n \n#define IPIPEIF_ENABLE\t\t\t\t\t(0x0000)\n\n#define IPIPEIF_CFG1\t\t\t\t\t(0x0004)\n#define IPIPEIF_CFG1_INPSRC1_MASK\t\t\t(3 << 14)\n#define IPIPEIF_CFG1_INPSRC1_VPORT_RAW\t\t\t(0 << 14)\n#define IPIPEIF_CFG1_INPSRC1_SDRAM_RAW\t\t\t(1 << 14)\n#define IPIPEIF_CFG1_INPSRC1_ISIF_DARKFM\t\t(2 << 14)\n#define IPIPEIF_CFG1_INPSRC1_SDRAM_YUV\t\t\t(3 << 14)\n#define IPIPEIF_CFG1_INPSRC2_MASK\t\t\t(3 << 2)\n#define IPIPEIF_CFG1_INPSRC2_ISIF\t\t\t(0 << 2)\n#define IPIPEIF_CFG1_INPSRC2_SDRAM_RAW\t\t\t(1 << 2)\n#define IPIPEIF_CFG1_INPSRC2_ISIF_DARKFM\t\t(2 << 2)\n#define IPIPEIF_CFG1_INPSRC2_SDRAM_YUV\t\t\t(3 << 2)\n\n#define IPIPEIF_CFG2\t\t\t\t\t(0x0030)\n#define IPIPEIF_CFG2_YUV8P\t\t\t\tBIT(7)\n#define IPIPEIF_CFG2_YUV8\t\t\t\tBIT(6)\n#define IPIPEIF_CFG2_YUV16\t\t\t\tBIT(3)\n#define IPIPEIF_CFG2_VDPOL\t\t\t\tBIT(2)\n#define IPIPEIF_CFG2_HDPOL\t\t\t\tBIT(1)\n#define IPIPEIF_CFG2_INTSW\t\t\t\tBIT(0)\n\n#define IPIPEIF_CLKDIV\t\t\t\t\t(0x0040)\n\n \n#define IPIPE_SRC_EN\t\t\t\t\t(0x0000)\n#define IPIPE_SRC_EN_EN\t\t\t\t\tBIT(0)\n\n#define IPIPE_SRC_MODE\t\t\t\t\t(0x0004)\n#define IPIPE_SRC_MODE_WRT\t\t\t\tBIT(1)\n#define IPIPE_SRC_MODE_OST\t\t\t\tBIT(0)\n\n#define IPIPE_SRC_FMT\t\t\t\t\t(0x0008)\n#define IPIPE_SRC_FMT_RAW2YUV\t\t\t\t(0 << 0)\n#define IPIPE_SRC_FMT_RAW2RAW\t\t\t\t(1 << 0)\n#define IPIPE_SRC_FMT_RAW2STATS\t\t\t\t(2 << 0)\n#define IPIPE_SRC_FMT_YUV2YUV\t\t\t\t(3 << 0)\n\n#define IPIPE_SRC_COL\t\t\t\t\t(0x000c)\n#define IPIPE_SRC_COL_OO_R\t\t\t\t(0 << 6)\n#define IPIPE_SRC_COL_OO_GR\t\t\t\t(1 << 6)\n#define IPIPE_SRC_COL_OO_B\t\t\t\t(3 << 6)\n#define IPIPE_SRC_COL_OO_GB\t\t\t\t(2 << 6)\n#define IPIPE_SRC_COL_OE_R\t\t\t\t(0 << 4)\n#define IPIPE_SRC_COL_OE_GR\t\t\t\t(1 << 4)\n#define IPIPE_SRC_COL_OE_B\t\t\t\t(3 << 4)\n#define IPIPE_SRC_COL_OE_GB\t\t\t\t(2 << 4)\n#define IPIPE_SRC_COL_EO_R\t\t\t\t(0 << 2)\n#define IPIPE_SRC_COL_EO_GR\t\t\t\t(1 << 2)\n#define IPIPE_SRC_COL_EO_B\t\t\t\t(3 << 2)\n#define IPIPE_SRC_COL_EO_GB\t\t\t\t(2 << 2)\n#define IPIPE_SRC_COL_EE_R\t\t\t\t(0 << 0)\n#define IPIPE_SRC_COL_EE_GR\t\t\t\t(1 << 0)\n#define IPIPE_SRC_COL_EE_B\t\t\t\t(3 << 0)\n#define IPIPE_SRC_COL_EE_GB\t\t\t\t(2 << 0)\n\n#define IPIPE_SRC_VPS\t\t\t\t\t(0x0010)\n#define IPIPE_SRC_VPS_MASK\t\t\t\t(0xffff)\n\n#define IPIPE_SRC_VSZ\t\t\t\t\t(0x0014)\n#define IPIPE_SRC_VSZ_MASK\t\t\t\t(0x1fff)\n\n#define IPIPE_SRC_HPS\t\t\t\t\t(0x0018)\n#define IPIPE_SRC_HPS_MASK\t\t\t\t(0xffff)\n\n#define IPIPE_SRC_HSZ\t\t\t\t\t(0x001c)\n#define IPIPE_SRC_HSZ_MASK\t\t\t\t(0x1ffe)\n\n#define IPIPE_SEL_SBU\t\t\t\t\t(0x0020)\n\n#define IPIPE_SRC_STA\t\t\t\t\t(0x0024)\n\n#define IPIPE_GCK_MMR\t\t\t\t\t(0x0028)\n#define IPIPE_GCK_MMR_REG\t\t\t\tBIT(0)\n\n#define IPIPE_GCK_PIX\t\t\t\t\t(0x002c)\n#define IPIPE_GCK_PIX_G3\t\t\t\tBIT(3)\n#define IPIPE_GCK_PIX_G2\t\t\t\tBIT(2)\n#define IPIPE_GCK_PIX_G1\t\t\t\tBIT(1)\n#define IPIPE_GCK_PIX_G0\t\t\t\tBIT(0)\n\n#define IPIPE_DPC_LUT_EN\t\t\t\t(0x0034)\n#define IPIPE_DPC_LUT_SEL\t\t\t\t(0x0038)\n#define IPIPE_DPC_LUT_ADR\t\t\t\t(0x003c)\n#define IPIPE_DPC_LUT_SIZ\t\t\t\t(0x0040)\n\n#define IPIPE_DPC_OTF_EN\t\t\t\t(0x0044)\n#define IPIPE_DPC_OTF_TYP\t\t\t\t(0x0048)\n#define IPIPE_DPC_OTF_2_D_THR_R\t\t\t\t(0x004c)\n#define IPIPE_DPC_OTF_2_D_THR_GR\t\t\t(0x0050)\n#define IPIPE_DPC_OTF_2_D_THR_GB\t\t\t(0x0054)\n#define IPIPE_DPC_OTF_2_D_THR_B\t\t\t\t(0x0058)\n#define IPIPE_DPC_OTF_2_C_THR_R\t\t\t\t(0x005c)\n#define IPIPE_DPC_OTF_2_C_THR_GR\t\t\t(0x0060)\n#define IPIPE_DPC_OTF_2_C_THR_GB\t\t\t(0x0064)\n#define IPIPE_DPC_OTF_2_C_THR_B\t\t\t\t(0x0068)\n#define IPIPE_DPC_OTF_3_SHF\t\t\t\t(0x006c)\n#define IPIPE_DPC_OTF_3_D_THR\t\t\t\t(0x0070)\n#define IPIPE_DPC_OTF_3_D_SPL\t\t\t\t(0x0074)\n#define IPIPE_DPC_OTF_3_D_MIN\t\t\t\t(0x0078)\n#define IPIPE_DPC_OTF_3_D_MAX\t\t\t\t(0x007c)\n#define IPIPE_DPC_OTF_3_C_THR\t\t\t\t(0x0080)\n#define IPIPE_DPC_OTF_3_C_SLP\t\t\t\t(0x0084)\n#define IPIPE_DPC_OTF_3_C_MIN\t\t\t\t(0x0088)\n#define IPIPE_DPC_OTF_3_C_MAX\t\t\t\t(0x008c)\n\n#define IPIPE_LSC_VOFT\t\t\t\t\t(0x0090)\n#define IPIPE_LSC_VA2\t\t\t\t\t(0x0094)\n#define IPIPE_LSC_VA1\t\t\t\t\t(0x0098)\n#define IPIPE_LSC_VS\t\t\t\t\t(0x009c)\n#define IPIPE_LSC_HOFT\t\t\t\t\t(0x00a0)\n#define IPIPE_LSC_HA2\t\t\t\t\t(0x00a4)\n#define IPIPE_LSC_HA1\t\t\t\t\t(0x00a8)\n#define IPIPE_LSC_HS\t\t\t\t\t(0x00ac)\n#define IPIPE_LSC_GAN_R\t\t\t\t\t(0x00b0)\n#define IPIPE_LSC_GAN_GR\t\t\t\t(0x00b4)\n#define IPIPE_LSC_GAN_GB\t\t\t\t(0x00b8)\n#define IPIPE_LSC_GAN_B\t\t\t\t\t(0x00bc)\n#define IPIPE_LSC_OFT_R\t\t\t\t\t(0x00c0)\n#define IPIPE_LSC_OFT_GR\t\t\t\t(0x00c4)\n#define IPIPE_LSC_OFT_GB\t\t\t\t(0x00c8)\n#define IPIPE_LSC_OFT_B\t\t\t\t\t(0x00cc)\n#define IPIPE_LSC_SHF\t\t\t\t\t(0x00d0)\n#define IPIPE_LSC_MAX\t\t\t\t\t(0x00d4)\n\n#define IPIPE_D2F_1ST_EN\t\t\t\t(0x00d8)\n#define IPIPE_D2F_1ST_TYP\t\t\t\t(0x00dc)\n#define IPIPE_D2F_1ST_THR_00\t\t\t\t(0x00e0)\n#define IPIPE_D2F_1ST_THR_01\t\t\t\t(0x00e4)\n#define IPIPE_D2F_1ST_THR_02\t\t\t\t(0x00e8)\n#define IPIPE_D2F_1ST_THR_03\t\t\t\t(0x00ec)\n#define IPIPE_D2F_1ST_THR_04\t\t\t\t(0x00f0)\n#define IPIPE_D2F_1ST_THR_05\t\t\t\t(0x00f4)\n#define IPIPE_D2F_1ST_THR_06\t\t\t\t(0x00f8)\n#define IPIPE_D2F_1ST_THR_07\t\t\t\t(0x00fc)\n#define IPIPE_D2F_1ST_STR_00\t\t\t\t(0x0100)\n#define IPIPE_D2F_1ST_STR_01\t\t\t\t(0x0104)\n#define IPIPE_D2F_1ST_STR_02\t\t\t\t(0x0108)\n#define IPIPE_D2F_1ST_STR_03\t\t\t\t(0x010c)\n#define IPIPE_D2F_1ST_STR_04\t\t\t\t(0x0110)\n#define IPIPE_D2F_1ST_STR_05\t\t\t\t(0x0114)\n#define IPIPE_D2F_1ST_STR_06\t\t\t\t(0x0118)\n#define IPIPE_D2F_1ST_STR_07\t\t\t\t(0x011c)\n#define IPIPE_D2F_1ST_SPR_00\t\t\t\t(0x0120)\n#define IPIPE_D2F_1ST_SPR_01\t\t\t\t(0x0124)\n#define IPIPE_D2F_1ST_SPR_02\t\t\t\t(0x0128)\n#define IPIPE_D2F_1ST_SPR_03\t\t\t\t(0x012c)\n#define IPIPE_D2F_1ST_SPR_04\t\t\t\t(0x0130)\n#define IPIPE_D2F_1ST_SPR_05\t\t\t\t(0x0134)\n#define IPIPE_D2F_1ST_SPR_06\t\t\t\t(0x0138)\n#define IPIPE_D2F_1ST_SPR_07\t\t\t\t(0x013c)\n#define IPIPE_D2F_1ST_EDG_MIN\t\t\t\t(0x0140)\n#define IPIPE_D2F_1ST_EDG_MAX\t\t\t\t(0x0144)\n#define IPIPE_D2F_2ND_EN\t\t\t\t(0x0148)\n#define IPIPE_D2F_2ND_TYP\t\t\t\t(0x014c)\n#define IPIPE_D2F_2ND_THR00\t\t\t\t(0x0150)\n#define IPIPE_D2F_2ND_THR01\t\t\t\t(0x0154)\n#define IPIPE_D2F_2ND_THR02\t\t\t\t(0x0158)\n#define IPIPE_D2F_2ND_THR03\t\t\t\t(0x015c)\n#define IPIPE_D2F_2ND_THR04\t\t\t\t(0x0160)\n#define IPIPE_D2F_2ND_THR05\t\t\t\t(0x0164)\n#define IPIPE_D2F_2ND_THR06\t\t\t\t(0x0168)\n#define IPIPE_D2F_2ND_THR07\t\t\t\t(0x016c)\n#define IPIPE_D2F_2ND_STR_00\t\t\t\t(0x0170)\n#define IPIPE_D2F_2ND_STR_01\t\t\t\t(0x0174)\n#define IPIPE_D2F_2ND_STR_02\t\t\t\t(0x0178)\n#define IPIPE_D2F_2ND_STR_03\t\t\t\t(0x017c)\n#define IPIPE_D2F_2ND_STR_04\t\t\t\t(0x0180)\n#define IPIPE_D2F_2ND_STR_05\t\t\t\t(0x0184)\n#define IPIPE_D2F_2ND_STR_06\t\t\t\t(0x0188)\n#define IPIPE_D2F_2ND_STR_07\t\t\t\t(0x018c)\n#define IPIPE_D2F_2ND_SPR_00\t\t\t\t(0x0190)\n#define IPIPE_D2F_2ND_SPR_01\t\t\t\t(0x0194)\n#define IPIPE_D2F_2ND_SPR_02\t\t\t\t(0x0198)\n#define IPIPE_D2F_2ND_SPR_03\t\t\t\t(0x019c)\n#define IPIPE_D2F_2ND_SPR_04\t\t\t\t(0x01a0)\n#define IPIPE_D2F_2ND_SPR_05\t\t\t\t(0x01a4)\n#define IPIPE_D2F_2ND_SPR_06\t\t\t\t(0x01a8)\n#define IPIPE_D2F_2ND_SPR_07\t\t\t\t(0x01ac)\n#define IPIPE_D2F_2ND_EDG_MIN\t\t\t\t(0x01b0)\n#define IPIPE_D2F_2ND_EDG_MAX\t\t\t\t(0x01b4)\n\n#define IPIPE_GIC_EN\t\t\t\t\t(0x01b8)\n#define IPIPE_GIC_TYP\t\t\t\t\t(0x01bc)\n#define IPIPE_GIC_GAN\t\t\t\t\t(0x01c0)\n#define IPIPE_GIC_NFGAIN\t\t\t\t(0x01c4)\n#define IPIPE_GIC_THR\t\t\t\t\t(0x01c8)\n#define IPIPE_GIC_SLP\t\t\t\t\t(0x01cc)\n\n#define IPIPE_WB2_OFT_R\t\t\t\t\t(0x01d0)\n#define IPIPE_WB2_OFT_GR\t\t\t\t(0x01d4)\n#define IPIPE_WB2_OFT_GB\t\t\t\t(0x01d8)\n#define IPIPE_WB2_OFT_B\t\t\t\t\t(0x01dc)\n\n#define IPIPE_WB2_WGN_R\t\t\t\t\t(0x01e0)\n#define IPIPE_WB2_WGN_GR\t\t\t\t(0x01e4)\n#define IPIPE_WB2_WGN_GB\t\t\t\t(0x01e8)\n#define IPIPE_WB2_WGN_B\t\t\t\t\t(0x01ec)\n\n#define IPIPE_CFA_MODE\t\t\t\t\t(0x01f0)\n#define IPIPE_CFA_2DIR_HPF_THR\t\t\t\t(0x01f4)\n#define IPIPE_CFA_2DIR_HPF_SLP\t\t\t\t(0x01f8)\n#define IPIPE_CFA_2DIR_MIX_THR\t\t\t\t(0x01fc)\n#define IPIPE_CFA_2DIR_MIX_SLP\t\t\t\t(0x0200)\n#define IPIPE_CFA_2DIR_DIR_TRH\t\t\t\t(0x0204)\n#define IPIPE_CFA_2DIR_DIR_SLP\t\t\t\t(0x0208)\n#define IPIPE_CFA_2DIR_NDWT\t\t\t\t(0x020c)\n#define IPIPE_CFA_MONO_HUE_FRA\t\t\t\t(0x0210)\n#define IPIPE_CFA_MONO_EDG_THR\t\t\t\t(0x0214)\n#define IPIPE_CFA_MONO_THR_MIN\t\t\t\t(0x0218)\n\n#define IPIPE_CFA_MONO_THR_SLP\t\t\t\t(0x021c)\n#define IPIPE_CFA_MONO_SLP_MIN\t\t\t\t(0x0220)\n#define IPIPE_CFA_MONO_SLP_SLP\t\t\t\t(0x0224)\n#define IPIPE_CFA_MONO_LPWT\t\t\t\t(0x0228)\n\n#define IPIPE_RGB1_MUL_RR\t\t\t\t(0x022c)\n#define IPIPE_RGB1_MUL_GR\t\t\t\t(0x0230)\n#define IPIPE_RGB1_MUL_BR\t\t\t\t(0x0234)\n#define IPIPE_RGB1_MUL_RG\t\t\t\t(0x0238)\n#define IPIPE_RGB1_MUL_GG\t\t\t\t(0x023c)\n#define IPIPE_RGB1_MUL_BG\t\t\t\t(0x0240)\n#define IPIPE_RGB1_MUL_RB\t\t\t\t(0x0244)\n#define IPIPE_RGB1_MUL_GB\t\t\t\t(0x0248)\n#define IPIPE_RGB1_MUL_BB\t\t\t\t(0x024c)\n#define IPIPE_RGB1_OFT_OR\t\t\t\t(0x0250)\n#define IPIPE_RGB1_OFT_OG\t\t\t\t(0x0254)\n#define IPIPE_RGB1_OFT_OB\t\t\t\t(0x0258)\n#define IPIPE_GMM_CFG\t\t\t\t\t(0x025c)\n#define IPIPE_RGB2_MUL_RR\t\t\t\t(0x0260)\n#define IPIPE_RGB2_MUL_GR\t\t\t\t(0x0264)\n#define IPIPE_RGB2_MUL_BR\t\t\t\t(0x0268)\n#define IPIPE_RGB2_MUL_RG\t\t\t\t(0x026c)\n#define IPIPE_RGB2_MUL_GG\t\t\t\t(0x0270)\n#define IPIPE_RGB2_MUL_BG\t\t\t\t(0x0274)\n#define IPIPE_RGB2_MUL_RB\t\t\t\t(0x0278)\n#define IPIPE_RGB2_MUL_GB\t\t\t\t(0x027c)\n#define IPIPE_RGB2_MUL_BB\t\t\t\t(0x0280)\n#define IPIPE_RGB2_OFT_OR\t\t\t\t(0x0284)\n#define IPIPE_RGB2_OFT_OG\t\t\t\t(0x0288)\n#define IPIPE_RGB2_OFT_OB\t\t\t\t(0x028c)\n\n#define IPIPE_YUV_ADJ\t\t\t\t\t(0x0294)\n#define IPIPE_YUV_MUL_RY\t\t\t\t(0x0298)\n#define IPIPE_YUV_MUL_GY\t\t\t\t(0x029c)\n#define IPIPE_YUV_MUL_BY\t\t\t\t(0x02a0)\n#define IPIPE_YUV_MUL_RCB\t\t\t\t(0x02a4)\n#define IPIPE_YUV_MUL_GCB\t\t\t\t(0x02a8)\n#define IPIPE_YUV_MUL_BCB\t\t\t\t(0x02ac)\n#define IPIPE_YUV_MUL_RCR\t\t\t\t(0x02b0)\n#define IPIPE_YUV_MUL_GCR\t\t\t\t(0x02b4)\n#define IPIPE_YUV_MUL_BCR\t\t\t\t(0x02b8)\n#define IPIPE_YUV_OFT_Y\t\t\t\t\t(0x02bc)\n#define IPIPE_YUV_OFT_CB\t\t\t\t(0x02c0)\n#define IPIPE_YUV_OFT_CR\t\t\t\t(0x02c4)\n\n#define IPIPE_YUV_PHS\t\t\t\t\t(0x02c8)\n#define IPIPE_YUV_PHS_LPF\t\t\t\tBIT(1)\n#define IPIPE_YUV_PHS_POS\t\t\t\tBIT(0)\n\n#define IPIPE_YEE_EN\t\t\t\t\t(0x02d4)\n#define IPIPE_YEE_TYP\t\t\t\t\t(0x02d8)\n#define IPIPE_YEE_SHF\t\t\t\t\t(0x02dc)\n#define IPIPE_YEE_MUL_00\t\t\t\t(0x02e0)\n#define IPIPE_YEE_MUL_01\t\t\t\t(0x02e4)\n#define IPIPE_YEE_MUL_02\t\t\t\t(0x02e8)\n#define IPIPE_YEE_MUL_10\t\t\t\t(0x02ec)\n#define IPIPE_YEE_MUL_11\t\t\t\t(0x02f0)\n#define IPIPE_YEE_MUL_12\t\t\t\t(0x02f4)\n#define IPIPE_YEE_MUL_20\t\t\t\t(0x02f8)\n#define IPIPE_YEE_MUL_21\t\t\t\t(0x02fc)\n#define IPIPE_YEE_MUL_22\t\t\t\t(0x0300)\n#define IPIPE_YEE_THR\t\t\t\t\t(0x0304)\n#define IPIPE_YEE_E_GAN\t\t\t\t\t(0x0308)\n#define IPIPE_YEE_E_THR_1\t\t\t\t(0x030c)\n#define IPIPE_YEE_E_THR_2\t\t\t\t(0x0310)\n#define IPIPE_YEE_G_GAN\t\t\t\t\t(0x0314)\n#define IPIPE_YEE_G_OFT\t\t\t\t\t(0x0318)\n\n#define IPIPE_CAR_EN\t\t\t\t\t(0x031c)\n#define IPIPE_CAR_TYP\t\t\t\t\t(0x0320)\n#define IPIPE_CAR_SW\t\t\t\t\t(0x0324)\n#define IPIPE_CAR_HPF_TYP\t\t\t\t(0x0328)\n#define IPIPE_CAR_HPF_SHF\t\t\t\t(0x032c)\n#define IPIPE_CAR_HPF_THR\t\t\t\t(0x0330)\n#define IPIPE_CAR_GN1_GAN\t\t\t\t(0x0334)\n#define IPIPE_CAR_GN1_SHF\t\t\t\t(0x0338)\n#define IPIPE_CAR_GN1_MIN\t\t\t\t(0x033c)\n#define IPIPE_CAR_GN2_GAN\t\t\t\t(0x0340)\n#define IPIPE_CAR_GN2_SHF\t\t\t\t(0x0344)\n#define IPIPE_CAR_GN2_MIN\t\t\t\t(0x0348)\n#define IPIPE_CGS_EN\t\t\t\t\t(0x034c)\n#define IPIPE_CGS_GN1_L_THR\t\t\t\t(0x0350)\n#define IPIPE_CGS_GN1_L_GAIN\t\t\t\t(0x0354)\n#define IPIPE_CGS_GN1_L_SHF\t\t\t\t(0x0358)\n#define IPIPE_CGS_GN1_L_MIN\t\t\t\t(0x035c)\n#define IPIPE_CGS_GN1_H_THR\t\t\t\t(0x0360)\n#define IPIPE_CGS_GN1_H_GAIN\t\t\t\t(0x0364)\n#define IPIPE_CGS_GN1_H_SHF\t\t\t\t(0x0368)\n#define IPIPE_CGS_GN1_H_MIN\t\t\t\t(0x036c)\n#define IPIPE_CGS_GN2_L_THR\t\t\t\t(0x0370)\n#define IPIPE_CGS_GN2_L_GAIN\t\t\t\t(0x0374)\n#define IPIPE_CGS_GN2_L_SHF\t\t\t\t(0x0378)\n#define IPIPE_CGS_GN2_L_MIN\t\t\t\t(0x037c)\n\n#define IPIPE_BOX_EN\t\t\t\t\t(0x0380)\n#define IPIPE_BOX_MODE\t\t\t\t\t(0x0384)\n#define IPIPE_BOX_TYP\t\t\t\t\t(0x0388)\n#define IPIPE_BOX_SHF\t\t\t\t\t(0x038c)\n#define IPIPE_BOX_SDR_SAD_H\t\t\t\t(0x0390)\n#define IPIPE_BOX_SDR_SAD_L\t\t\t\t(0x0394)\n\n#define IPIPE_HST_EN\t\t\t\t\t(0x039c)\n#define IPIPE_HST_MODE\t\t\t\t\t(0x03a0)\n#define IPIPE_HST_SEL\t\t\t\t\t(0x03a4)\n#define IPIPE_HST_PARA\t\t\t\t\t(0x03a8)\n#define IPIPE_HST_0_VPS\t\t\t\t\t(0x03ac)\n#define IPIPE_HST_0_VSZ\t\t\t\t\t(0x03b0)\n#define IPIPE_HST_0_HPS\t\t\t\t\t(0x03b4)\n#define IPIPE_HST_0_HSZ\t\t\t\t\t(0x03b8)\n#define IPIPE_HST_1_VPS\t\t\t\t\t(0x03bc)\n#define IPIPE_HST_1_VSZ\t\t\t\t\t(0x03c0)\n#define IPIPE_HST_1_HPS\t\t\t\t\t(0x03c4)\n#define IPIPE_HST_1_HSZ\t\t\t\t\t(0x03c8)\n#define IPIPE_HST_2_VPS\t\t\t\t\t(0x03cc)\n#define IPIPE_HST_2_VSZ\t\t\t\t\t(0x03d0)\n#define IPIPE_HST_2_HPS\t\t\t\t\t(0x03d4)\n#define IPIPE_HST_2_HSZ\t\t\t\t\t(0x03d8)\n#define IPIPE_HST_3_VPS\t\t\t\t\t(0x03dc)\n#define IPIPE_HST_3_VSZ\t\t\t\t\t(0x03e0)\n#define IPIPE_HST_3_HPS\t\t\t\t\t(0x03e4)\n#define IPIPE_HST_3_HSZ\t\t\t\t\t(0x03e8)\n#define IPIPE_HST_TBL\t\t\t\t\t(0x03ec)\n#define IPIPE_HST_MUL_R\t\t\t\t\t(0x03f0)\n#define IPIPE_HST_MUL_GR\t\t\t\t(0x03f4)\n#define IPIPE_HST_MUL_GB\t\t\t\t(0x03f8)\n#define IPIPE_HST_MUL_B\t\t\t\t\t(0x03fc)\n\n#define IPIPE_BSC_EN\t\t\t\t\t(0x0400)\n#define IPIPE_BSC_MODE\t\t\t\t\t(0x0404)\n#define IPIPE_BSC_TYP\t\t\t\t\t(0x0408)\n#define IPIPE_BSC_ROW_VCT\t\t\t\t(0x040c)\n#define IPIPE_BSC_ROW_SHF\t\t\t\t(0x0410)\n#define IPIPE_BSC_ROW_VPO\t\t\t\t(0x0414)\n#define IPIPE_BSC_ROW_VNU\t\t\t\t(0x0418)\n#define IPIPE_BSC_ROW_VSKIP\t\t\t\t(0x041c)\n#define IPIPE_BSC_ROW_HPO\t\t\t\t(0x0420)\n#define IPIPE_BSC_ROW_HNU\t\t\t\t(0x0424)\n#define IPIPE_BSC_ROW_HSKIP\t\t\t\t(0x0428)\n#define IPIPE_BSC_COL_VCT\t\t\t\t(0x042c)\n#define IPIPE_BSC_COL_SHF\t\t\t\t(0x0430)\n#define IPIPE_BSC_COL_VPO\t\t\t\t(0x0434)\n#define IPIPE_BSC_COL_VNU\t\t\t\t(0x0438)\n#define IPIPE_BSC_COL_VSKIP\t\t\t\t(0x043c)\n#define IPIPE_BSC_COL_HPO\t\t\t\t(0x0440)\n#define IPIPE_BSC_COL_HNU\t\t\t\t(0x0444)\n#define IPIPE_BSC_COL_HSKIP\t\t\t\t(0x0448)\n\n#define IPIPE_BSC_EN\t\t\t\t\t(0x0400)\n\n \n#define RSZ_REVISION\t\t\t\t\t(0x0000)\n#define RSZ_SYSCONFIG\t\t\t\t\t(0x0004)\n#define RSZ_SYSCONFIG_RSZB_CLK_EN\t\t\tBIT(9)\n#define RSZ_SYSCONFIG_RSZA_CLK_EN\t\t\tBIT(8)\n\n#define RSZ_IN_FIFO_CTRL\t\t\t\t(0x000c)\n#define RSZ_IN_FIFO_CTRL_THRLD_LOW_MASK\t\t\t(0x1ff << 16)\n#define RSZ_IN_FIFO_CTRL_THRLD_LOW_SHIFT\t\t16\n#define RSZ_IN_FIFO_CTRL_THRLD_HIGH_MASK\t\t(0x1ff << 0)\n#define RSZ_IN_FIFO_CTRL_THRLD_HIGH_SHIFT\t\t0\n\n#define RSZ_FRACDIV\t\t\t\t\t(0x0008)\n#define RSZ_FRACDIV_MASK\t\t\t\t(0xffff)\n\n#define RSZ_SRC_EN\t\t\t\t\t(0x0020)\n#define RSZ_SRC_EN_SRC_EN\t\t\t\tBIT(0)\n\n#define RSZ_SRC_MODE\t\t\t\t\t(0x0024)\n#define RSZ_SRC_MODE_OST\t\t\t\tBIT(0)\n#define RSZ_SRC_MODE_WRT\t\t\t\tBIT(1)\n\n#define RSZ_SRC_FMT0\t\t\t\t\t(0x0028)\n#define RSZ_SRC_FMT0_BYPASS\t\t\t\tBIT(1)\n#define RSZ_SRC_FMT0_SEL\t\t\t\tBIT(0)\n\n#define RSZ_SRC_FMT1\t\t\t\t\t(0x002c)\n#define RSZ_SRC_FMT1_IN420\t\t\t\tBIT(1)\n\n#define RSZ_SRC_VPS\t\t\t\t\t(0x0030)\n#define RSZ_SRC_VSZ\t\t\t\t\t(0x0034)\n#define RSZ_SRC_HPS\t\t\t\t\t(0x0038)\n#define RSZ_SRC_HSZ\t\t\t\t\t(0x003c)\n#define RSZ_DMA_RZA\t\t\t\t\t(0x0040)\n#define RSZ_DMA_RZB\t\t\t\t\t(0x0044)\n#define RSZ_DMA_STA\t\t\t\t\t(0x0048)\n#define RSZ_GCK_MMR\t\t\t\t\t(0x004c)\n#define RSZ_GCK_MMR_MMR\t\t\t\t\tBIT(0)\n\n#define RSZ_GCK_SDR\t\t\t\t\t(0x0054)\n#define RSZ_GCK_SDR_CORE\t\t\t\tBIT(0)\n\n#define RSZ_IRQ_RZA\t\t\t\t\t(0x0058)\n#define RSZ_IRQ_RZA_MASK\t\t\t\t(0x1fff)\n\n#define RSZ_IRQ_RZB\t\t\t\t\t(0x005c)\n#define RSZ_IRQ_RZB_MASK\t\t\t\t(0x1fff)\n\n#define RSZ_YUV_Y_MIN\t\t\t\t\t(0x0060)\n#define RSZ_YUV_Y_MAX\t\t\t\t\t(0x0064)\n#define RSZ_YUV_C_MIN\t\t\t\t\t(0x0068)\n#define RSZ_YUV_C_MAX\t\t\t\t\t(0x006c)\n\n#define RSZ_SEQ\t\t\t\t\t\t(0x0074)\n#define RSZ_SEQ_HRVB\t\t\t\t\tBIT(2)\n#define RSZ_SEQ_HRVA\t\t\t\t\tBIT(0)\n\n#define RZA_EN\t\t\t\t\t\t(0x0078)\n#define RZA_MODE\t\t\t\t\t(0x007c)\n#define RZA_MODE_ONE_SHOT\t\t\t\tBIT(0)\n\n#define RZA_420\t\t\t\t\t\t(0x0080)\n#define RZA_I_VPS\t\t\t\t\t(0x0084)\n#define RZA_I_HPS\t\t\t\t\t(0x0088)\n#define RZA_O_VSZ\t\t\t\t\t(0x008c)\n#define RZA_O_HSZ\t\t\t\t\t(0x0090)\n#define RZA_V_PHS_Y\t\t\t\t\t(0x0094)\n#define RZA_V_PHS_C\t\t\t\t\t(0x0098)\n#define RZA_V_DIF\t\t\t\t\t(0x009c)\n#define RZA_V_TYP\t\t\t\t\t(0x00a0)\n#define RZA_V_LPF\t\t\t\t\t(0x00a4)\n#define RZA_H_PHS\t\t\t\t\t(0x00a8)\n#define RZA_H_DIF\t\t\t\t\t(0x00b0)\n#define RZA_H_TYP\t\t\t\t\t(0x00b4)\n#define RZA_H_LPF\t\t\t\t\t(0x00b8)\n#define RZA_DWN_EN\t\t\t\t\t(0x00bc)\n#define RZA_SDR_Y_BAD_H\t\t\t\t\t(0x00d0)\n#define RZA_SDR_Y_BAD_L\t\t\t\t\t(0x00d4)\n#define RZA_SDR_Y_SAD_H\t\t\t\t\t(0x00d8)\n#define RZA_SDR_Y_SAD_L\t\t\t\t\t(0x00dc)\n#define RZA_SDR_Y_OFT\t\t\t\t\t(0x00e0)\n#define RZA_SDR_Y_PTR_S\t\t\t\t\t(0x00e4)\n#define RZA_SDR_Y_PTR_E\t\t\t\t\t(0x00e8)\n#define RZA_SDR_C_BAD_H\t\t\t\t\t(0x00ec)\n#define RZA_SDR_C_BAD_L\t\t\t\t\t(0x00f0)\n#define RZA_SDR_C_SAD_H\t\t\t\t\t(0x00f4)\n#define RZA_SDR_C_SAD_L\t\t\t\t\t(0x00f8)\n#define RZA_SDR_C_OFT\t\t\t\t\t(0x00fc)\n#define RZA_SDR_C_PTR_S\t\t\t\t\t(0x0100)\n#define RZA_SDR_C_PTR_E\t\t\t\t\t(0x0104)\n\n#define RZB_EN\t\t\t\t\t\t(0x0108)\n#define RZB_MODE\t\t\t\t\t(0x010c)\n#define RZB_420\t\t\t\t\t\t(0x0110)\n#define RZB_I_VPS\t\t\t\t\t(0x0114)\n#define RZB_I_HPS\t\t\t\t\t(0x0118)\n#define RZB_O_VSZ\t\t\t\t\t(0x011c)\n#define RZB_O_HSZ\t\t\t\t\t(0x0120)\n\n#define RZB_V_DIF\t\t\t\t\t(0x012c)\n#define RZB_V_TYP\t\t\t\t\t(0x0130)\n#define RZB_V_LPF\t\t\t\t\t(0x0134)\n\n#define RZB_H_DIF\t\t\t\t\t(0x0140)\n#define RZB_H_TYP\t\t\t\t\t(0x0144)\n#define RZB_H_LPF\t\t\t\t\t(0x0148)\n\n#define RZB_SDR_Y_BAD_H\t\t\t\t\t(0x0160)\n#define RZB_SDR_Y_BAD_L\t\t\t\t\t(0x0164)\n#define RZB_SDR_Y_SAD_H\t\t\t\t\t(0x0168)\n#define RZB_SDR_Y_SAD_L\t\t\t\t\t(0x016c)\n#define RZB_SDR_Y_OFT\t\t\t\t\t(0x0170)\n#define RZB_SDR_Y_PTR_S\t\t\t\t\t(0x0174)\n#define RZB_SDR_Y_PTR_E\t\t\t\t\t(0x0178)\n#define RZB_SDR_C_BAD_H\t\t\t\t\t(0x017c)\n#define RZB_SDR_C_BAD_L\t\t\t\t\t(0x0180)\n#define RZB_SDR_C_SAD_H\t\t\t\t\t(0x0184)\n#define RZB_SDR_C_SAD_L\t\t\t\t\t(0x0188)\n\n#define RZB_SDR_C_PTR_S\t\t\t\t\t(0x0190)\n#define RZB_SDR_C_PTR_E\t\t\t\t\t(0x0194)\n\n \n#define RSZ_EN_EN\t\t\t\t\tBIT(0)\n\n#define RSZ_420_CEN\t\t\t\t\tBIT(1)\n#define RSZ_420_YEN\t\t\t\t\tBIT(0)\n\n#define RSZ_I_VPS_MASK\t\t\t\t\t(0x1fff)\n\n#define RSZ_I_HPS_MASK\t\t\t\t\t(0x1fff)\n\n#define RSZ_O_VSZ_MASK\t\t\t\t\t(0x1fff)\n\n#define RSZ_O_HSZ_MASK\t\t\t\t\t(0x1ffe)\n\n#define RSZ_V_PHS_Y_MASK\t\t\t\t(0x3fff)\n\n#define RSZ_V_PHS_C_MASK\t\t\t\t(0x3fff)\n\n#define RSZ_V_DIF_MASK\t\t\t\t\t(0x3fff)\n\n#define RSZ_V_TYP_C\t\t\t\t\tBIT(1)\n#define RSZ_V_TYP_Y\t\t\t\t\tBIT(0)\n\n#define RSZ_V_LPF_C_MASK\t\t\t\t(0x3f << 6)\n#define RSZ_V_LPF_C_SHIFT\t\t\t\t6\n#define RSZ_V_LPF_Y_MASK\t\t\t\t(0x3f << 0)\n#define RSZ_V_LPF_Y_SHIFT\t\t\t\t0\n\n#define RSZ_H_PHS_MASK\t\t\t\t\t(0x3fff)\n\n#define RSZ_H_DIF_MASK\t\t\t\t\t(0x3fff)\n\n#define RSZ_H_TYP_C\t\t\t\t\tBIT(1)\n#define RSZ_H_TYP_Y\t\t\t\t\tBIT(0)\n\n#define RSZ_H_LPF_C_MASK\t\t\t\t(0x3f << 6)\n#define RSZ_H_LPF_C_SHIFT\t\t\t\t6\n#define RSZ_H_LPF_Y_MASK\t\t\t\t(0x3f << 0)\n#define RSZ_H_LPF_Y_SHIFT\t\t\t\t0\n\n#define RSZ_DWN_EN_DWN_EN\t\t\t\tBIT(0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}