

================================================================
== Vivado HLS Report for 'Padding'
================================================================
* Date:           Mon Jan  7 16:14:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.015|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  105|  105|  105|  105|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  104|  104|        26|          -|          -|     4|    no    |
        | + Loop 1.1      |   24|   24|         6|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |    4|    4|         2|          -|          -|     2|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    194|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     90|
|Register         |        -|      -|      37|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      37|    284|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |c_fu_202_p2          |     +    |      0|  0|  10|           2|           1|
    |i_fu_122_p2          |     +    |      0|  0|  12|           3|           1|
    |j_fu_146_p2          |     +    |      0|  0|  12|           3|           1|
    |tmp3_fu_190_p2       |     +    |      0|  0|  12|           3|           3|
    |tmp4_fu_239_p2       |     +    |      0|  0|  32|           3|           3|
    |tmp_10_fu_221_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_13_fu_245_p2     |     +    |      0|  0|  32|           3|           3|
    |exitcond1_fu_140_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_116_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_fu_196_p2   |   icmp   |      0|  0|   9|           2|           3|
    |p_not1_fu_158_p2     |   icmp   |      0|  0|   9|           3|           2|
    |p_not_fu_134_p2      |   icmp   |      0|  0|   9|           3|           2|
    |tmp_9_fu_152_p2      |   icmp   |      0|  0|   9|           3|           1|
    |tmp_s_fu_128_p2      |   icmp   |      0|  0|   9|           3|           1|
    |brmerge2_fu_174_p2   |    or    |      0|  0|   2|           1|           1|
    |tmp1_fu_169_p2       |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_164_p2        |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 194|          45|          37|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  33|          6|    1|          6|
    |p_x_assign_reg_78         |   9|          2|    3|          6|
    |p_y_assign_reg_90         |   9|          2|    3|          6|
    |p_z_assign_reg_101        |   9|          2|    2|          4|
    |padd_out_data_V_address0  |  15|          3|    5|         15|
    |padd_out_data_V_d0        |  15|          3|   16|         48|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  90|         18|   30|         85|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  5|   0|    5|          0|
    |brmerge2_reg_286          |  1|   0|    1|          0|
    |c_reg_303                 |  2|   0|    2|          0|
    |i_reg_263                 |  3|   0|    3|          0|
    |j_reg_281                 |  3|   0|    3|          0|
    |p_not_reg_273             |  1|   0|    1|          0|
    |p_x_assign_cast6_reg_255  |  3|   0|    5|          2|
    |p_x_assign_reg_78         |  3|   0|    3|          0|
    |p_y_assign_reg_90         |  3|   0|    3|          0|
    |p_z_assign_reg_101        |  2|   0|    2|          0|
    |tmp3_reg_295              |  3|   0|    3|          0|
    |tmp_11_reg_308            |  5|   0|   64|         59|
    |tmp_27_reg_290            |  2|   0|    2|          0|
    |tmp_s_reg_268             |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 37|   0|   98|         61|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                                           |  in |    1| ap_ctrl_hs |                 Padding                | return value |
|ap_rst                                           |  in |    1| ap_ctrl_hs |                 Padding                | return value |
|ap_start                                         |  in |    1| ap_ctrl_hs |                 Padding                | return value |
|ap_done                                          | out |    1| ap_ctrl_hs |                 Padding                | return value |
|ap_idle                                          | out |    1| ap_ctrl_hs |                 Padding                | return value |
|ap_ready                                         | out |    1| ap_ctrl_hs |                 Padding                | return value |
|conv_layer1_2_2_2_1_2_2_2_input_data_V_address0  | out |    3|  ap_memory | conv_layer1_2_2_2_1_2_2_2_input_data_V |     array    |
|conv_layer1_2_2_2_1_2_2_2_input_data_V_ce0       | out |    1|  ap_memory | conv_layer1_2_2_2_1_2_2_2_input_data_V |     array    |
|conv_layer1_2_2_2_1_2_2_2_input_data_V_q0        |  in |   16|  ap_memory | conv_layer1_2_2_2_1_2_2_2_input_data_V |     array    |
|padd_out_data_V_address0                         | out |    5|  ap_memory |             padd_out_data_V            |     array    |
|padd_out_data_V_ce0                              | out |    1|  ap_memory |             padd_out_data_V            |     array    |
|padd_out_data_V_we0                              | out |    1|  ap_memory |             padd_out_data_V            |     array    |
|padd_out_data_V_d0                               | out |   16|  ap_memory |             padd_out_data_V            |     array    |
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+

