% Encoding: UTF-8

@Article{Rossi2017,
  author    = {Davide Rossi and Antonio Pullini and Igor Loi and Michael Gautschi and Frank Kagan Gurkaynak and Adam Teman and Jeremy Constantin and Andreas Burg and Ivan Miro-Panades and Edith Beigne and Fabien Clermidy and Philippe Flatresse and Luca Benini},
  journal   = {{IEEE} Micro},
  title     = {{Energy-Efficient Near-Threshold Parallel Computing: The {PULPv}2 Cluster}},
  year      = {2017},
  month     = {sep},
  number    = {5},
  pages     = {20--31},
  volume    = {37},
  doi       = {10.1109/mm.2017.3711645},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
}

@InProceedings{Senousy2016,
  author    = {Reem El Senousy and Sameh Ibrahim and Wagdy Anis},
  booktitle = {2016 28th International Conference on Microelectronics ({ICM})},
  title     = {Stability analysis and design methodology of near-threshold {6T} {SRAM} cells},
  year      = {2016},
  month     = {dec},
  publisher = {{IEEE}},
  doi       = {10.1109/icm.2016.7847856},
}

@Article{De2017,
  author    = {Vivek De and Sriram Vangal and Ram Krishnamurthy},
  journal   = {{IEEE} Design {\&} Test},
  title     = {{Near Threshold Voltage ({NTV}) Computing: Computing in the Dark Silicon Era}},
  year      = {2017},
  month     = {apr},
  number    = {2},
  pages     = {24--30},
  volume    = {34},
  doi       = {10.1109/mdat.2016.2573593},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
}

@Article{Dreslinski2010,
  author    = {Ronald G. Dreslinski and Michael Wieckowski and David Blaauw and Dennis Sylvester and Trevor Mudge},
  journal   = {Proceedings of the {IEEE}},
  title     = {{Near-Threshold Computing: Reclaiming Moore{\textquotesingle}s Law Through Energy Efficient Integrated Circuits}},
  year      = {2010},
  month     = {feb},
  number    = {2},
  pages     = {253--266},
  volume    = {98},
  doi       = {10.1109/jproc.2009.2034764},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
}

@Article{Pinckney2017,
  author    = {Nathaniel Pinckney and Supreet Jeloka and Ron Dreslinski and Trevor Mudge and Dennis Sylvester and David Blaauw and Lucian Shifren and Brian Cline and Saurabh Sinha},
  journal   = {{IEEE} Design {\&} Test},
  title     = {{Impact of {FinFET} on Near-Threshold Voltage Scalability}},
  year      = {2017},
  month     = {apr},
  number    = {2},
  pages     = {31--38},
  volume    = {34},
  doi       = {10.1109/mdat.2016.2630303},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
}

@Article{Golanbari2020,
  author    = {Mohammad Saber Golanbari and Saman Kiamehr and Fabian Oboril and Anteneh Gebregiorgis and Mehdi B. Tahoori},
  journal   = {{IEEE} Transactions on Very Large Scale Integration ({VLSI}) Systems},
  title     = {{Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation}},
  year      = {2020},
  month     = {feb},
  number    = {2},
  pages     = {443--455},
  volume    = {28},
  doi       = {10.1109/tvlsi.2019.2945026},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
}

@Article{Turi2017,
  author    = {Michael A. Turi and Jos{\'{e}} G. Delgado-Frias},
  journal   = {Integration},
  title     = {{Full-{VDD} and near-threshold performance of 8T {FinFET} {SRAM} cells}},
  year      = {2017},
  month     = {mar},
  pages     = {169--183},
  volume    = {57},
  doi       = {10.1016/j.vlsi.2016.12.003},
  publisher = {Elsevier {BV}},
}

@Article{Zhou2012,
  author    = {Jun Zhou and Senthil Jayapal and Ben Busze and Li Huang and Jan Stuyt},
  journal   = {{IEEE} Transactions on Circuits and Systems I: Regular Papers},
  title     = {{A 40 nm Dual-Width Standard Cell Library for Near/Sub-Threshold Operation}},
  year      = {2012},
  month     = {nov},
  number    = {11},
  pages     = {2569--2577},
  volume    = {59},
  doi       = {10.1109/tcsi.2012.2190674},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
}

@Article{Gupta2019,
  author    = {Shourya Gupta and Kirti Gupta and Benton H. Calhoun and Neeta Pandey},
  journal   = {{IEEE} Transactions on Circuits and Systems I: Regular Papers},
  title     = {{Low-Power Near-Threshold 10T {SRAM} Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm {CMOS}}},
  year      = {2019},
  month     = {mar},
  number    = {3},
  pages     = {978--988},
  volume    = {66},
  doi       = {10.1109/tcsi.2018.2876785},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
}

@Article{Gebregiorgis2019,
  author    = {Anteneh Gebregiorgis and Rajendra Bishnoi and Mehdi B. Tahoori},
  journal   = {{IEEE} Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  title     = {{A Comprehensive Reliability Analysis Framework for {NTC} Caches: A System to Device Approach}},
  year      = {2019},
  month     = {mar},
  number    = {3},
  pages     = {439--452},
  volume    = {38},
  doi       = {10.1109/tcad.2018.2818691},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
}

@Article{Chang2008,
  author    = {Leland Chang and Robert K. Montoye and Yutaka Nakamura and Kevin A. Batson and Richard J. Eickemeyer and Robert H. Dennard and Wilfried Haensch and Damir Jamsek},
  journal   = {{IEEE} Journal of Solid-State Circuits},
  title     = {{An 8T-{SRAM} for Variability Tolerance and Low-Voltage Operation in High-Performance Caches}},
  year      = {2008},
  month     = {apr},
  number    = {4},
  pages     = {956--963},
  volume    = {43},
  doi       = {10.1109/jssc.2007.917509},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
}

@Article{Cho2020,
  author    = {Keonhee Cho and Juhyun Park and Tae Woo Oh and Seong-Ook Jung},
  journal   = {{IEEE} Transactions on Circuits and Systems I: Regular Papers},
  title     = {{One-Sided Schmitt-Trigger-Based 9T {SRAM} Cell for Near-Threshold Operation}},
  year      = {2020},
  month     = {may},
  number    = {5},
  pages     = {1551--1561},
  volume    = {67},
  doi       = {10.1109/tcsi.2020.2964903},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
}

@Book{Tietze2019,
  author    = {Tietze, Ulrich and Schenk, Christoph and Gamm, Eberhard},
  publisher = {Springer-Verlag GmbH},
  title     = {Halbleiter-Schaltungstechnik},
  year      = {2019},
  edition   = {16},
  isbn      = {3662485532},
  month     = jul,
  ean       = {9783662485538},
}

@Misc{6t,
  author       = {Inductiveload},
  howpublished = {{\url{https://commons.wikimedia.org/wiki/File:SRAM_Cell_(6_Transistors).svg}}},
  month        = jan,
  note         = {Wikimedia Commons},
  title        = {{SRAM Cell (6 Transistors)}},
  year         = {2009},
}

@InProceedings{8t,
  author    = {Dhananjaya Tripathy and Tarangini Manasneha and Varun Das},
  booktitle = {2017 2nd {IEEE} International Conference on Recent Trends in Electronics, Information {\&} Communication Technology ({RTEICT})},
  title     = {A single-ended {TG} based 8T {SRAM} cell with increased data stability and less delay},
  year      = {2017},
  month     = {may},
  publisher = {{IEEE}},
  doi       = {10.1109/rteict.2017.8256805},
}

@Book{Flynn2011,
  author    = {Michael J. Flynn and Wayne Luk},
  publisher = {John Wiley \& Sons},
  title     = {Computer System Design},
  year      = {2011},
  isbn      = {0470643366},
  month     = aug,
  ean       = {9780470643365},
}

@Article{Calhoun2007,
  author    = {Benton Highsmith Calhoun and Anantha P. Chandrakasan},
  journal   = {{IEEE} Journal of Solid-State Circuits},
  title     = {A 256-kb 65-nm Sub-threshold {SRAM} Design for Ultra-Low-Voltage Operation},
  year      = {2007},
  month     = {mar},
  number    = {3},
  pages     = {680--688},
  volume    = {42},
  doi       = {10.1109/jssc.2006.891726},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
}

@Article{Pasandi2015,
  author    = {Ghasem Pasandi and Sied Mehdi Fakhraie},
  journal   = {{IEEE} Transactions on Very Large Scale Integration ({VLSI}) Systems},
  title     = {A 256-kb 9T Near-Threshold {SRAM} With 1k Cells per Bitline and Enhanced Write and Read Operations},
  year      = {2015},
  month     = {nov},
  number    = {11},
  pages     = {2438--2446},
  volume    = {23},
  doi       = {10.1109/tvlsi.2014.2377518},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
}

@Article{Kim2008,
  author    = {Tae-Hyoung Kim and Jason Liu and John Keane and Chris H. Kim},
  journal   = {{IEEE} Journal of Solid-State Circuits},
  title     = {A 0.2 V, 480 kb Subthreshold {SRAM} With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing},
  year      = {2008},
  number    = {2},
  pages     = {518--529},
  volume    = {43},
  doi       = {10.1109/jssc.2007.914328},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
}

@Article{Nayak2018,
  author    = {Debasish Nayak and Debiprasad Priyabrata Acharya and Prakash Kumar Rout and Umakanta Nanda},
  journal   = {Microelectronics Journal},
  title     = {A high stable 8T-{SRAM} with bit interleaving capability for minimization of soft error rate},
  year      = {2018},
  month     = {mar},
  pages     = {43--51},
  volume    = {73},
  doi       = {10.1016/j.mejo.2018.01.008},
  publisher = {Elsevier {BV}},
}

@Comment{jabref-meta: databaseType:bibtex;}
