/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.49
Hash     : f5c26b6
Date     : May  8 2024
Type     : Engineering
Log Time   : Wed May  8 13:09:27 2024 GMT
#Timing report of worst 21 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by ff_inst1.clk)
Endpoint  : out:ram_out.outpad[0] (.output clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                              0.000     0.000
clock source latency                                                                        0.000     0.000
ff_inst1.clk.inpad[0] (.input)                                                              0.000     0.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
ram_out.in[1] (.names)                                                                      0.890     2.074
ram_out.out[0] (.names)                                                                     0.197     2.271
out:ram_out.outpad[0] (.output)                                                             0.890     3.161
data arrival time                                                                                     3.161

clock ff_inst1.clk (rise edge)                                                              5.000     5.000
clock source latency                                                                        0.000     5.000
clock uncertainty                                                                           0.000     5.000
output external delay                                                                      -1.000     4.000
data required time                                                                                    4.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.000
data arrival time                                                                                    -3.161
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.839


#Path 2
Startpoint: i_buf_mux1_sel.inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : out:$iopadmap$Cout.outpad[0] (.output clocked by ff_inst1.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                   0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
i_buf_mux1_sel.inpad[0] (.input)                                 0.000     1.000
$iopadmap$Cout.in[0] (.names)                                    0.890     1.890
$iopadmap$Cout.out[0] (.names)                                   0.218     2.109
out:$iopadmap$Cout.outpad[0] (.output)                           0.890     2.999
data arrival time                                                          2.999

clock ff_inst1.clk (rise edge)                                   5.000     5.000
clock source latency                                             0.000     5.000
clock uncertainty                                                0.000     5.000
output external delay                                           -1.000     4.000
data required time                                                         4.000
--------------------------------------------------------------------------------
data required time                                                         4.000
data arrival time                                                         -2.999
--------------------------------------------------------------------------------
slack (MET)                                                                1.001


#Path 3
Startpoint: i_buf_mux1_sel.inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : out:$iopadmap$out.outpad[0] (.output clocked by ff_inst1.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                   0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
i_buf_mux1_sel.inpad[0] (.input)                                 0.000     1.000
$iopadmap$out.in[0] (.names)                                     0.890     1.890
$iopadmap$out.out[0] (.names)                                    0.218     2.109
out:$iopadmap$out.outpad[0] (.output)                            0.890     2.999
data arrival time                                                          2.999

clock ff_inst1.clk (rise edge)                                   5.000     5.000
clock source latency                                             0.000     5.000
clock uncertainty                                                0.000     5.000
output external delay                                           -1.000     4.000
data required time                                                         4.000
--------------------------------------------------------------------------------
data required time                                                         4.000
data arrival time                                                         -2.999
--------------------------------------------------------------------------------
slack (MET)                                                                1.001


#Path 4
Startpoint: $auto$rs_design_edit.cc:332:add_wire_btw_prims$796.inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$797.outpad[0] (.output clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             1.000     1.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$796.inpad[0] (.input)                             0.000     1.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$797.in[0] (.names)                                0.890     1.890
$auto$rs_design_edit.cc:332:add_wire_btw_prims$797.out[0] (.names)                               0.218     2.109
out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$797.outpad[0] (.output)                       0.890     2.999
data arrival time                                                                                          2.999

clock ff_inst1.clk (rise edge)                                                                   5.000     5.000
clock source latency                                                                             0.000     5.000
clock uncertainty                                                                                0.000     5.000
output external delay                                                                           -1.000     4.000
data required time                                                                                         4.000
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         4.000
data arrival time                                                                                         -2.999
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                1.001


#Path 5
Startpoint: ff_inst1.Q.Q[0] (dffre clocked by ff_inst1.clk)
Endpoint  : out:ff_inst1.Q.outpad[0] (.output clocked by ff_inst1.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                   0.000     0.000
clock source latency                                             0.000     0.000
ff_inst1.clk.inpad[0] (.input)                                   0.000     0.000
ff_inst1.Q.C[0] (dffre)                                          0.890     0.890
ff_inst1.Q.Q[0] (dffre) [clock-to-output]                        0.154     1.044
out:ff_inst1.Q.outpad[0] (.output)                               0.890     1.935
data arrival time                                                          1.935

clock ff_inst1.clk (rise edge)                                   5.000     5.000
clock source latency                                             0.000     5.000
clock uncertainty                                                0.000     5.000
output external delay                                           -1.000     4.000
data required time                                                         4.000
--------------------------------------------------------------------------------
data required time                                                         4.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (MET)                                                                2.065


#Path 6
Startpoint: rst.inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : ff_inst1.Q.D[0] (dffre clocked by ff_inst1.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                   0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
rst.inpad[0] (.input)                                            0.000     1.000
$abc$378$li2_li2.in[0] (.names)                                  0.890     1.890
$abc$378$li2_li2.out[0] (.names)                                 0.218     2.109
ff_inst1.Q.D[0] (dffre)                                          0.890     2.999
data arrival time                                                          2.999

clock ff_inst1.clk (rise edge)                                   5.000     5.000
clock source latency                                             0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                   0.000     5.000
ff_inst1.Q.C[0] (dffre)                                          0.890     5.890
clock uncertainty                                                0.000     5.890
cell setup time                                                 -0.032     5.859
data required time                                                         5.859
--------------------------------------------------------------------------------
data required time                                                         5.859
data arrival time                                                         -2.999
--------------------------------------------------------------------------------
slack (MET)                                                                2.860


#Path 7
Startpoint: ram_inst.we.inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].WEN_B1[0] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                            0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      1.000     1.000
ram_inst.we.inpad[0] (.input)                                                             0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].WEN_B1[0] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                   1.890

clock ff_inst1.clk (rise edge)                                                            5.000     5.000
clock source latency                                                                      0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                            0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_B1[0] (RS_TDP36K)                       0.890     5.890
clock uncertainty                                                                         0.000     5.890
cell setup time                                                                          -0.231     5.660
data required time                                                                                  5.660
---------------------------------------------------------------------------------------------------------
data required time                                                                                  5.660
data arrival time                                                                                  -1.890
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         3.769


#Path 8
Startpoint: ram_inst.addr[3].inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                             0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       1.000     1.000
ram_inst.addr[3].inpad[0] (.input)                                                         0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                    1.890

clock ff_inst1.clk (rise edge)                                                             5.000     5.000
clock source latency                                                                       0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                             0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.890     5.890
clock uncertainty                                                                          0.000     5.890
cell setup time                                                                           -0.212     5.679
data required time                                                                                   5.679
----------------------------------------------------------------------------------------------------------
data required time                                                                                   5.679
data arrival time                                                                                   -1.890
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          3.788


#Path 9
Startpoint: ram_inst.addr[5].inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                             0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       1.000     1.000
ram_inst.addr[5].inpad[0] (.input)                                                         0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                    1.890

clock ff_inst1.clk (rise edge)                                                             5.000     5.000
clock source latency                                                                       0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                             0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.890     5.890
clock uncertainty                                                                          0.000     5.890
cell setup time                                                                           -0.212     5.679
data required time                                                                                   5.679
----------------------------------------------------------------------------------------------------------
data required time                                                                                   5.679
data arrival time                                                                                   -1.890
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          3.788


#Path 10
Startpoint: ram_inst.addr[4].inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_A1[7] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                             0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       1.000     1.000
ram_inst.addr[4].inpad[0] (.input)                                                         0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_A1[7] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                    1.890

clock ff_inst1.clk (rise edge)                                                             5.000     5.000
clock source latency                                                                       0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                             0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.890     5.890
clock uncertainty                                                                          0.000     5.890
cell setup time                                                                           -0.212     5.679
data required time                                                                                   5.679
----------------------------------------------------------------------------------------------------------
data required time                                                                                   5.679
data arrival time                                                                                   -1.890
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          3.788


#Path 11
Startpoint: ram_inst.addr[0].inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_A1[3] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                             0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       1.000     1.000
ram_inst.addr[0].inpad[0] (.input)                                                         0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_A1[3] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                    1.890

clock ff_inst1.clk (rise edge)                                                             5.000     5.000
clock source latency                                                                       0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                             0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.890     5.890
clock uncertainty                                                                          0.000     5.890
cell setup time                                                                           -0.212     5.679
data required time                                                                                   5.679
----------------------------------------------------------------------------------------------------------
data required time                                                                                   5.679
data arrival time                                                                                   -1.890
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          3.788


#Path 12
Startpoint: ram_inst.addr[1].inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_A1[4] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                             0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       1.000     1.000
ram_inst.addr[1].inpad[0] (.input)                                                         0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_A1[4] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                    1.890

clock ff_inst1.clk (rise edge)                                                             5.000     5.000
clock source latency                                                                       0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                             0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.890     5.890
clock uncertainty                                                                          0.000     5.890
cell setup time                                                                           -0.212     5.679
data required time                                                                                   5.679
----------------------------------------------------------------------------------------------------------
data required time                                                                                   5.679
data arrival time                                                                                   -1.890
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          3.788


#Path 13
Startpoint: ram_inst.addr[2].inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                             0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       1.000     1.000
ram_inst.addr[2].inpad[0] (.input)                                                         0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                    1.890

clock ff_inst1.clk (rise edge)                                                             5.000     5.000
clock source latency                                                                       0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                             0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.890     5.890
clock uncertainty                                                                          0.000     5.890
cell setup time                                                                           -0.212     5.679
data required time                                                                                   5.679
----------------------------------------------------------------------------------------------------------
data required time                                                                                   5.679
data arrival time                                                                                   -1.890
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          3.788


#Path 14
Startpoint: ram_inst.addr[0].inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_B1[3] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                             0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       1.000     1.000
ram_inst.addr[0].inpad[0] (.input)                                                         0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_B1[3] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                    1.890

clock ff_inst1.clk (rise edge)                                                             5.000     5.000
clock source latency                                                                       0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                             0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_B1[0] (RS_TDP36K)                        0.890     5.890
clock uncertainty                                                                          0.000     5.890
cell setup time                                                                           -0.130     5.760
data required time                                                                                   5.760
----------------------------------------------------------------------------------------------------------
data required time                                                                                   5.760
data arrival time                                                                                   -1.890
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          3.870


#Path 15
Startpoint: ram_inst.addr[3].inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_B1[6] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                             0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       1.000     1.000
ram_inst.addr[3].inpad[0] (.input)                                                         0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_B1[6] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                    1.890

clock ff_inst1.clk (rise edge)                                                             5.000     5.000
clock source latency                                                                       0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                             0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_B1[0] (RS_TDP36K)                        0.890     5.890
clock uncertainty                                                                          0.000     5.890
cell setup time                                                                           -0.130     5.760
data required time                                                                                   5.760
----------------------------------------------------------------------------------------------------------
data required time                                                                                   5.760
data arrival time                                                                                   -1.890
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          3.870


#Path 16
Startpoint: ram_inst.addr[4].inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_B1[7] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                             0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       1.000     1.000
ram_inst.addr[4].inpad[0] (.input)                                                         0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_B1[7] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                    1.890

clock ff_inst1.clk (rise edge)                                                             5.000     5.000
clock source latency                                                                       0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                             0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_B1[0] (RS_TDP36K)                        0.890     5.890
clock uncertainty                                                                          0.000     5.890
cell setup time                                                                           -0.130     5.760
data required time                                                                                   5.760
----------------------------------------------------------------------------------------------------------
data required time                                                                                   5.760
data arrival time                                                                                   -1.890
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          3.870


#Path 17
Startpoint: ram_inst.addr[2].inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_B1[5] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                             0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       1.000     1.000
ram_inst.addr[2].inpad[0] (.input)                                                         0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_B1[5] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                    1.890

clock ff_inst1.clk (rise edge)                                                             5.000     5.000
clock source latency                                                                       0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                             0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_B1[0] (RS_TDP36K)                        0.890     5.890
clock uncertainty                                                                          0.000     5.890
cell setup time                                                                           -0.130     5.760
data required time                                                                                   5.760
----------------------------------------------------------------------------------------------------------
data required time                                                                                   5.760
data arrival time                                                                                   -1.890
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          3.870


#Path 18
Startpoint: ram_inst.addr[1].inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_B1[4] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                             0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       1.000     1.000
ram_inst.addr[1].inpad[0] (.input)                                                         0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_B1[4] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                    1.890

clock ff_inst1.clk (rise edge)                                                             5.000     5.000
clock source latency                                                                       0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                             0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_B1[0] (RS_TDP36K)                        0.890     5.890
clock uncertainty                                                                          0.000     5.890
cell setup time                                                                           -0.130     5.760
data required time                                                                                   5.760
----------------------------------------------------------------------------------------------------------
data required time                                                                                   5.760
data arrival time                                                                                   -1.890
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          3.870


#Path 19
Startpoint: ram_inst.addr[5].inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_B1[8] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                             0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       1.000     1.000
ram_inst.addr[5].inpad[0] (.input)                                                         0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].ADDR_B1[8] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                    1.890

clock ff_inst1.clk (rise edge)                                                             5.000     5.000
clock source latency                                                                       0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                             0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_B1[0] (RS_TDP36K)                        0.890     5.890
clock uncertainty                                                                          0.000     5.890
cell setup time                                                                           -0.130     5.760
data required time                                                                                   5.760
----------------------------------------------------------------------------------------------------------
data required time                                                                                   5.760
data arrival time                                                                                   -1.890
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          3.870


#Path 20
Startpoint: ram_inst.we.inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].BE_B1[0] (RS_TDP36K clocked by ff_inst1.clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                            0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      1.000     1.000
ram_inst.we.inpad[0] (.input)                                                             0.000     1.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].BE_B1[0] (RS_TDP36K)                        0.890     1.890
data arrival time                                                                                   1.890

clock ff_inst1.clk (rise edge)                                                            5.000     5.000
clock source latency                                                                      0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                            0.000     5.000
$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16].CLK_B1[0] (RS_TDP36K)                       0.890     5.890
clock uncertainty                                                                         0.000     5.890
cell setup time                                                                          -0.111     5.780
data required time                                                                                  5.780
---------------------------------------------------------------------------------------------------------
data required time                                                                                  5.780
data arrival time                                                                                  -1.890
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         3.889


#Path 21
Startpoint: ram_inst.we.inpad[0] (.input clocked by ff_inst1.clk)
Endpoint  : $auto$memory_dff.cc:775:handle_rd_port_addr$52.D[0] (dffre clocked by ff_inst1.clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock ff_inst1.clk (rise edge)                                                    0.000     0.000
clock source latency                                                              0.000     0.000
input external delay                                                              1.000     1.000
ram_inst.we.inpad[0] (.input)                                                     0.000     1.000
$auto$memory_dff.cc:775:handle_rd_port_addr$52.D[0] (dffre)                       0.890     1.890
data arrival time                                                                           1.890

clock ff_inst1.clk (rise edge)                                                    5.000     5.000
clock source latency                                                              0.000     5.000
ff_inst1.clk.inpad[0] (.input)                                                    0.000     5.000
$auto$memory_dff.cc:775:handle_rd_port_addr$52.C[0] (dffre)                       0.890     5.890
clock uncertainty                                                                 0.000     5.890
cell setup time                                                                  -0.032     5.859
data required time                                                                          5.859
-------------------------------------------------------------------------------------------------
data required time                                                                          5.859
data arrival time                                                                          -1.890
-------------------------------------------------------------------------------------------------
slack (MET)                                                                                 3.968


#End of timing report
