TimeQuest Timing Analyzer report for RAMCore2
Sun Jun 09 09:51:02 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk12M'
 14. Slow 1200mV 85C Model Setup: 'SW[0]'
 15. Slow 1200mV 85C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'SW[0]'
 17. Slow 1200mV 85C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clk12M'
 20. Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'clk12M'
 22. Slow 1200mV 85C Model Recovery: 'SW[0]'
 23. Slow 1200mV 85C Model Removal: 'SW[0]'
 24. Slow 1200mV 85C Model Removal: 'clk12M'
 25. Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'clk12M'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'clk12M'
 44. Slow 1200mV 0C Model Setup: 'SW[0]'
 45. Slow 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'SW[0]'
 47. Slow 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Hold: 'clk12M'
 50. Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'clk12M'
 52. Slow 1200mV 0C Model Recovery: 'SW[0]'
 53. Slow 1200mV 0C Model Removal: 'SW[0]'
 54. Slow 1200mV 0C Model Removal: 'clk12M'
 55. Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'clk12M'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Slow 1200mV 0C Model Metastability Report
 66. Fast 1200mV 0C Model Setup Summary
 67. Fast 1200mV 0C Model Hold Summary
 68. Fast 1200mV 0C Model Recovery Summary
 69. Fast 1200mV 0C Model Removal Summary
 70. Fast 1200mV 0C Model Minimum Pulse Width Summary
 71. Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Setup: 'clk12M'
 73. Fast 1200mV 0C Model Setup: 'SW[0]'
 74. Fast 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Hold: 'SW[0]'
 76. Fast 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Hold: 'clk12M'
 79. Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Recovery: 'SW[0]'
 81. Fast 1200mV 0C Model Recovery: 'clk12M'
 82. Fast 1200mV 0C Model Removal: 'SW[0]'
 83. Fast 1200mV 0C Model Removal: 'clk12M'
 84. Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'clk12M'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Fast 1200mV 0C Model Metastability Report
 95. Multicorner Timing Analysis Summary
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Board Trace Model Assignments
101. Input Transition Times
102. Slow Corner Signal Integrity Metrics
103. Fast Corner Signal Integrity Metrics
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths
111. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; RAMCore2                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; clk12M                                              ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { clk12M }                                              ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 39.729   ; 25.17 MHz  ; 0.000 ; 19.864  ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK25|altpll_component|auto_generated|pll1|inclk[0]   ; { CLK25|altpll_component|auto_generated|pll1|clk[0] }   ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1280.000 ; 0.78 MHz   ; 0.000 ; 640.000 ; 50.00      ; 64        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; SW[0]                                               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SW[0] }                                               ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 46.63 MHz  ; 46.63 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 94.07 MHz  ; 94.07 MHz       ; clk12M                                            ;      ;
; 152.02 MHz ; 152.02 MHz      ; SW[0]                                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -13.524 ; -1257.830     ;
; clk12M                                              ; -7.100  ; -1044.699     ;
; SW[0]                                               ; -5.166  ; -1198.804     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.364   ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -3.158 ; -196.127      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.620 ; -0.620        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.345  ; 0.000         ;
; clk12M                                              ; 0.569  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.993 ; -148.310      ;
; clk12M                                            ; -0.728 ; -11.086       ;
; SW[0]                                             ; -0.241 ; -0.725        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -4.474 ; -111.252      ;
; clk12M                                            ; -0.173 ; -0.692        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 1.213  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -1611.399     ;
; clk12M                                              ; -2.174  ; -385.232      ;
; CLOCK_50                                            ; 9.824   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.621  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.754 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -13.524 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.299     ; 7.161      ;
; -13.517 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.299     ; 7.154      ;
; -13.505 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.299     ; 7.142      ;
; -13.392 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.310     ; 7.018      ;
; -13.380 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.310     ; 7.006      ;
; -13.379 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.310     ; 7.005      ;
; -13.367 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.299     ; 7.004      ;
; -13.363 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.299     ; 7.000      ;
; -13.240 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.459     ; 7.717      ;
; -13.233 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.459     ; 7.710      ;
; -13.221 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.459     ; 7.698      ;
; -13.189 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.035     ; 8.090      ;
; -13.182 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.035     ; 8.083      ;
; -13.170 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.035     ; 8.071      ;
; -13.108 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.470     ; 7.574      ;
; -13.096 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.470     ; 7.562      ;
; -13.095 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.470     ; 7.561      ;
; -13.083 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.310     ; 6.709      ;
; -13.083 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.459     ; 7.560      ;
; -13.079 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.459     ; 7.556      ;
; -13.073 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.310     ; 6.699      ;
; -13.060 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.299     ; 6.697      ;
; -13.057 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.046     ; 7.947      ;
; -13.054 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -6.299     ; 6.691      ;
; -13.045 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.046     ; 7.935      ;
; -13.045 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.650     ; 8.331      ;
; -13.044 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.046     ; 7.934      ;
; -13.041 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.619     ; 7.358      ;
; -13.038 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.650     ; 8.324      ;
; -13.037 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.793     ; 8.180      ;
; -13.034 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.619     ; 7.351      ;
; -13.032 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.035     ; 7.933      ;
; -13.030 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.793     ; 8.173      ;
; -13.030 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.792     ; 8.174      ;
; -13.028 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.035     ; 7.929      ;
; -13.026 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.650     ; 8.312      ;
; -13.023 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.452     ; 8.507      ;
; -13.023 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.792     ; 8.167      ;
; -13.022 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.619     ; 7.339      ;
; -13.018 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.793     ; 8.161      ;
; -13.016 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.452     ; 8.500      ;
; -13.015 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.618     ; 7.333      ;
; -13.011 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.792     ; 8.155      ;
; -13.008 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.618     ; 7.326      ;
; -13.004 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.452     ; 8.488      ;
; -12.996 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.618     ; 7.314      ;
; -12.996 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.614     ; 8.318      ;
; -12.994 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.192     ; 7.738      ;
; -12.989 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.614     ; 8.311      ;
; -12.988 ; RAMs_drive:RAM_controller|Parity_register[184] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.630     ; 7.294      ;
; -12.987 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.192     ; 7.731      ;
; -12.981 ; RAMs_drive:RAM_controller|Parity_register[184] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.630     ; 7.287      ;
; -12.977 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.614     ; 8.299      ;
; -12.976 ; RAMs_drive:RAM_controller|Parity_register[120] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.155     ; 7.757      ;
; -12.975 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.192     ; 7.719      ;
; -12.969 ; RAMs_drive:RAM_controller|Parity_register[184] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.630     ; 7.275      ;
; -12.969 ; RAMs_drive:RAM_controller|Parity_register[120] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.155     ; 7.750      ;
; -12.957 ; RAMs_drive:RAM_controller|Parity_register[120] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.155     ; 7.738      ;
; -12.942 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.064     ; 7.814      ;
; -12.933 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.064     ; 7.805      ;
; -12.921 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.064     ; 7.793      ;
; -12.920 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.995     ; 7.861      ;
; -12.919 ; RAMs_drive:RAM_controller|Parity_register[142] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.371     ; 7.484      ;
; -12.913 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.661     ; 8.188      ;
; -12.913 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.995     ; 7.854      ;
; -12.912 ; RAMs_drive:RAM_controller|Parity_register[142] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.371     ; 7.477      ;
; -12.909 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.630     ; 7.215      ;
; -12.905 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.804     ; 8.037      ;
; -12.904 ; RAMs_drive:RAM_controller|Parity_register[0]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.414     ; 8.426      ;
; -12.901 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.661     ; 8.176      ;
; -12.901 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.995     ; 7.842      ;
; -12.900 ; RAMs_drive:RAM_controller|Parity_register[142] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.371     ; 7.465      ;
; -12.900 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.661     ; 8.175      ;
; -12.898 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.803     ; 8.031      ;
; -12.897 ; RAMs_drive:RAM_controller|Parity_register[0]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.414     ; 8.419      ;
; -12.897 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.630     ; 7.203      ;
; -12.896 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.630     ; 7.202      ;
; -12.893 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.804     ; 8.025      ;
; -12.892 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.804     ; 8.024      ;
; -12.891 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.463     ; 8.364      ;
; -12.888 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.650     ; 8.174      ;
; -12.886 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.803     ; 8.019      ;
; -12.885 ; RAMs_drive:RAM_controller|Parity_register[0]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.414     ; 8.407      ;
; -12.885 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.803     ; 8.018      ;
; -12.884 ; RAMs_drive:RAM_controller|Parity_register[137] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.073     ; 7.747      ;
; -12.884 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.650     ; 8.170      ;
; -12.884 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.619     ; 7.201      ;
; -12.883 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.629     ; 7.190      ;
; -12.880 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.793     ; 8.023      ;
; -12.880 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.619     ; 7.197      ;
; -12.879 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.463     ; 8.352      ;
; -12.878 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.463     ; 8.351      ;
; -12.877 ; RAMs_drive:RAM_controller|Parity_register[137] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.073     ; 7.740      ;
; -12.876 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.793     ; 8.019      ;
; -12.873 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.792     ; 8.017      ;
; -12.871 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.629     ; 7.178      ;
; -12.870 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.629     ; 7.177      ;
; -12.869 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.792     ; 8.013      ;
; -12.866 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.452     ; 8.350      ;
; -12.865 ; RAMs_drive:RAM_controller|Parity_register[137] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.073     ; 7.728      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk12M'                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.100 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.306     ; 3.312      ;
; -7.100 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.306     ; 3.312      ;
; -7.098 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.301     ; 3.315      ;
; -6.974 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.315     ; 3.177      ;
; -6.974 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.315     ; 3.177      ;
; -6.972 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.310     ; 3.180      ;
; -6.937 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.304     ; 3.151      ;
; -6.937 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.304     ; 3.151      ;
; -6.935 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.299     ; 3.154      ;
; -6.903 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.311     ; 3.110      ;
; -6.903 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.311     ; 3.110      ;
; -6.901 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.306     ; 3.113      ;
; -6.854 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.309     ; 3.063      ;
; -6.854 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.309     ; 3.063      ;
; -6.852 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.304     ; 3.066      ;
; -6.813 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.313     ; 3.018      ;
; -6.813 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.313     ; 3.018      ;
; -6.811 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.308     ; 3.021      ;
; -6.806 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.320     ; 3.004      ;
; -6.806 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.320     ; 3.004      ;
; -6.804 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.315     ; 3.007      ;
; -6.778 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.318     ; 2.978      ;
; -6.778 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.318     ; 2.978      ;
; -6.776 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.313     ; 2.981      ;
; -6.749 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.306     ; 2.961      ;
; -6.749 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.306     ; 2.961      ;
; -6.747 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.301     ; 2.964      ;
; -6.727 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.295     ; 2.950      ;
; -6.727 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.295     ; 2.950      ;
; -6.725 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.290     ; 2.953      ;
; -6.706 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.305     ; 2.919      ;
; -6.706 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.305     ; 2.919      ;
; -6.704 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.300     ; 2.922      ;
; -6.696 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.297     ; 2.917      ;
; -6.696 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.297     ; 2.917      ;
; -6.694 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.292     ; 2.920      ;
; -6.683 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.297     ; 2.904      ;
; -6.683 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.297     ; 2.904      ;
; -6.681 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.292     ; 2.907      ;
; -6.673 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.313     ; 2.878      ;
; -6.673 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.313     ; 2.878      ;
; -6.671 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.308     ; 2.881      ;
; -6.669 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.314     ; 2.873      ;
; -6.669 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.314     ; 2.873      ;
; -6.667 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.309     ; 2.876      ;
; -6.659 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.315     ; 2.862      ;
; -6.659 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.315     ; 2.862      ;
; -6.657 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.310     ; 2.865      ;
; -6.636 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.306     ; 2.848      ;
; -6.636 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.306     ; 2.848      ;
; -6.634 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.301     ; 2.851      ;
; -6.622 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.306     ; 2.834      ;
; -6.622 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.306     ; 2.834      ;
; -6.620 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.301     ; 2.837      ;
; -6.607 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.304     ; 2.821      ;
; -6.607 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.304     ; 2.821      ;
; -6.605 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.299     ; 2.824      ;
; -6.589 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.317     ; 2.790      ;
; -6.589 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.317     ; 2.790      ;
; -6.587 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.312     ; 2.793      ;
; -6.569 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.322     ; 2.765      ;
; -6.569 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.322     ; 2.765      ;
; -6.567 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.317     ; 2.768      ;
; -6.513 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.326     ; 2.705      ;
; -6.513 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.326     ; 2.705      ;
; -6.511 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.321     ; 2.708      ;
; -6.496 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.296     ; 2.718      ;
; -6.496 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.296     ; 2.718      ;
; -6.494 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.291     ; 2.721      ;
; -6.419 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.300     ; 2.637      ;
; -6.419 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.300     ; 2.637      ;
; -6.418 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.304     ; 2.632      ;
; -6.418 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.304     ; 2.632      ;
; -6.417 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.295     ; 2.640      ;
; -6.416 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.308     ; 2.626      ;
; -6.416 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.308     ; 2.626      ;
; -6.416 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.299     ; 2.635      ;
; -6.414 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.303     ; 2.629      ;
; -6.392 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.302     ; 2.608      ;
; -6.392 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.302     ; 2.608      ;
; -6.390 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.297     ; 2.611      ;
; -6.376 ; RAMs_drive:RAM_controller|writeDir_16[9]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.355     ; 2.539      ;
; -6.370 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.305     ; 2.583      ;
; -6.370 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.305     ; 2.583      ;
; -6.368 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.300     ; 2.586      ;
; -6.342 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.313     ; 2.547      ;
; -6.342 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.313     ; 2.547      ;
; -6.341 ; RAMs_drive:RAM_controller|writeDir_16[8]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.347     ; 2.512      ;
; -6.340 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.308     ; 2.550      ;
; -6.323 ; RAMs_drive:RAM_controller|writeDir_16[8]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.349     ; 2.492      ;
; -6.317 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -4.023     ; 3.312      ;
; -6.317 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -4.023     ; 3.312      ;
; -6.316 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -4.311     ; 2.523      ;
; -6.316 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.311     ; 2.523      ;
; -6.315 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -4.018     ; 3.315      ;
; -6.315 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.309     ; 2.524      ;
; -6.315 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.309     ; 2.524      ;
; -6.314 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.306     ; 2.526      ;
; -6.313 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -4.304     ; 2.527      ;
; -6.312 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -4.317     ; 2.513      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[0]'                                                                                                                                                                            ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -5.166 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.449      ; 8.545      ;
; -5.151 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.449      ; 8.530      ;
; -5.071 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.449      ; 8.450      ;
; -4.890 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.449      ; 8.269      ;
; -4.702 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.850      ; 9.142      ;
; -4.621 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.216      ; 9.427      ;
; -4.556 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.850      ; 8.996      ;
; -4.527 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.216      ; 9.333      ;
; -4.527 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.449      ; 7.906      ;
; -4.445 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.449      ; 7.824      ;
; -4.406 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.202      ; 9.198      ;
; -4.390 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[122] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.278      ; 5.644      ;
; -4.379 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.238      ; 8.760      ;
; -4.327 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[181] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.793      ; 6.858      ;
; -4.325 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.202      ; 9.117      ;
; -4.323 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.458      ; 6.498      ;
; -4.322 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[202] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.432      ; 5.440      ;
; -4.312 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.449      ; 7.691      ;
; -4.311 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.238      ; 8.692      ;
; -4.301 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[124] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.359      ; 5.647      ;
; -4.301 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[185] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.295      ; 5.566      ;
; -4.291 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.368      ; 5.648      ;
; -4.288 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.202      ; 9.080      ;
; -4.260 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.853      ; 8.703      ;
; -4.260 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[71]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.365      ; 6.231      ;
; -4.247 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[110] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.740      ; 5.701      ;
; -4.232 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.235      ; 8.564      ;
; -4.231 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.433      ; 8.376      ;
; -4.216 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.215      ; 9.545      ;
; -4.216 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.451      ; 8.313      ;
; -4.216 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.433      ; 8.361      ;
; -4.211 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.202      ; 9.003      ;
; -4.201 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.451      ; 8.298      ;
; -4.197 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[75]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.248      ; 5.661      ;
; -4.188 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.216      ; 8.994      ;
; -4.187 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[70]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.809      ; 5.584      ;
; -4.184 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[31]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.342      ; 5.531      ;
; -4.179 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.849      ; 9.142      ;
; -4.175 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[22]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.987      ; 5.876      ;
; -4.175 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[122] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.278      ; 5.429      ;
; -4.171 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 5.001      ; 8.884      ;
; -4.170 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.451      ; 8.267      ;
; -4.164 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.202      ; 8.956      ;
; -4.159 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.202      ; 8.951      ;
; -4.155 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[95]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.064      ; 5.320      ;
; -4.134 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[137] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.331      ; 5.684      ;
; -4.133 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[177] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.297      ; 5.565      ;
; -4.132 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[82]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.362      ; 5.470      ;
; -4.131 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[166] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.246      ; 6.261      ;
; -4.125 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.040      ; 5.665      ;
; -4.122 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.215      ; 9.451      ;
; -4.121 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.449      ; 7.500      ;
; -4.120 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[178] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.304      ; 5.566      ;
; -4.118 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.203      ; 8.911      ;
; -4.118 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.433      ; 8.263      ;
; -4.115 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.238      ; 8.450      ;
; -4.111 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[100] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.066      ; 5.279      ;
; -4.110 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[181] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.793      ; 6.641      ;
; -4.108 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.458      ; 6.283      ;
; -4.107 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.060      ; 5.277      ;
; -4.107 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[202] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.432      ; 5.225      ;
; -4.102 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[59]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.533      ; 5.611      ;
; -4.090 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[122] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.278      ; 5.344      ;
; -4.086 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[124] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.359      ; 5.432      ;
; -4.086 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[185] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.295      ; 5.351      ;
; -4.082 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[70]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.414      ; 5.584      ;
; -4.081 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[81]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.303      ; 5.492      ;
; -4.079 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.236      ; 8.430      ;
; -4.076 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[17]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.305      ; 5.491      ;
; -4.076 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[199] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.277      ; 5.569      ;
; -4.076 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.368      ; 5.433      ;
; -4.075 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[49]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.359      ; 5.818      ;
; -4.070 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.595      ; 5.665      ;
; -4.067 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[51]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.369      ; 5.818      ;
; -4.065 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[122] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.278      ; 5.319      ;
; -4.059 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[90]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.361      ; 5.550      ;
; -4.058 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.849      ; 8.497      ;
; -4.058 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[176] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.373      ; 5.566      ;
; -4.054 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 5.001      ; 8.767      ;
; -4.049 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.237      ; 8.429      ;
; -4.048 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.237      ; 8.428      ;
; -4.044 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[93]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.037      ; 5.801      ;
; -4.043 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[71]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.365      ; 6.014      ;
; -4.043 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[48]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.364      ; 5.785      ;
; -4.042 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[181] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.793      ; 6.573      ;
; -4.040 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[131] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.753      ; 6.009      ;
; -4.035 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.992      ; 8.709      ;
; -4.034 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[160] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.109      ; 5.239      ;
; -4.033 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.849      ; 8.996      ;
; -4.032 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[110] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.740      ; 5.486      ;
; -4.032 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[179] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.393      ; 5.566      ;
; -4.029 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[143] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.393      ; 5.532      ;
; -4.025 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[15]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.422      ; 5.550      ;
; -4.022 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.451      ; 8.119      ;
; -4.022 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[208] ; clk12M                                            ; SW[0]       ; 1.000        ; 0.937      ; 5.179      ;
; -4.017 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[55]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.998      ; 5.563      ;
; -4.017 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[181] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.793      ; 6.548      ;
; -4.014 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[234] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.577      ; 5.812      ;
; -4.012 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.458      ; 6.187      ;
; -4.011 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.202      ; 8.803      ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                        ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.364 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.346      ; 0.626      ;
; 0.831 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.346      ; 0.659      ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[0]'                                                                                                                                                                  ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.158 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.657      ; 4.579      ;
; -3.082 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.320      ; 4.318      ;
; -3.078 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.319      ; 4.321      ;
; -3.059 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.658      ; 4.679      ;
; -3.025 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.319      ; 4.374      ;
; -2.985 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.657      ; 4.752      ;
; -2.982 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.320      ; 4.418      ;
; -2.961 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.319      ; 4.438      ;
; -2.959 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.685      ; 4.806      ;
; -2.948 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.657      ; 4.789      ;
; -2.947 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.446      ; 4.579      ;
; -2.931 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.657      ; 4.806      ;
; -2.918 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.320      ; 4.482      ;
; -2.910 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.658      ; 4.828      ;
; -2.876 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.347      ; 4.551      ;
; -2.871 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.109      ; 4.318      ;
; -2.867 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.108      ; 4.321      ;
; -2.849 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.658      ; 4.889      ;
; -2.848 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.447      ; 4.679      ;
; -2.835 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.657      ; 4.902      ;
; -2.832 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.658      ; 4.906      ;
; -2.820 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.657      ; 4.917      ;
; -2.814 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.108      ; 4.374      ;
; -2.812 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.347      ; 4.615      ;
; -2.804 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.685      ; 4.961      ;
; -2.798 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.347      ; 4.629      ;
; -2.774 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.446      ; 4.752      ;
; -2.771 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.109      ; 4.418      ;
; -2.750 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.108      ; 4.438      ;
; -2.749 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.685      ; 5.016      ;
; -2.748 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 4.806      ;
; -2.737 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.446      ; 4.789      ;
; -2.736 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.658      ; 5.002      ;
; -2.732 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.685      ; 5.033      ;
; -2.729 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.485      ; 4.836      ;
; -2.721 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.658      ; 5.017      ;
; -2.720 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.446      ; 4.806      ;
; -2.710 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.670      ; 5.040      ;
; -2.707 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.109      ; 4.482      ;
; -2.699 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.447      ; 4.828      ;
; -2.680 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.671      ; 5.071      ;
; -2.665 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.136      ; 4.551      ;
; -2.638 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.447      ; 4.889      ;
; -2.636 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.685      ; 5.129      ;
; -2.624 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.446      ; 4.902      ;
; -2.621 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.447      ; 4.906      ;
; -2.621 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.685      ; 5.144      ;
; -2.609 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.446      ; 4.917      ;
; -2.601 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.136      ; 4.615      ;
; -2.596 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.147      ; 4.631      ;
; -2.593 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 4.961      ;
; -2.587 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.136      ; 4.629      ;
; -2.574 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.698      ; 5.204      ;
; -2.556 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.485      ; 5.009      ;
; -2.554 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.323      ; 4.849      ;
; -2.549 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.670      ; 5.201      ;
; -2.546 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.322      ; 4.856      ;
; -2.545 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.657      ; 5.192      ;
; -2.538 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 5.016      ;
; -2.532 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.147      ; 4.695      ;
; -2.525 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.447      ; 5.002      ;
; -2.524 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.614      ; 5.170      ;
; -2.521 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 5.033      ;
; -2.519 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.485      ; 5.046      ;
; -2.518 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.274      ; 4.836      ;
; -2.510 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.447      ; 5.017      ;
; -2.502 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.485      ; 5.063      ;
; -2.499 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.459      ; 5.040      ;
; -2.493 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.671      ; 5.258      ;
; -2.492 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.308      ; 4.896      ;
; -2.491 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.307      ; 4.896      ;
; -2.487 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.308      ; 4.901      ;
; -2.486 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.307      ; 4.901      ;
; -2.478 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.658      ; 5.260      ;
; -2.469 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.460      ; 5.071      ;
; -2.448 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.350      ; 4.982      ;
; -2.425 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 5.129      ;
; -2.421 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.276      ; 4.935      ;
; -2.419 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.517      ; 5.178      ;
; -2.410 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.474      ; 5.144      ;
; -2.406 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.485      ; 5.159      ;
; -2.401 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.319      ; 4.998      ;
; -2.391 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.485      ; 5.174      ;
; -2.386 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.335      ; 5.029      ;
; -2.385 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.936      ; 4.631      ;
; -2.381 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.320      ; 5.019      ;
; -2.381 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.335      ; 5.034      ;
; -2.372 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.685      ; 5.393      ;
; -2.363 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.487      ; 5.204      ;
; -2.357 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.276      ; 4.999      ;
; -2.354 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.658      ; 5.384      ;
; -2.351 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.614      ; 5.343      ;
; -2.349 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.487      ; 5.218      ;
; -2.345 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.274      ; 5.009      ;
; -2.343 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.112      ; 4.849      ;
; -2.338 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.459      ; 5.201      ;
; -2.335 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.111      ; 4.856      ;
; -2.334 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.446      ; 5.192      ;
; -2.322 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.671      ; 5.429      ;
; -2.321 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.936      ; 4.695      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                          ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.620 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 0.599      ;
; -0.139 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.763      ; 0.580      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.345 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.347 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.580      ;
; 0.554 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.787      ;
; 0.555 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.559 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.792      ;
; 0.564 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.797      ;
; 0.566 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.799      ;
; 0.568 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.801      ;
; 0.571 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.152      ;
; 0.578 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.811      ;
; 0.588 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.169      ;
; 0.682 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.915      ;
; 0.682 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.915      ;
; 0.682 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.915      ;
; 0.683 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.916      ;
; 0.683 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.916      ;
; 0.683 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.916      ;
; 0.684 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.917      ;
; 0.763 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.022      ;
; 0.764 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.023      ;
; 0.809 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.042      ;
; 0.809 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.042      ;
; 0.829 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.062      ;
; 0.830 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.063      ;
; 0.839 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.072      ;
; 0.845 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.078      ;
; 0.846 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.079      ;
; 0.847 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.848 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.081      ;
; 0.854 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.087      ;
; 0.855 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.088      ;
; 0.868 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.127      ;
; 0.939 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.172      ;
; 0.941 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.174      ;
; 0.942 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.175      ;
; 0.949 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.182      ;
; 0.957 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.190      ;
; 0.959 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.192      ;
; 0.960 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.193      ;
; 0.964 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.197      ;
; 0.964 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.197      ;
; 0.965 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.198      ;
; 0.977 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.210      ;
; 0.981 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.214      ;
; 1.035 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.268      ;
; 1.035 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.268      ;
; 1.038 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.286      ;
; 1.043 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.276      ;
; 1.052 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.285      ;
; 1.053 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.286      ;
; 1.070 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.303      ;
; 1.071 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.304      ;
; 1.094 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.327      ;
; 1.096 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.329      ;
; 1.097 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.330      ;
; 1.098 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.331      ;
; 1.102 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.335      ;
; 1.103 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.336      ;
; 1.104 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.337      ;
; 1.104 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.337      ;
; 1.105 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.338      ;
; 1.114 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.287     ; 0.984      ;
; 1.149 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.382      ;
; 1.152 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.385      ;
; 1.153 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.386      ;
; 1.158 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.391      ;
; 1.158 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.391      ;
; 1.158 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.391      ;
; 1.158 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.391      ;
; 1.158 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.391      ;
; 1.158 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.391      ;
; 1.159 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.392      ;
; 1.159 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.392      ;
; 1.159 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.392      ;
; 1.163 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.396      ;
; 1.165 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.398      ;
; 1.167 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.400      ;
; 1.167 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.400      ;
; 1.168 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.401      ;
; 1.169 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.402      ;
; 1.173 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.406      ;
; 1.174 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.407      ;
; 1.175 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.408      ;
; 1.175 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.408      ;
; 1.176 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.409      ;
; 1.178 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.287     ; 1.048      ;
; 1.181 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.414      ;
; 1.183 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.416      ;
; 1.185 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.418      ;
; 1.186 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.419      ;
; 1.187 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.420      ;
; 1.191 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.424      ;
; 1.192 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.425      ;
; 1.193 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.426      ;
; 1.193 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.426      ;
; 1.194 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.427      ;
; 1.205 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.438      ;
; 1.216 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.449      ;
; 1.217 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.450      ;
; 1.217 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.450      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk12M'                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.569 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.788      ;
; 0.585 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.781      ;
; 0.591 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.810      ;
; 0.593 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.812      ;
; 0.607 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.826      ;
; 0.609 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.805      ;
; 0.617 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.813      ;
; 0.623 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.819      ;
; 0.627 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.823      ;
; 0.628 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.824      ;
; 0.630 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.826      ;
; 0.738 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 0.940      ;
; 0.770 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.966      ;
; 0.772 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.968      ;
; 0.790 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.986      ;
; 0.844 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.063      ;
; 0.877 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.096      ;
; 0.879 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.098      ;
; 0.879 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.081      ;
; 0.880 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.099      ;
; 0.886 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.088      ;
; 0.896 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.098      ;
; 0.897 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.099      ;
; 0.904 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.106      ;
; 0.906 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.108      ;
; 0.911 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.113      ;
; 0.911 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.113      ;
; 0.913 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.115      ;
; 0.918 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.120      ;
; 0.954 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.173      ;
; 0.989 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.208      ;
; 0.996 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.198      ;
; 0.998 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.200      ;
; 1.008 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.210      ;
; 1.024 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.226      ;
; 1.025 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.227      ;
; 1.036 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.238      ;
; 1.038 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.240      ;
; 1.055 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.044      ; 1.256      ;
; 1.058 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.260      ;
; 1.105 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.307      ;
; 1.148 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.350      ;
; 1.150 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.352      ;
; 1.156 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.044      ; 1.357      ;
; 1.185 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.387      ;
; 1.202 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.404      ;
; 1.240 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.442      ;
; 1.275 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.477      ;
; 1.283 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.485      ;
; 1.285 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.487      ;
; 1.299 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.501      ;
; 1.311 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.513      ;
; 1.316 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.518      ;
; 1.332 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.534      ;
; 1.346 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.548      ;
; 1.351 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.553      ;
; 1.392 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.594      ;
; 1.403 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.605      ;
; 1.429 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.631      ;
; 1.452 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.656      ;
; 1.463 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.665      ;
; 1.484 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.686      ;
; 1.485 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.993      ; 4.695      ;
; 1.489 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.691      ;
; 1.524 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.726      ;
; 1.555 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.757      ;
; 1.556 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.085      ; 1.798      ;
; 1.570 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.772      ;
; 1.581 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.783      ;
; 1.610 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.989      ; 4.816      ;
; 1.641 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.843      ;
; 1.681 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.885      ;
; 1.702 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.904      ;
; 1.716 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.988      ; 4.921      ;
; 1.727 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.929      ;
; 1.731 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.991      ; 4.939      ;
; 1.733 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 1.935      ;
; 1.743 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.985      ; 4.945      ;
; 1.772 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.085      ; 2.014      ;
; 1.777 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.986      ; 4.980      ;
; 1.782 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.979      ; 4.978      ;
; 1.789 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.982      ; 4.988      ;
; 1.790 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.085      ; 2.032      ;
; 1.798 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.045      ; 2.000      ;
; 1.805 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.990      ; 5.012      ;
; 1.807 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.085      ; 2.049      ;
; 1.813 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.085      ; 2.055      ;
; 1.814 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.085      ; 2.056      ;
; 1.820 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.984      ; 5.021      ;
; 1.841 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.988      ; 5.046      ;
; 1.864 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.085      ; 2.106      ;
; 1.865 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 2.997      ; 5.079      ;
; 1.866 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 2.993      ; 5.076      ;
; 1.875 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg          ; SW[0]        ; clk12M      ; 0.000        ; 2.988      ; 5.080      ;
; 1.887 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg          ; SW[0]        ; clk12M      ; 0.000        ; 2.987      ; 5.091      ;
; 1.893 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.981      ; 5.091      ;
; 1.901 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg          ; SW[0]        ; clk12M      ; 0.000        ; 2.998      ; 5.116      ;
; 1.918 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.983      ; 5.118      ;
; 1.920 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg          ; SW[0]        ; clk12M      ; 0.000        ; 2.999      ; 5.136      ;
; 1.924 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.085      ; 2.166      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.993 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 2.866      ;
; -2.993 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 2.866      ;
; -2.993 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 2.866      ;
; -2.982 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.051     ; 2.867      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.855      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.855      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.855      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.855      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.855      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.855      ;
; -2.969 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.855      ;
; -2.804 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 2.677      ;
; -2.804 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 2.677      ;
; -2.804 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 2.677      ;
; -2.772 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.658      ;
; -2.772 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.658      ;
; -2.772 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.658      ;
; -2.772 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.658      ;
; -2.772 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.658      ;
; -2.772 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.658      ;
; -2.772 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.050     ; 2.658      ;
; -2.768 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.051     ; 2.653      ;
; -2.686 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.912      ;
; -2.686 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.912      ;
; -2.686 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.912      ;
; -2.686 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.912      ;
; -2.686 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.912      ;
; -2.686 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.912      ;
; -2.686 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.912      ;
; -2.642 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.866      ;
; -2.642 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.866      ;
; -2.619 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.300      ; 2.855      ;
; -2.619 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.300      ; 2.855      ;
; -2.619 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.300      ; 2.855      ;
; -2.606 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.279      ; 2.821      ;
; -2.606 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.279      ; 2.821      ;
; -2.606 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.279      ; 2.821      ;
; -2.606 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.279      ; 2.821      ;
; -2.606 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.279      ; 2.821      ;
; -2.581 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.805      ;
; -2.581 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.805      ;
; -2.581 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.805      ;
; -2.528 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.285      ; 2.749      ;
; -2.524 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.061     ; 2.399      ;
; -2.512 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.386      ;
; -2.512 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.386      ;
; -2.461 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.687      ;
; -2.461 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.687      ;
; -2.461 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.687      ;
; -2.461 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.687      ;
; -2.461 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.687      ;
; -2.461 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.687      ;
; -2.461 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.290      ; 2.687      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.677      ;
; -2.453 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.677      ;
; -2.422 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.300      ; 2.658      ;
; -2.422 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.300      ; 2.658      ;
; -2.422 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.300      ; 2.658      ;
; -2.422 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.645      ;
; -2.422 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.645      ;
; -2.422 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.645      ;
; -2.422 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.645      ;
; -2.422 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.645      ;
; -2.422 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.645      ;
; -2.422 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.645      ;
; -2.422 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.645      ;
; -2.422 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.645      ;
; -2.422 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.645      ;
; -2.411 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.279      ; 2.626      ;
; -2.411 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.279      ; 2.626      ;
; -2.411 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.279      ; 2.626      ;
; -2.411 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.279      ; 2.626      ;
; -2.411 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.279      ; 2.626      ;
; -2.400 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.624      ;
; -2.400 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.624      ;
; -2.400 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.624      ;
; -2.360 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.061     ; 2.235      ;
; -2.350 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.285      ; 2.571      ;
; -2.346 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.220      ;
; -2.346 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.220      ;
; -2.334 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.061     ; 2.209      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.494      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.494      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.494      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.494      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.494      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.494      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.494      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.494      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.494      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.494      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.408      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.408      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.408      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.408      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.408      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.408      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.408      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.408      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.287      ; 2.408      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk12M'                                                                                              ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.728 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.442      ; 2.655      ;
; -0.728 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.442      ; 2.655      ;
; -0.728 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.442      ; 2.655      ;
; -0.728 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.442      ; 2.655      ;
; -0.728 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.442      ; 2.655      ;
; -0.728 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.442      ; 2.655      ;
; -0.677 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 1.479      ; 2.641      ;
; -0.677 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 1.479      ; 2.641      ;
; -0.677 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 1.479      ; 2.641      ;
; -0.677 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 1.479      ; 2.641      ;
; -0.677 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.479      ; 2.641      ;
; -0.677 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.479      ; 2.641      ;
; -0.677 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.479      ; 2.641      ;
; -0.677 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.479      ; 2.641      ;
; -0.651 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.499      ; 2.635      ;
; -0.651 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.499      ; 2.635      ;
; -0.438 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.442      ; 2.865      ;
; -0.438 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.442      ; 2.865      ;
; -0.438 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.442      ; 2.865      ;
; -0.438 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.442      ; 2.865      ;
; -0.438 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.442      ; 2.865      ;
; -0.438 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.442      ; 2.865      ;
; -0.413 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 1.479      ; 2.877      ;
; -0.413 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 1.479      ; 2.877      ;
; -0.413 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 1.479      ; 2.877      ;
; -0.413 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 1.479      ; 2.877      ;
; -0.413 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.479      ; 2.877      ;
; -0.413 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.479      ; 2.877      ;
; -0.413 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.479      ; 2.877      ;
; -0.413 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.479      ; 2.877      ;
; -0.390 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.499      ; 2.874      ;
; -0.390 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.499      ; 2.874      ;
; 0.460  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 2.630      ; 2.655      ;
; 0.460  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 2.630      ; 2.655      ;
; 0.460  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 2.630      ; 2.655      ;
; 0.460  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 2.630      ; 2.655      ;
; 0.750  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 2.630      ; 2.865      ;
; 0.750  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 2.630      ; 2.865      ;
; 0.750  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 2.630      ; 2.865      ;
; 0.750  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 2.630      ; 2.865      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SW[0]'                                                                                                                                                              ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.241 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.941      ; 5.079      ;
; -0.238 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.010      ; 5.131      ;
; -0.229 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.294      ; 5.420      ;
; -0.226 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.363      ; 5.472      ;
; -0.206 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.362      ; 5.451      ;
; -0.179 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.293      ; 5.369      ;
; -0.137 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.009      ; 5.029      ;
; -0.125 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.362      ; 5.370      ;
; -0.114 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.818      ; 5.076      ;
; -0.110 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.940      ; 4.947      ;
; -0.102 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.171      ; 5.417      ;
; -0.098 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.293      ; 5.288      ;
; -0.088 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.362      ; 5.333      ;
; -0.061 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.293      ; 5.251      ;
; -0.054 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.846      ; 4.846      ;
; -0.053 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.170      ; 5.367      ;
; -0.047 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.983      ; 5.041      ;
; -0.042 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.199      ; 5.187      ;
; -0.035 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.336      ; 5.382      ;
; -0.031 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.982      ; 5.042      ;
; -0.019 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.335      ; 5.383      ;
; -0.011 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.362      ; 5.256      ;
; -0.009 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.335      ; 5.355      ;
; 0.001  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.362      ; 5.244      ;
; 0.002  ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.198      ; 5.142      ;
; 0.006  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.362      ; 5.239      ;
; 0.010  ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.334      ; 5.353      ;
; 0.016  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.293      ; 5.174      ;
; 0.016  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.817      ; 4.945      ;
; 0.021  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.941      ; 4.817      ;
; 0.024  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.010      ; 4.869      ;
; 0.025  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.819      ; 4.908      ;
; 0.028  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.170      ; 5.286      ;
; 0.028  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.293      ; 5.162      ;
; 0.033  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.293      ; 5.157      ;
; 0.037  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.172      ; 5.249      ;
; 0.060  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.982      ; 4.933      ;
; 0.065  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.170      ; 5.249      ;
; 0.071  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.845      ; 4.720      ;
; 0.072  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.335      ; 5.274      ;
; 0.073  ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.171      ; 5.212      ;
; 0.079  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.981      ; 4.931      ;
; 0.083  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.198      ; 5.061      ;
; 0.091  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.334      ; 5.272      ;
; 0.109  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.335      ; 5.237      ;
; 0.120  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.198      ; 5.024      ;
; 0.126  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.848      ; 4.863      ;
; 0.128  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.334      ; 5.235      ;
; 0.135  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.376      ; 5.124      ;
; 0.138  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.201      ; 5.204      ;
; 0.142  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.170      ; 5.172      ;
; 0.142  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.818      ; 4.790      ;
; 0.148  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.818      ; 4.814      ;
; 0.154  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.307      ; 5.050      ;
; 0.154  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.362      ; 5.091      ;
; 0.154  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.171      ; 5.131      ;
; 0.154  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.170      ; 5.160      ;
; 0.159  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.170      ; 5.155      ;
; 0.181  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.293      ; 5.009      ;
; 0.186  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.335      ; 5.160      ;
; 0.191  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.171      ; 5.094      ;
; 0.192  ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.200      ; 5.149      ;
; 0.197  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.198      ; 4.947      ;
; 0.198  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.335      ; 5.148      ;
; 0.203  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.335      ; 5.143      ;
; 0.205  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.334      ; 5.158      ;
; 0.208  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.846      ; 4.584      ;
; 0.209  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.198      ; 4.935      ;
; 0.214  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.198      ; 4.930      ;
; 0.215  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.983      ; 4.779      ;
; 0.217  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.334      ; 5.146      ;
; 0.222  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.334      ; 5.141      ;
; 0.231  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.982      ; 4.780      ;
; 0.241  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.376      ; 5.018      ;
; 0.245  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.376      ; 5.014      ;
; 0.261  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.847      ; 4.727      ;
; 0.268  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.171      ; 5.017      ;
; 0.268  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.307      ; 4.936      ;
; 0.272  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.307      ; 4.932      ;
; 0.273  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.200      ; 5.068      ;
; 0.280  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.171      ; 5.005      ;
; 0.281  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.184      ; 5.047      ;
; 0.283  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.817      ; 4.807      ;
; 0.285  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.171      ; 5.000      ;
; 0.287  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.819      ; 4.646      ;
; 0.295  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.170      ; 5.148      ;
; 0.298  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.848      ; 4.843      ;
; 0.298  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.848      ; 4.844      ;
; 0.301  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.850      ; 4.842      ;
; 0.303  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.850      ; 4.841      ;
; 0.303  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.850      ; 4.841      ;
; 0.307  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.170      ; 5.007      ;
; 0.310  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.200      ; 5.031      ;
; 0.310  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.201      ; 5.184      ;
; 0.310  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.201      ; 5.185      ;
; 0.312  ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.169      ; 5.130      ;
; 0.313  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.203      ; 5.183      ;
; 0.315  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.203      ; 5.182      ;
; 0.315  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.203      ; 5.182      ;
; 0.325  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 6.507      ; 5.079      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SW[0]'                                                                                                                                                               ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.474 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.179      ; 2.785      ;
; -4.470 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.179      ; 2.789      ;
; -4.448 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.182      ; 2.814      ;
; -4.448 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.182      ; 2.814      ;
; -4.447 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.182      ; 2.815      ;
; -4.445 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.147      ; 2.782      ;
; -4.443 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.180      ; 2.817      ;
; -4.441 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.320      ; 2.959      ;
; -4.439 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.178      ; 2.819      ;
; -4.438 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.319      ; 2.961      ;
; -4.393 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.167      ; 2.854      ;
; -4.390 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.167      ; 2.857      ;
; -4.388 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.167      ; 2.859      ;
; -4.385 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.170      ; 2.865      ;
; -4.385 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.167      ; 2.862      ;
; -4.384 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.170      ; 2.866      ;
; -4.382 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.170      ; 2.868      ;
; -4.380 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.170      ; 2.870      ;
; -4.379 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.170      ; 2.871      ;
; -4.377 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.170      ; 2.873      ;
; -4.376 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.166      ; 2.870      ;
; -4.374 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.168      ; 2.874      ;
; -4.371 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.166      ; 2.875      ;
; -4.369 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.168      ; 2.879      ;
; -4.360 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.276      ; 2.996      ;
; -4.356 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.135      ; 2.859      ;
; -4.351 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.135      ; 2.864      ;
; -4.338 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.307      ; 3.049      ;
; -4.337 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.308      ; 3.051      ;
; -4.333 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.307      ; 3.054      ;
; -4.332 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.308      ; 3.056      ;
; -4.322 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.150      ; 2.908      ;
; -4.314 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.517      ; 3.283      ;
; -4.311 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.517      ; 3.286      ;
; -4.306 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 3.294      ;
; -4.305 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.347      ; 3.122      ;
; -4.305 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 3.295      ;
; -4.303 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 3.297      ;
; -4.297 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.516      ; 3.299      ;
; -4.295 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.518      ; 3.303      ;
; -4.279 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.264      ; 3.065      ;
; -4.277 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.485      ; 3.288      ;
; -4.274 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.264      ; 3.070      ;
; -4.267 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.518      ; 3.331      ;
; -4.263 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.968      ; 2.785      ;
; -4.263 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.518      ; 3.335      ;
; -4.259 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.968      ; 2.789      ;
; -4.259 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.657      ; 3.478      ;
; -4.258 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.658      ; 3.480      ;
; -4.245 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.517      ; 3.352      ;
; -4.242 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.517      ; 3.355      ;
; -4.241 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.521      ; 3.360      ;
; -4.241 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.521      ; 3.360      ;
; -4.240 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.521      ; 3.361      ;
; -4.238 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.486      ; 3.328      ;
; -4.237 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.971      ; 2.814      ;
; -4.237 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.971      ; 2.814      ;
; -4.237 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 3.363      ;
; -4.237 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.138      ; 2.981      ;
; -4.236 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.971      ; 2.815      ;
; -4.236 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.149      ; 2.993      ;
; -4.236 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.519      ; 3.363      ;
; -4.236 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 3.364      ;
; -4.234 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.936      ; 2.782      ;
; -4.234 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.659      ; 3.505      ;
; -4.234 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 3.366      ;
; -4.232 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.969      ; 2.817      ;
; -4.232 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.517      ; 3.365      ;
; -4.232 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.138      ; 2.986      ;
; -4.231 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.658      ; 3.507      ;
; -4.230 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.109      ; 2.959      ;
; -4.228 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.967      ; 2.819      ;
; -4.228 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.516      ; 3.368      ;
; -4.228 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.517      ; 3.369      ;
; -4.227 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.108      ; 2.961      ;
; -4.226 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.518      ; 3.372      ;
; -4.225 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.517      ; 3.372      ;
; -4.220 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 3.380      ;
; -4.219 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 3.381      ;
; -4.217 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 3.383      ;
; -4.211 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.516      ; 3.385      ;
; -4.209 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.518      ; 3.389      ;
; -4.208 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.485      ; 3.357      ;
; -4.205 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.335      ; 3.210      ;
; -4.200 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.614      ; 3.494      ;
; -4.200 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.335      ; 3.215      ;
; -4.191 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.485      ; 3.374      ;
; -4.190 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.657      ; 3.547      ;
; -4.189 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.658      ; 3.549      ;
; -4.182 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.956      ; 2.854      ;
; -4.181 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.517      ; 3.416      ;
; -4.179 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.956      ; 2.857      ;
; -4.178 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.517      ; 3.419      ;
; -4.177 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.956      ; 2.859      ;
; -4.174 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.959      ; 2.865      ;
; -4.174 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.956      ; 2.862      ;
; -4.173 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.959      ; 2.866      ;
; -4.173 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 3.427      ;
; -4.173 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.657      ; 3.564      ;
; -4.172 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.520      ; 3.428      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk12M'                                                                                               ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.173 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 2.758      ; 2.772      ;
; -0.173 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 2.758      ; 2.772      ;
; -0.173 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 2.758      ; 2.772      ;
; -0.173 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 2.758      ; 2.772      ;
; 0.121  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 2.758      ; 2.566      ;
; 0.121  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 2.758      ; 2.566      ;
; 0.121  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 2.758      ; 2.566      ;
; 0.121  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 2.758      ; 2.566      ;
; 1.014  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.580      ; 2.781      ;
; 1.014  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.580      ; 2.781      ;
; 1.038  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 1.559      ; 2.784      ;
; 1.038  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 1.559      ; 2.784      ;
; 1.038  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 1.559      ; 2.784      ;
; 1.038  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 1.559      ; 2.784      ;
; 1.038  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.559      ; 2.784      ;
; 1.038  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.559      ; 2.784      ;
; 1.038  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.559      ; 2.784      ;
; 1.038  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.559      ; 2.784      ;
; 1.065  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.520      ; 2.772      ;
; 1.065  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.520      ; 2.772      ;
; 1.065  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.520      ; 2.772      ;
; 1.065  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.520      ; 2.772      ;
; 1.065  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.520      ; 2.772      ;
; 1.065  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.520      ; 2.772      ;
; 1.280  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.580      ; 2.547      ;
; 1.280  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.580      ; 2.547      ;
; 1.306  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 1.559      ; 2.552      ;
; 1.306  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 1.559      ; 2.552      ;
; 1.306  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 1.559      ; 2.552      ;
; 1.306  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 1.559      ; 2.552      ;
; 1.306  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.559      ; 2.552      ;
; 1.306  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.559      ; 2.552      ;
; 1.306  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.559      ; 2.552      ;
; 1.306  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.559      ; 2.552      ;
; 1.359  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.520      ; 2.566      ;
; 1.359  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.520      ; 2.566      ;
; 1.359  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.520      ; 2.566      ;
; 1.359  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.520      ; 2.566      ;
; 1.359  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.520      ; 2.566      ;
; 1.359  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.520      ; 2.566      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.213 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.181      ;
; 1.213 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.181      ;
; 1.213 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.181      ;
; 1.213 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.181      ;
; 1.213 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.181      ;
; 1.213 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.181      ;
; 1.213 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.181      ;
; 1.213 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.181      ;
; 1.213 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.181      ;
; 1.213 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.181      ;
; 1.213 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.181      ;
; 1.213 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.181      ;
; 1.364 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.969      ;
; 1.365 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.333      ;
; 1.365 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.333      ;
; 1.365 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.333      ;
; 1.365 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.333      ;
; 1.365 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.333      ;
; 1.365 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.333      ;
; 1.365 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.333      ;
; 1.365 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.333      ;
; 1.365 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.333      ;
; 1.365 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.333      ;
; 1.365 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.333      ;
; 1.365 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.333      ;
; 1.444 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.412      ;
; 1.444 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.412      ;
; 1.444 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.412      ;
; 1.444 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.412      ;
; 1.444 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.412      ;
; 1.444 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.412      ;
; 1.444 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.412      ;
; 1.444 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.412      ;
; 1.444 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.412      ;
; 1.444 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.412      ;
; 1.519 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.699      ; 2.485      ;
; 1.537 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.142      ;
; 1.544 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.149      ;
; 1.544 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.149      ;
; 1.558 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.163      ;
; 1.566 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 2.536      ;
; 1.566 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 2.536      ;
; 1.566 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 2.536      ;
; 1.578 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.538      ;
; 1.578 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.538      ;
; 1.578 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.538      ;
; 1.578 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.538      ;
; 1.578 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.538      ;
; 1.587 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.569      ;
; 1.587 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.569      ;
; 1.587 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.569      ;
; 1.593 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.561      ;
; 1.593 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.561      ;
; 1.593 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.561      ;
; 1.593 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.561      ;
; 1.593 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.561      ;
; 1.593 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.561      ;
; 1.593 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.561      ;
; 1.593 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.561      ;
; 1.593 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.561      ;
; 1.593 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 2.561      ;
; 1.618 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.587      ;
; 1.618 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.587      ;
; 1.626 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.597      ;
; 1.626 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.597      ;
; 1.626 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.597      ;
; 1.626 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.597      ;
; 1.626 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.597      ;
; 1.626 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.597      ;
; 1.626 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.597      ;
; 1.694 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.699      ; 2.660      ;
; 1.707 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.312      ;
; 1.707 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.312      ;
; 1.720 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.325      ;
; 1.744 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 2.714      ;
; 1.744 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 2.714      ;
; 1.744 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 2.714      ;
; 1.769 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.729      ;
; 1.769 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.729      ;
; 1.769 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.729      ;
; 1.769 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.729      ;
; 1.769 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.729      ;
; 1.780 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.762      ;
; 1.780 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.762      ;
; 1.780 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.715      ; 2.762      ;
; 1.804 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.773      ;
; 1.804 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.773      ;
; 1.846 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.817      ;
; 1.846 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.817      ;
; 1.846 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.817      ;
; 1.846 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.817      ;
; 1.846 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.817      ;
; 1.846 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.817      ;
; 1.846 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.817      ;
; 1.948 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 2.564      ;
; 1.952 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 2.569      ;
; 1.952 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 2.569      ;
; 1.952 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 2.569      ;
; 1.952 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 2.569      ;
; 1.952 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 2.569      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -2.088 ; -2.088       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]|datad        ;
; -2.068 ; -2.068       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[137]   ;
; -2.067 ; -2.067       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]|datad        ;
; -2.062 ; -2.062       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1844|combout ;
; -2.048 ; -2.048       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1844|datab   ;
; -2.047 ; -2.047       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[139]   ;
; -2.044 ; -2.044       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1836|datac   ;
; -2.043 ; -2.043       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1836|combout ;
; -2.010 ; -2.010       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1835|combout ;
; -2.008 ; -2.008       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1843|combout ;
; -1.961 ; -1.961       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]|datad        ;
; -1.941 ; -1.941       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[231]   ;
; -1.935 ; -1.935       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|combout ;
; -1.922 ; -1.922       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|dataa   ;
; -1.878 ; -1.878       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1863|combout ;
; -1.804 ; -1.804       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[134]|datad        ;
; -1.793 ; -1.793       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[134]~1821|combout ;
; -1.784 ; -1.784       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[134]   ;
; -1.781 ; -1.781       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[129]|datad        ;
; -1.779 ; -1.779       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[134]~1821|datab   ;
; -1.761 ; -1.761       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[129]   ;
; -1.739 ; -1.739       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[134]~1820|combout ;
; -1.732 ; -1.732       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1835|combout ;
; -1.729 ; -1.729       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1843|combout ;
; -1.707 ; -1.707       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[129]~1815|combout ;
; -1.704 ; -1.704       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[24]|datad         ;
; -1.702 ; -1.702       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1844|combout ;
; -1.701 ; -1.701       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[199]|datad        ;
; -1.700 ; -1.700       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1836|combout ;
; -1.700 ; -1.700       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1836|datac   ;
; -1.699 ; -1.699       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[75]|datad         ;
; -1.697 ; -1.697       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[137]   ;
; -1.697 ; -1.697       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[139]   ;
; -1.694 ; -1.694       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[75]~1978|datad    ;
; -1.693 ; -1.693       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[129]~1815|datab   ;
; -1.691 ; -1.691       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1844|datab   ;
; -1.684 ; -1.684       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[24]~1958|combout  ;
; -1.684 ; -1.684       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[24]    ;
; -1.681 ; -1.681       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[199]   ;
; -1.679 ; -1.679       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[75]    ;
; -1.677 ; -1.677       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]|datad        ;
; -1.677 ; -1.677       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]|datad        ;
; -1.677 ; -1.677       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[199]~1740|datac   ;
; -1.676 ; -1.676       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[199]~1740|combout ;
; -1.674 ; -1.674       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[22]|datad         ;
; -1.674 ; -1.674       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[75]~1978|combout  ;
; -1.671 ; -1.671       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[24]~1958|dataa    ;
; -1.669 ; -1.669       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[75]~1977|combout  ;
; -1.661 ; -1.661       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[22]~1936|datac    ;
; -1.660 ; -1.660       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[22]~1936|combout  ;
; -1.654 ; -1.654       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[22]    ;
; -1.644 ; -1.644       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[199]~1739|combout ;
; -1.643 ; -1.643       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[129]~1814|combout ;
; -1.627 ; -1.627       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[22]~1935|combout  ;
; -1.627 ; -1.627       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[24]~1957|combout  ;
; -1.608 ; -1.608       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[232]|datad        ;
; -1.594 ; -1.594       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1863|combout ;
; -1.588 ; -1.588       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[232]   ;
; -1.583 ; -1.583       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[232]~1854|datac   ;
; -1.582 ; -1.582       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[232]~1854|combout ;
; -1.579 ; -1.579       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]|datad        ;
; -1.575 ; -1.575       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[94]|datad         ;
; -1.574 ; -1.574       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|datad   ;
; -1.570 ; -1.570       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]|datad        ;
; -1.565 ; -1.565       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[94]~1942|combout  ;
; -1.564 ; -1.564       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[55]|datad         ;
; -1.559 ; -1.559       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|combout ;
; -1.559 ; -1.559       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[104]   ;
; -1.558 ; -1.558       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[131]~1807|datad   ;
; -1.555 ; -1.555       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[94]    ;
; -1.554 ; -1.554       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|combout ;
; -1.554 ; -1.554       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[231]   ;
; -1.552 ; -1.552       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|dataa   ;
; -1.551 ; -1.551       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[94]~1942|datab    ;
; -1.550 ; -1.550       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1883|combout ;
; -1.550 ; -1.550       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[232]~1853|combout ;
; -1.550 ; -1.550       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[119]   ;
; -1.547 ; -1.547       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[131]|datad        ;
; -1.546 ; -1.546       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[150]|datad        ;
; -1.545 ; -1.545       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]|datad        ;
; -1.544 ; -1.544       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|combout ;
; -1.544 ; -1.544       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[55]    ;
; -1.539 ; -1.539       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[127]|datad        ;
; -1.539 ; -1.539       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[55]~1926|combout  ;
; -1.538 ; -1.538       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[131]~1807|combout ;
; -1.537 ; -1.537       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[166]|datac        ;
; -1.535 ; -1.535       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[166]   ;
; -1.534 ; -1.534       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]|datad        ;
; -1.533 ; -1.533       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[131]~1806|combout ;
; -1.530 ; -1.530       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|datab   ;
; -1.527 ; -1.527       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[131]   ;
; -1.526 ; -1.526       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[55]~1926|dataa    ;
; -1.526 ; -1.526       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[150]   ;
; -1.525 ; -1.525       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[151]   ;
; -1.522 ; -1.522       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]|datad          ;
; -1.520 ; -1.520       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[150]~1834|combout ;
; -1.520 ; -1.520       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|combout ;
; -1.519 ; -1.519       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[127]   ;
; -1.516 ; -1.516       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[198]|datad        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk12M'                                                                                                                                                                          ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.170 ; 10.170       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.170 ; 10.170       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 19.621 ; 19.837       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; 639.754  ; 639.970      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.844  ; 640.028      ; 0.184          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.986  ; 639.986      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 639.986  ; 639.986      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 639.994  ; 639.994      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 640.006  ; 640.006      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 640.014  ; 640.014      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 640.014  ; 640.014      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 1278.000 ; 1280.000     ; 2.000          ; Min Period       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 8.991 ; 9.419 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.798 ; 6.988 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.991 ; 9.419 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 8.475 ; 8.993 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.372 ; 6.472 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.274 ; 5.309 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.475 ; 8.993 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 5.726 ; 6.243 ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 3.189 ; 3.269 ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 5.726 ; 6.243 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 4.838 ; 5.406 ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.803 ; 2.984 ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 4.838 ; 5.406 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 6.503 ; 6.885 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 3.739 ; 4.022 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 6.503 ; 6.885 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 2.340 ; 2.868 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 4.242 ; 4.986 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 3.046 ; 3.789 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 3.032 ; 3.607 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 4.500 ; 4.958 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 4.500 ; 4.958 ; Fall       ; clk12M                                            ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -1.502 ; -1.718 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.502 ; -1.718 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.227 ; -3.591 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.334 ; -1.383 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.663 ; -2.825 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -1.334 ; -1.383 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -4.726 ; -5.156 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.720  ; 1.591  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.720  ; 1.591  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.565 ; -0.965 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.739  ; 1.547  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.739  ; 1.547  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.354 ; -0.754 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; -0.240 ; -0.653 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -1.515 ; -1.715 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -4.074 ; -4.493 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.661 ; -1.086 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.240 ; -0.653 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; -0.540 ; -1.020 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.492 ; -0.904 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -1.588 ; -2.005 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -1.588 ; -2.005 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.544 ; 4.599 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.544 ; 4.552 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.240 ; 4.250 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.500 ; 4.599 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.790 ; 3.808 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.353 ; 4.352 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.311 ; 4.311 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.094 ; 4.084 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.353 ; 4.352 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.054 ; 4.053 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.679 ; 4.819 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.630 ; 4.677 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.808 ; 3.816 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.617 ; 4.677 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.630 ; 4.637 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.595 ; 4.653 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.398 ; 3.390 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.342 ; 3.357 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.067 ; 4.072 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.774 ; 3.782 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.025 ; 4.117 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.342 ; 3.357 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.597 ; 3.594 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.843 ; 3.841 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.636 ; 3.624 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.884 ; 3.880 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.597 ; 3.594 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.250 ; 4.389 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.360 ; 3.366 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.360 ; 3.366 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.136 ; 4.192 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.149 ; 4.154 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.116 ; 4.169 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.969 ; 2.960 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 50.82 MHz  ; 50.82 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 102.44 MHz ; 102.44 MHz      ; clk12M                                            ;      ;
; 166.78 MHz ; 166.78 MHz      ; SW[0]                                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -12.142 ; -1127.826     ;
; clk12M                                              ; -6.352  ; -933.637      ;
; SW[0]                                               ; -4.474  ; -1051.908     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.475   ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -2.768 ; -168.817      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.668 ; -0.668        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.300  ; 0.000         ;
; clk12M                                              ; 0.511  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.670 ; -131.599      ;
; clk12M                                            ; -0.717 ; -10.782       ;
; SW[0]                                             ; -0.352 ; -1.417        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -4.005 ; -98.968       ;
; clk12M                                            ; -0.049 ; -0.196        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 1.049  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -1359.802     ;
; clk12M                                              ; -2.174  ; -385.232      ;
; CLOCK_50                                            ; 9.784   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.615  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.751 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -12.142 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.617     ; 6.461      ;
; -12.095 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.617     ; 6.414      ;
; -12.081 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.617     ; 6.400      ;
; -12.007 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.626     ; 6.317      ;
; -11.994 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.626     ; 6.304      ;
; -11.994 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.626     ; 6.304      ;
; -11.966 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.617     ; 6.285      ;
; -11.961 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.617     ; 6.280      ;
; -11.910 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.860     ; 6.986      ;
; -11.897 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.497     ; 7.336      ;
; -11.863 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.860     ; 6.939      ;
; -11.850 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.497     ; 7.289      ;
; -11.849 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.860     ; 6.925      ;
; -11.836 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.497     ; 7.275      ;
; -11.775 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.869     ; 6.842      ;
; -11.770 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.289     ; 7.417      ;
; -11.762 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.506     ; 7.192      ;
; -11.762 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.869     ; 6.829      ;
; -11.762 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.869     ; 6.829      ;
; -11.762 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.021     ; 6.677      ;
; -11.749 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.506     ; 7.179      ;
; -11.749 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.506     ; 7.179      ;
; -11.734 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.860     ; 6.810      ;
; -11.729 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.626     ; 6.039      ;
; -11.729 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.860     ; 6.805      ;
; -11.723 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.289     ; 7.370      ;
; -11.721 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.497     ; 7.160      ;
; -11.718 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.626     ; 6.028      ;
; -11.716 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.497     ; 7.155      ;
; -11.715 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.021     ; 6.630      ;
; -11.714 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.157     ; 7.493      ;
; -11.709 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.289     ; 7.356      ;
; -11.701 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.021     ; 6.616      ;
; -11.696 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.983     ; 7.649      ;
; -11.690 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.617     ; 6.009      ;
; -11.688 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.034     ; 6.590      ;
; -11.685 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.128     ; 7.493      ;
; -11.684 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.617     ; 6.003      ;
; -11.684 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.288     ; 7.332      ;
; -11.676 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.643     ; 6.969      ;
; -11.671 ; RAMs_drive:RAM_controller|Parity_register[184] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.009     ; 6.598      ;
; -11.671 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.538     ; 7.069      ;
; -11.667 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.157     ; 7.446      ;
; -11.653 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.157     ; 7.432      ;
; -11.649 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.983     ; 7.602      ;
; -11.648 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.034     ; 6.550      ;
; -11.643 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.538     ; 7.041      ;
; -11.641 ; RAMs_drive:RAM_controller|Parity_register[120] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.588     ; 6.989      ;
; -11.638 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.128     ; 7.446      ;
; -11.637 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.288     ; 7.285      ;
; -11.635 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.298     ; 7.273      ;
; -11.635 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.983     ; 7.588      ;
; -11.634 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.034     ; 6.536      ;
; -11.629 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.643     ; 6.922      ;
; -11.629 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.538     ; 7.027      ;
; -11.627 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.030     ; 6.533      ;
; -11.624 ; RAMs_drive:RAM_controller|Parity_register[184] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.009     ; 6.551      ;
; -11.624 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.128     ; 7.432      ;
; -11.623 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.288     ; 7.271      ;
; -11.622 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.298     ; 7.260      ;
; -11.622 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.298     ; 7.260      ;
; -11.615 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.643     ; 6.908      ;
; -11.614 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.030     ; 6.520      ;
; -11.614 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.030     ; 6.520      ;
; -11.610 ; RAMs_drive:RAM_controller|Parity_register[184] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.009     ; 6.537      ;
; -11.594 ; RAMs_drive:RAM_controller|Parity_register[120] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.588     ; 6.942      ;
; -11.594 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.289     ; 7.241      ;
; -11.589 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.289     ; 7.236      ;
; -11.586 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.021     ; 6.501      ;
; -11.581 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.021     ; 6.496      ;
; -11.580 ; RAMs_drive:RAM_controller|Parity_register[120] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.588     ; 6.928      ;
; -11.579 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.166     ; 7.349      ;
; -11.576 ; RAMs_drive:RAM_controller|Parity_register[0]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.946     ; 7.566      ;
; -11.574 ; RAMs_drive:RAM_controller|Parity_register[142] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.780     ; 6.730      ;
; -11.566 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.166     ; 7.336      ;
; -11.566 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.166     ; 7.336      ;
; -11.561 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.992     ; 7.505      ;
; -11.553 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.043     ; 6.446      ;
; -11.550 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.137     ; 7.349      ;
; -11.549 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.297     ; 7.188      ;
; -11.548 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.992     ; 7.492      ;
; -11.548 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.992     ; 7.492      ;
; -11.541 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.652     ; 6.825      ;
; -11.540 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.043     ; 6.433      ;
; -11.540 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.043     ; 6.433      ;
; -11.538 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.157     ; 7.317      ;
; -11.537 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.137     ; 7.336      ;
; -11.537 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.137     ; 7.336      ;
; -11.536 ; RAMs_drive:RAM_controller|Parity_register[184] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.018     ; 6.454      ;
; -11.536 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.547     ; 6.925      ;
; -11.536 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.297     ; 7.175      ;
; -11.536 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.297     ; 7.175      ;
; -11.533 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.157     ; 7.312      ;
; -11.530 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.411     ; 7.055      ;
; -11.530 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.650     ; 6.816      ;
; -11.529 ; RAMs_drive:RAM_controller|Parity_register[0]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.946     ; 7.519      ;
; -11.528 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.652     ; 6.812      ;
; -11.528 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.652     ; 6.812      ;
; -11.527 ; RAMs_drive:RAM_controller|Parity_register[142] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.780     ; 6.683      ;
; -11.523 ; RAMs_drive:RAM_controller|Parity_register[184] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.018     ; 6.441      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk12M'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.352 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.905     ; 2.957      ;
; -6.352 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.905     ; 2.957      ;
; -6.351 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.901     ; 2.960      ;
; -6.268 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.912     ; 2.866      ;
; -6.268 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.908     ; 2.870      ;
; -6.268 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.912     ; 2.866      ;
; -6.233 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.908     ; 2.835      ;
; -6.233 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.904     ; 2.839      ;
; -6.233 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.908     ; 2.835      ;
; -6.205 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.900     ; 2.815      ;
; -6.205 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.900     ; 2.815      ;
; -6.204 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.896     ; 2.818      ;
; -6.164 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.915     ; 2.759      ;
; -6.164 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.911     ; 2.763      ;
; -6.164 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.915     ; 2.759      ;
; -6.153 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.907     ; 2.756      ;
; -6.153 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.903     ; 2.760      ;
; -6.153 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.907     ; 2.756      ;
; -6.123 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.906     ; 2.727      ;
; -6.123 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.906     ; 2.727      ;
; -6.122 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.902     ; 2.730      ;
; -6.068 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.902     ; 2.676      ;
; -6.068 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.898     ; 2.680      ;
; -6.068 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.902     ; 2.676      ;
; -6.054 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.913     ; 2.651      ;
; -6.054 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.909     ; 2.655      ;
; -6.054 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.913     ; 2.651      ;
; -6.048 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.901     ; 2.657      ;
; -6.048 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.897     ; 2.661      ;
; -6.048 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.901     ; 2.657      ;
; -6.030 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.894     ; 2.646      ;
; -6.030 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.890     ; 2.650      ;
; -6.030 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.894     ; 2.646      ;
; -6.027 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.910     ; 2.627      ;
; -6.027 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.906     ; 2.631      ;
; -6.027 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.910     ; 2.627      ;
; -6.026 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.892     ; 2.644      ;
; -6.026 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.892     ; 2.644      ;
; -6.025 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.888     ; 2.647      ;
; -6.021 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.896     ; 2.635      ;
; -6.021 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.892     ; 2.639      ;
; -6.021 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.896     ; 2.635      ;
; -5.979 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.908     ; 2.581      ;
; -5.979 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.904     ; 2.585      ;
; -5.979 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.908     ; 2.581      ;
; -5.968 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.909     ; 2.569      ;
; -5.968 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.905     ; 2.573      ;
; -5.968 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.909     ; 2.569      ;
; -5.961 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.901     ; 2.570      ;
; -5.961 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.897     ; 2.574      ;
; -5.961 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.901     ; 2.570      ;
; -5.952 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.903     ; 2.559      ;
; -5.952 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.899     ; 2.563      ;
; -5.952 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.903     ; 2.559      ;
; -5.945 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.899     ; 2.556      ;
; -5.945 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.895     ; 2.560      ;
; -5.945 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.899     ; 2.556      ;
; -5.927 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.917     ; 2.520      ;
; -5.927 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.913     ; 2.524      ;
; -5.927 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.917     ; 2.520      ;
; -5.910 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.912     ; 2.508      ;
; -5.910 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.912     ; 2.508      ;
; -5.909 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.908     ; 2.511      ;
; -5.894 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.919     ; 2.485      ;
; -5.894 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.915     ; 2.489      ;
; -5.894 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.919     ; 2.485      ;
; -5.807 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.893     ; 2.424      ;
; -5.807 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.893     ; 2.424      ;
; -5.806 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.889     ; 2.427      ;
; -5.777 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.898     ; 2.389      ;
; -5.777 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.894     ; 2.393      ;
; -5.777 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.898     ; 2.389      ;
; -5.772 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.904     ; 2.378      ;
; -5.772 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.900     ; 2.382      ;
; -5.772 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.904     ; 2.378      ;
; -5.757 ; RAMs_drive:RAM_controller|writeDir_16[9]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.945     ; 2.322      ;
; -5.721 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.901     ; 2.330      ;
; -5.721 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.901     ; 2.330      ;
; -5.720 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.897     ; 2.333      ;
; -5.716 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.900     ; 2.326      ;
; -5.716 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.896     ; 2.330      ;
; -5.716 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.900     ; 2.326      ;
; -5.709 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.900     ; 2.319      ;
; -5.709 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.900     ; 2.319      ;
; -5.708 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.896     ; 2.322      ;
; -5.702 ; RAMs_drive:RAM_controller|writeDir_16[8]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.938     ; 2.274      ;
; -5.699 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.908     ; 2.301      ;
; -5.699 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.904     ; 2.305      ;
; -5.699 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.908     ; 2.301      ;
; -5.685 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.907     ; 2.288      ;
; -5.685 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.903     ; 2.292      ;
; -5.685 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.907     ; 2.288      ;
; -5.680 ; RAMs_drive:RAM_controller|writeDir_16[8]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.942     ; 2.248      ;
; -5.677 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.905     ; 2.282      ;
; -5.677 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.901     ; 2.286      ;
; -5.677 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.905     ; 2.282      ;
; -5.672 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.911     ; 2.271      ;
; -5.672 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.907     ; 2.275      ;
; -5.672 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.911     ; 2.271      ;
; -5.617 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.670     ; 2.957      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                             ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.474 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.054      ; 7.586      ;
; -4.465 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.054      ; 7.577      ;
; -4.418 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.054      ; 7.530      ;
; -4.304 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.215      ; 8.221      ;
; -4.282 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.542      ; 8.526      ;
; -4.273 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.054      ; 7.385      ;
; -4.195 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.542      ; 8.439      ;
; -4.170 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.215      ; 8.087      ;
; -3.982 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.526      ; 8.210      ;
; -3.968 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.680      ; 7.872      ;
; -3.916 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.526      ; 8.144      ;
; -3.914 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.541      ; 8.645      ;
; -3.913 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.054      ; 7.025      ;
; -3.894 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.680      ; 7.798      ;
; -3.888 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.542      ; 8.132      ;
; -3.883 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.054      ; 6.995      ;
; -3.880 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.526      ; 8.108      ;
; -3.869 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.218      ; 7.789      ;
; -3.827 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.541      ; 8.558      ;
; -3.827 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.289      ; 5.914      ;
; -3.825 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[122] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.225      ; 5.132      ;
; -3.818 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.526      ; 8.046      ;
; -3.817 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.214      ; 8.221      ;
; -3.801 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[181] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.589      ; 6.201      ;
; -3.796 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.054      ; 6.908      ;
; -3.788 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.526      ; 8.016      ;
; -3.784 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[202] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.352      ; 4.935      ;
; -3.774 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.678      ; 7.636      ;
; -3.766 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.526      ; 7.994      ;
; -3.760 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[71]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.203      ; 5.661      ;
; -3.756 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[124] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.287      ; 5.135      ;
; -3.755 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[185] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.232      ; 5.063      ;
; -3.749 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.527      ; 7.978      ;
; -3.746 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.295      ; 5.135      ;
; -3.738 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.681      ; 7.603      ;
; -3.736 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.215      ; 7.653      ;
; -3.728 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[110] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.649      ; 5.172      ;
; -3.703 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.539      ; 8.035      ;
; -3.687 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.006      ; 7.893      ;
; -3.683 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.214      ; 8.087      ;
; -3.683 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.054      ; 6.795      ;
; -3.675 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[70]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.719      ; 5.080      ;
; -3.663 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[22]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.865      ; 5.323      ;
; -3.660 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.526      ; 7.888      ;
; -3.657 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.680      ; 7.561      ;
; -3.655 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.007      ; 7.886      ;
; -3.652 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[31]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.272      ; 5.031      ;
; -3.643 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.039      ; 7.475      ;
; -3.642 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[75]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.189      ; 5.129      ;
; -3.641 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.289      ; 5.728      ;
; -3.640 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[166] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.119      ; 5.698      ;
; -3.640 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.539      ; 7.972      ;
; -3.639 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[122] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.225      ; 4.946      ;
; -3.638 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.056      ; 7.433      ;
; -3.637 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.679      ; 7.516      ;
; -3.634 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.039      ; 7.466      ;
; -3.621 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.532      ; 7.916      ;
; -3.615 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[181] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.589      ; 6.015      ;
; -3.614 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.056      ; 7.409      ;
; -3.613 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.680      ; 7.517      ;
; -3.613 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.683      ; 7.520      ;
; -3.611 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[177] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.234      ; 5.063      ;
; -3.603 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.932      ; 5.126      ;
; -3.602 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[137] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.260      ; 5.161      ;
; -3.601 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.682      ; 7.483      ;
; -3.600 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.006      ; 7.806      ;
; -3.598 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[202] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.352      ; 4.749      ;
; -3.597 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[7]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.267      ; 8.059      ;
; -3.597 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[178] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.239      ; 5.063      ;
; -3.596 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[8]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.702      ; 8.413      ;
; -3.596 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.056      ; 7.391      ;
; -3.594 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[95]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.035      ; 4.822      ;
; -3.592 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.991      ; 7.783      ;
; -3.590 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.990      ; 7.764      ;
; -3.588 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[82]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.289      ; 4.959      ;
; -3.582 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.005      ; 7.771      ;
; -3.577 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[59]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.444      ; 5.102      ;
; -3.574 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[71]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.203      ; 5.475      ;
; -3.570 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[124] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.287      ; 4.949      ;
; -3.569 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[185] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.232      ; 4.877      ;
; -3.568 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.007      ; 7.799      ;
; -3.565 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[100] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.037      ; 4.798      ;
; -3.564 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.214      ; 7.968      ;
; -3.564 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[36]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.029      ; 4.797      ;
; -3.562 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.289      ; 5.649      ;
; -3.560 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.532      ; 7.855      ;
; -3.560 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[122] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.225      ; 4.867      ;
; -3.560 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[123] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.295      ; 4.949      ;
; -3.552 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[176] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.293      ; 5.064      ;
; -3.547 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[81]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.242      ; 4.990      ;
; -3.547 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[70]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.347      ; 5.080      ;
; -3.546 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[49]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.308      ; 5.293      ;
; -3.544 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[93]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.923      ; 5.269      ;
; -3.543 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[17]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.243      ; 4.989      ;
; -3.542 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[110] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.649      ; 4.986      ;
; -3.542 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[199] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.220      ; 5.060      ;
; -3.541 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[129] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.996      ; 5.941      ;
; -3.538 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[90]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.290      ; 5.042      ;
; -3.538 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[51]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.319      ; 5.292      ;
; -3.536 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[181] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.589      ; 5.936      ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                         ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.475 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.409      ; 0.559      ;
; 0.951 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.409      ; 0.583      ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                   ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.768 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.843      ; 4.155      ;
; -2.705 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.544      ; 3.919      ;
; -2.696 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.544      ; 3.928      ;
; -2.695 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.545      ; 3.930      ;
; -2.690 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.844      ; 4.234      ;
; -2.627 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.545      ; 3.998      ;
; -2.616 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.843      ; 4.307      ;
; -2.605 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.544      ; 4.019      ;
; -2.600 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.861      ; 4.341      ;
; -2.595 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.843      ; 4.328      ;
; -2.582 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.843      ; 4.341      ;
; -2.545 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.844      ; 4.379      ;
; -2.539 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.614      ; 4.155      ;
; -2.539 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.844      ; 4.385      ;
; -2.537 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.562      ; 4.105      ;
; -2.533 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.545      ; 4.092      ;
; -2.526 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.844      ; 4.398      ;
; -2.496 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.843      ; 4.427      ;
; -2.487 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.843      ; 4.436      ;
; -2.476 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.315      ; 3.919      ;
; -2.467 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.315      ; 3.928      ;
; -2.466 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.316      ; 3.930      ;
; -2.461 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.615      ; 4.234      ;
; -2.448 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.861      ; 4.493      ;
; -2.440 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.844      ; 4.484      ;
; -2.437 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.562      ; 4.205      ;
; -2.436 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.861      ; 4.505      ;
; -2.432 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.562      ; 4.210      ;
; -2.431 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.844      ; 4.493      ;
; -2.423 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.861      ; 4.518      ;
; -2.398 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.316      ; 3.998      ;
; -2.398 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.858      ; 4.540      ;
; -2.387 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.614      ; 4.307      ;
; -2.382 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 4.386      ;
; -2.376 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.315      ; 4.019      ;
; -2.371 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.632      ; 4.341      ;
; -2.366 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.614      ; 4.328      ;
; -2.353 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.614      ; 4.341      ;
; -2.337 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.861      ; 4.604      ;
; -2.328 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.861      ; 4.613      ;
; -2.319 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.389      ; 4.150      ;
; -2.316 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.615      ; 4.379      ;
; -2.310 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.615      ; 4.385      ;
; -2.309 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.859      ; 4.630      ;
; -2.308 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.333      ; 4.105      ;
; -2.304 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.316      ; 4.092      ;
; -2.297 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.615      ; 4.398      ;
; -2.267 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.614      ; 4.427      ;
; -2.258 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.614      ; 4.436      ;
; -2.233 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.530      ; 4.377      ;
; -2.230 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.876      ; 4.726      ;
; -2.230 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 4.538      ;
; -2.222 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.843      ; 4.701      ;
; -2.219 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.632      ; 4.493      ;
; -2.219 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.389      ; 4.250      ;
; -2.215 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.806      ; 4.671      ;
; -2.211 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.615      ; 4.484      ;
; -2.209 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 4.559      ;
; -2.208 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.333      ; 4.205      ;
; -2.207 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.632      ; 4.505      ;
; -2.206 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.548      ; 4.422      ;
; -2.203 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.333      ; 4.210      ;
; -2.202 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.615      ; 4.493      ;
; -2.199 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.549      ; 4.430      ;
; -2.196 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 4.572      ;
; -2.194 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.632      ; 4.518      ;
; -2.193 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.530      ; 4.417      ;
; -2.183 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.858      ; 4.755      ;
; -2.173 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.859      ; 4.766      ;
; -2.169 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.629      ; 4.540      ;
; -2.159 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.531      ; 4.452      ;
; -2.153 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.459      ; 4.386      ;
; -2.152 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.507      ; 4.435      ;
; -2.145 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.531      ; 4.466      ;
; -2.133 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.844      ; 4.791      ;
; -2.112 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.544      ; 4.512      ;
; -2.110 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 4.658      ;
; -2.108 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.632      ; 4.604      ;
; -2.101 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 4.667      ;
; -2.100 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.844      ; 4.824      ;
; -2.099 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.632      ; 4.613      ;
; -2.096 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.566      ; 4.550      ;
; -2.090 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.160      ; 4.150      ;
; -2.080 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.630      ; 4.630      ;
; -2.077 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 4.717      ;
; -2.065 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.548      ; 4.563      ;
; -2.063 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.806      ; 4.823      ;
; -2.056 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.548      ; 4.572      ;
; -2.054 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.861      ; 4.887      ;
; -2.052 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.507      ; 4.535      ;
; -2.051 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.806      ; 4.835      ;
; -2.050 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.545      ; 4.575      ;
; -2.039 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.858      ; 4.899      ;
; -2.038 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.806      ; 4.848      ;
; -2.018 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 4.750      ;
; -2.014 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.415      ; 4.481      ;
; -2.012 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.703      ; 4.771      ;
; -2.011 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.845      ; 4.914      ;
; -2.004 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 4.377      ;
; -2.001 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.647      ; 4.726      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                           ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.668 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.776      ; 0.532      ;
; -0.181 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.776      ; 0.519      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.300 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.307 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.519      ;
; 0.497 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.709      ;
; 0.498 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.503 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.506 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.718      ;
; 0.507 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.719      ;
; 0.509 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.721      ;
; 0.518 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.730      ;
; 0.521 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.051      ;
; 0.540 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.070      ;
; 0.608 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.820      ;
; 0.609 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.821      ;
; 0.609 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.821      ;
; 0.609 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.821      ;
; 0.609 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.821      ;
; 0.610 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.822      ;
; 0.610 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.822      ;
; 0.689 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.926      ;
; 0.689 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.926      ;
; 0.720 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.932      ;
; 0.721 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.933      ;
; 0.741 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.953      ;
; 0.742 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.954      ;
; 0.751 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.963      ;
; 0.752 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.753 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.965      ;
; 0.758 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.970      ;
; 0.758 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.970      ;
; 0.759 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.971      ;
; 0.762 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.781 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.018      ;
; 0.830 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.042      ;
; 0.837 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.049      ;
; 0.838 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.050      ;
; 0.842 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.054      ;
; 0.847 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.059      ;
; 0.851 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.063      ;
; 0.854 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.066      ;
; 0.855 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.067      ;
; 0.862 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.074      ;
; 0.863 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.075      ;
; 0.875 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.087      ;
; 0.884 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.096      ;
; 0.923 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.135      ;
; 0.923 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.135      ;
; 0.927 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.139      ;
; 0.933 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.145      ;
; 0.934 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.146      ;
; 0.944 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.156      ;
; 0.947 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.175      ;
; 0.950 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.162      ;
; 0.969 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.181      ;
; 0.970 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.182      ;
; 0.971 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.183      ;
; 0.971 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.183      ;
; 0.974 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.186      ;
; 0.975 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.187      ;
; 0.975 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.187      ;
; 0.977 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.189      ;
; 0.977 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.189      ;
; 1.018 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.263     ; 0.899      ;
; 1.022 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.234      ;
; 1.029 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.241      ;
; 1.031 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.243      ;
; 1.032 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.244      ;
; 1.032 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.244      ;
; 1.032 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.244      ;
; 1.033 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.245      ;
; 1.033 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.245      ;
; 1.033 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.245      ;
; 1.033 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.245      ;
; 1.034 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.246      ;
; 1.035 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.247      ;
; 1.035 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.247      ;
; 1.035 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.247      ;
; 1.035 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.247      ;
; 1.035 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.247      ;
; 1.038 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.250      ;
; 1.038 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.250      ;
; 1.039 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.251      ;
; 1.039 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.251      ;
; 1.039 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.251      ;
; 1.041 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.253      ;
; 1.041 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.253      ;
; 1.046 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.258      ;
; 1.052 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.264      ;
; 1.053 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.265      ;
; 1.054 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.266      ;
; 1.054 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.266      ;
; 1.055 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.935      ;
; 1.057 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.269      ;
; 1.058 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.270      ;
; 1.058 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.270      ;
; 1.060 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.272      ;
; 1.060 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.272      ;
; 1.087 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.299      ;
; 1.100 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.312      ;
; 1.101 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.313      ;
; 1.113 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.325      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk12M'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.511 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.055      ; 0.710      ;
; 0.527 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.705      ;
; 0.532 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.055      ; 0.731      ;
; 0.534 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.055      ; 0.733      ;
; 0.545 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.055      ; 0.744      ;
; 0.547 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.725      ;
; 0.555 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.733      ;
; 0.559 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.737      ;
; 0.563 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.741      ;
; 0.564 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.742      ;
; 0.566 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.744      ;
; 0.663 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.846      ;
; 0.704 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.882      ;
; 0.705 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.883      ;
; 0.717 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.895      ;
; 0.755 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.055      ; 0.954      ;
; 0.779 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.055      ; 0.978      ;
; 0.783 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.055      ; 0.982      ;
; 0.786 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.055      ; 0.985      ;
; 0.788 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.971      ;
; 0.794 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.977      ;
; 0.803 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.986      ;
; 0.804 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.987      ;
; 0.810 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.993      ;
; 0.810 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.993      ;
; 0.811 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.994      ;
; 0.814 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.997      ;
; 0.817 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.000      ;
; 0.832 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.015      ;
; 0.844 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.055      ; 1.043      ;
; 0.875 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.055      ; 1.074      ;
; 0.883 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.066      ;
; 0.890 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.073      ;
; 0.900 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.083      ;
; 0.909 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.092      ;
; 0.913 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.096      ;
; 0.934 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.117      ;
; 0.941 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.124      ;
; 0.947 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.132      ;
; 0.957 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.140      ;
; 1.005 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.188      ;
; 1.030 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.213      ;
; 1.031 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.216      ;
; 1.037 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.220      ;
; 1.058 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.241      ;
; 1.073 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.256      ;
; 1.091 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.274      ;
; 1.140 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.323      ;
; 1.144 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.327      ;
; 1.159 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.342      ;
; 1.164 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.347      ;
; 1.171 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.354      ;
; 1.172 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.355      ;
; 1.174 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.357      ;
; 1.223 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.406      ;
; 1.238 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.421      ;
; 1.238 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.421      ;
; 1.254 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.437      ;
; 1.269 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.452      ;
; 1.318 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.501      ;
; 1.321 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.504      ;
; 1.325 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.508      ;
; 1.331 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.514      ;
; 1.380 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.563      ;
; 1.391 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.072      ; 1.607      ;
; 1.401 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.584      ;
; 1.411 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.594      ;
; 1.413 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.596      ;
; 1.426 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.689      ; 4.314      ;
; 1.478 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.661      ;
; 1.534 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.717      ;
; 1.542 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.725      ;
; 1.552 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.687      ; 4.438      ;
; 1.553 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.736      ;
; 1.558 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.741      ;
; 1.573 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.072      ; 1.789      ;
; 1.622 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.072      ; 1.838      ;
; 1.623 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.072      ; 1.839      ;
; 1.639 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.688      ; 4.526      ;
; 1.639 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.822      ;
; 1.641 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.684      ; 4.524      ;
; 1.653 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.072      ; 1.869      ;
; 1.657 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.682      ; 4.538      ;
; 1.683 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.072      ; 1.899      ;
; 1.683 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.072      ; 1.899      ;
; 1.691 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.683      ; 4.573      ;
; 1.696 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.677      ; 4.572      ;
; 1.703 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.680      ; 4.582      ;
; 1.716 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.688      ; 4.603      ;
; 1.720 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.072      ; 1.936      ;
; 1.734 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.685      ; 4.618      ;
; 1.741 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.681      ; 4.621      ;
; 1.774 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 2.693      ; 4.666      ;
; 1.776 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 2.689      ; 4.664      ;
; 1.780 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.963      ;
; 1.802 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.679      ; 4.680      ;
; 1.805 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.072      ; 2.021      ;
; 1.806 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg          ; SW[0]        ; clk12M      ; 0.000        ; 2.685      ; 4.690      ;
; 1.813 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; -0.981     ; 0.976      ;
; 1.825 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.680      ; 4.704      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.670 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.054      ; 2.660      ;
; -2.670 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.054      ; 2.660      ;
; -2.670 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.054      ; 2.660      ;
; -2.655 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 2.659      ;
; -2.640 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.645      ;
; -2.640 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.645      ;
; -2.640 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.645      ;
; -2.640 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.645      ;
; -2.640 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.645      ;
; -2.640 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.645      ;
; -2.640 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.645      ;
; -2.506 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.054      ; 2.496      ;
; -2.506 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.054      ; 2.496      ;
; -2.506 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.054      ; 2.496      ;
; -2.483 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.488      ;
; -2.483 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.488      ;
; -2.483 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.488      ;
; -2.483 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.488      ;
; -2.483 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.488      ;
; -2.483 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.488      ;
; -2.483 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.069      ; 2.488      ;
; -2.478 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.068      ; 2.482      ;
; -2.387 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.698      ;
; -2.387 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.698      ;
; -2.387 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.698      ;
; -2.387 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.698      ;
; -2.387 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.698      ;
; -2.387 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.698      ;
; -2.387 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.698      ;
; -2.356 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.368      ; 2.660      ;
; -2.356 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.368      ; 2.660      ;
; -2.327 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.382      ; 2.645      ;
; -2.327 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.382      ; 2.645      ;
; -2.327 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.382      ; 2.645      ;
; -2.317 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.366      ; 2.619      ;
; -2.317 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.366      ; 2.619      ;
; -2.317 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.366      ; 2.619      ;
; -2.317 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.366      ; 2.619      ;
; -2.317 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.366      ; 2.619      ;
; -2.297 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.368      ; 2.601      ;
; -2.297 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.368      ; 2.601      ;
; -2.297 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.368      ; 2.601      ;
; -2.250 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.364      ; 2.550      ;
; -2.240 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 2.234      ;
; -2.228 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.221      ;
; -2.228 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.221      ;
; -2.208 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.519      ;
; -2.208 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.519      ;
; -2.208 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.519      ;
; -2.208 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.519      ;
; -2.208 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.519      ;
; -2.208 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.519      ;
; -2.208 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.375      ; 2.519      ;
; -2.192 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.368      ; 2.496      ;
; -2.192 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.368      ; 2.496      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.382      ; 2.488      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.382      ; 2.488      ;
; -2.170 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.382      ; 2.488      ;
; -2.158 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.366      ; 2.460      ;
; -2.158 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.366      ; 2.460      ;
; -2.158 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.366      ; 2.460      ;
; -2.158 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.366      ; 2.460      ;
; -2.158 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.366      ; 2.460      ;
; -2.144 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.368      ; 2.448      ;
; -2.144 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.368      ; 2.448      ;
; -2.144 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.368      ; 2.448      ;
; -2.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.452      ;
; -2.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.452      ;
; -2.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.452      ;
; -2.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.452      ;
; -2.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.452      ;
; -2.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.452      ;
; -2.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.452      ;
; -2.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.452      ;
; -2.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.452      ;
; -2.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.452      ;
; -2.106 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 2.100      ;
; -2.105 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.364      ; 2.405      ;
; -2.090 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.083      ;
; -2.090 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.083      ;
; -2.070 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 2.064      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.337      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.337      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.337      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.337      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.337      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.337      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.337      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.337      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.337      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.337      ;
; -1.930 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.242      ;
; -1.930 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.242      ;
; -1.930 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.242      ;
; -1.930 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.242      ;
; -1.930 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.242      ;
; -1.930 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.242      ;
; -1.930 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.242      ;
; -1.930 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.242      ;
; -1.930 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.242      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk12M'                                                                                               ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.717 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.280      ; 2.482      ;
; -0.717 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.280      ; 2.482      ;
; -0.717 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.280      ; 2.482      ;
; -0.717 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.280      ; 2.482      ;
; -0.717 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.280      ; 2.482      ;
; -0.717 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.280      ; 2.482      ;
; -0.654 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 1.335      ; 2.474      ;
; -0.654 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 1.335      ; 2.474      ;
; -0.654 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 1.335      ; 2.474      ;
; -0.654 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 1.335      ; 2.474      ;
; -0.654 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.335      ; 2.474      ;
; -0.654 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.335      ; 2.474      ;
; -0.654 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.335      ; 2.474      ;
; -0.654 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.335      ; 2.474      ;
; -0.624 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.350      ; 2.459      ;
; -0.624 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.350      ; 2.459      ;
; -0.388 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.280      ; 2.653      ;
; -0.388 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.280      ; 2.653      ;
; -0.388 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.280      ; 2.653      ;
; -0.388 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.280      ; 2.653      ;
; -0.388 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.280      ; 2.653      ;
; -0.388 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.280      ; 2.653      ;
; -0.344 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 1.335      ; 2.664      ;
; -0.344 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 1.335      ; 2.664      ;
; -0.344 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 1.335      ; 2.664      ;
; -0.344 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 1.335      ; 2.664      ;
; -0.344 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.335      ; 2.664      ;
; -0.344 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.335      ; 2.664      ;
; -0.344 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.335      ; 2.664      ;
; -0.344 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.335      ; 2.664      ;
; -0.325 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.350      ; 2.660      ;
; -0.325 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.350      ; 2.660      ;
; 0.333  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 2.330      ; 2.482      ;
; 0.333  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 2.330      ; 2.482      ;
; 0.333  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 2.330      ; 2.482      ;
; 0.333  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 2.330      ; 2.482      ;
; 0.662  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 2.330      ; 2.653      ;
; 0.662  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 2.330      ; 2.653      ;
; 0.662  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 2.330      ; 2.653      ;
; 0.662  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 2.330      ; 2.653      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SW[0]'                                                                                                                                                               ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.352 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.340      ; 4.683      ;
; -0.319 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.652      ; 4.962      ;
; -0.312 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.287      ; 4.600      ;
; -0.279 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.599      ; 4.879      ;
; -0.239 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.651      ; 4.881      ;
; -0.238 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.340      ; 4.569      ;
; -0.207 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.175      ; 4.599      ;
; -0.199 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.598      ; 4.798      ;
; -0.198 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.287      ; 4.486      ;
; -0.174 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.487      ; 4.878      ;
; -0.173 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.651      ; 4.815      ;
; -0.163 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.324      ; 4.586      ;
; -0.147 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.199      ; 4.376      ;
; -0.146 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.323      ; 4.584      ;
; -0.137 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.651      ; 4.779      ;
; -0.133 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.598      ; 4.732      ;
; -0.130 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.636      ; 4.865      ;
; -0.114 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.511      ; 4.655      ;
; -0.113 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.635      ; 4.863      ;
; -0.097 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.598      ; 4.696      ;
; -0.094 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.486      ; 4.797      ;
; -0.093 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.175      ; 4.485      ;
; -0.090 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.176      ; 4.463      ;
; -0.084 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.340      ; 4.415      ;
; -0.075 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.651      ; 4.717      ;
; -0.073 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.651      ; 4.715      ;
; -0.057 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.488      ; 4.742      ;
; -0.051 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.651      ; 4.693      ;
; -0.050 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.635      ; 4.784      ;
; -0.049 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.324      ; 4.472      ;
; -0.044 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.287      ; 4.332      ;
; -0.035 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.598      ; 4.634      ;
; -0.034 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.510      ; 4.574      ;
; -0.033 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.199      ; 4.262      ;
; -0.033 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.634      ; 4.782      ;
; -0.033 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.598      ; 4.632      ;
; -0.032 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.323      ; 4.470      ;
; -0.028 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.486      ; 4.731      ;
; -0.017 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.667      ; 4.675      ;
; -0.011 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.598      ; 4.610      ;
; 0.008  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.486      ; 4.695      ;
; 0.016  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.635      ; 4.718      ;
; 0.023  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.614      ; 4.592      ;
; 0.023  ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.487      ; 4.661      ;
; 0.024  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.176      ; 4.349      ;
; 0.032  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.200      ; 4.382      ;
; 0.032  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.510      ; 4.508      ;
; 0.033  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.634      ; 4.716      ;
; 0.052  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.635      ; 4.682      ;
; 0.055  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.651      ; 4.587      ;
; 0.061  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.175      ; 4.331      ;
; 0.065  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.512      ; 4.661      ;
; 0.068  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.510      ; 4.472      ;
; 0.069  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.634      ; 4.680      ;
; 0.070  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.486      ; 4.633      ;
; 0.072  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.486      ; 4.631      ;
; 0.089  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.487      ; 4.595      ;
; 0.094  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.486      ; 4.609      ;
; 0.095  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.598      ; 4.504      ;
; 0.101  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.667      ; 4.557      ;
; 0.105  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.324      ; 4.318      ;
; 0.111  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.667      ; 4.547      ;
; 0.114  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.635      ; 4.620      ;
; 0.116  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.635      ; 4.618      ;
; 0.121  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.199      ; 4.108      ;
; 0.122  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.323      ; 4.316      ;
; 0.125  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.487      ; 4.559      ;
; 0.127  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.175      ; 4.377      ;
; 0.128  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.502      ; 4.591      ;
; 0.130  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.510      ; 4.410      ;
; 0.131  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.634      ; 4.618      ;
; 0.132  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.510      ; 4.408      ;
; 0.133  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.634      ; 4.616      ;
; 0.138  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.635      ; 4.596      ;
; 0.141  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.614      ; 4.474      ;
; 0.141  ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.511      ; 4.584      ;
; 0.146  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.200      ; 4.268      ;
; 0.151  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.614      ; 4.464      ;
; 0.154  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.510      ; 4.386      ;
; 0.155  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.634      ; 4.594      ;
; 0.160  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.487      ; 4.656      ;
; 0.166  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.200      ; 4.381      ;
; 0.168  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.201      ; 4.381      ;
; 0.172  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.651      ; 4.578      ;
; 0.174  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.202      ; 4.375      ;
; 0.175  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.202      ; 4.375      ;
; 0.175  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.203      ; 4.376      ;
; 0.178  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.176      ; 4.195      ;
; 0.186  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.878      ; 4.683      ;
; 0.187  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.487      ; 4.497      ;
; 0.188  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.526      ; 4.368      ;
; 0.189  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.650      ; 4.576      ;
; 0.189  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.487      ; 4.495      ;
; 0.199  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.512      ; 4.660      ;
; 0.200  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.486      ; 4.503      ;
; 0.201  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.513      ; 4.660      ;
; 0.207  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.511      ; 4.518      ;
; 0.207  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.514      ; 4.654      ;
; 0.208  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.514      ; 4.654      ;
; 0.208  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.515      ; 4.655      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SW[0]'                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.005 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.415      ; 2.490      ;
; -3.998 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.415      ; 2.497      ;
; -3.981 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.418      ; 2.517      ;
; -3.980 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.417      ; 2.517      ;
; -3.979 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.417      ; 2.518      ;
; -3.977 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.389      ; 2.492      ;
; -3.976 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.416      ; 2.520      ;
; -3.975 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.545      ; 2.650      ;
; -3.972 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.544      ; 2.652      ;
; -3.971 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.414      ; 2.523      ;
; -3.898 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.507      ; 2.689      ;
; -3.891 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.401      ; 2.590      ;
; -3.886 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.401      ; 2.595      ;
; -3.884 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.403      ; 2.599      ;
; -3.884 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.403      ; 2.599      ;
; -3.884 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.404      ; 2.600      ;
; -3.880 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.400      ; 2.600      ;
; -3.879 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.401      ; 2.602      ;
; -3.877 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.402      ; 2.605      ;
; -3.877 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.401      ; 2.604      ;
; -3.870 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.403      ; 2.613      ;
; -3.870 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.403      ; 2.613      ;
; -3.870 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.404      ; 2.614      ;
; -3.866 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.400      ; 2.614      ;
; -3.863 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.402      ; 2.619      ;
; -3.854 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.375      ; 2.601      ;
; -3.852 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.390      ; 2.618      ;
; -3.851 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.375      ; 2.604      ;
; -3.849 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.531      ; 2.762      ;
; -3.846 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.530      ; 2.764      ;
; -3.843 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.562      ; 2.799      ;
; -3.825 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.530      ; 2.785      ;
; -3.824 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.531      ; 2.787      ;
; -3.811 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 2.983      ;
; -3.806 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 2.988      ;
; -3.804 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.716      ; 2.992      ;
; -3.804 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.716      ; 2.992      ;
; -3.804 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.717      ; 2.993      ;
; -3.802 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.715      ; 2.993      ;
; -3.800 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.713      ; 2.993      ;
; -3.797 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.715      ; 2.998      ;
; -3.795 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.715      ; 3.000      ;
; -3.784 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.389      ; 2.685      ;
; -3.778 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.718      ; 3.020      ;
; -3.777 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.717      ; 3.020      ;
; -3.776 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.186      ; 2.490      ;
; -3.776 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.717      ; 3.021      ;
; -3.774 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.689      ; 2.995      ;
; -3.774 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 2.994      ;
; -3.773 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.716      ; 3.023      ;
; -3.772 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.845      ; 3.153      ;
; -3.772 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.493      ; 2.801      ;
; -3.772 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.493      ; 2.801      ;
; -3.769 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.186      ; 2.497      ;
; -3.769 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.844      ; 3.155      ;
; -3.769 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 3.025      ;
; -3.768 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 3.026      ;
; -3.764 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 3.030      ;
; -3.762 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.716      ; 3.034      ;
; -3.762 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.716      ; 3.034      ;
; -3.762 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.717      ; 3.035      ;
; -3.758 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.713      ; 3.035      ;
; -3.756 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 3.038      ;
; -3.755 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.715      ; 3.040      ;
; -3.752 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.189      ; 2.517      ;
; -3.751 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.188      ; 2.517      ;
; -3.751 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 3.043      ;
; -3.750 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.188      ; 2.518      ;
; -3.749 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.716      ; 3.047      ;
; -3.749 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.716      ; 3.047      ;
; -3.749 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.717      ; 3.048      ;
; -3.748 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.160      ; 2.492      ;
; -3.747 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.187      ; 2.520      ;
; -3.746 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.316      ; 2.650      ;
; -3.745 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.843      ; 3.178      ;
; -3.745 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.713      ; 3.048      ;
; -3.744 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.844      ; 3.180      ;
; -3.743 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.315      ; 2.652      ;
; -3.742 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.185      ; 2.523      ;
; -3.742 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.715      ; 3.053      ;
; -3.732 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 3.036      ;
; -3.731 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.376      ; 2.725      ;
; -3.726 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.376      ; 2.730      ;
; -3.719 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 3.049      ;
; -3.717 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.548      ; 2.911      ;
; -3.703 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.843      ; 3.220      ;
; -3.702 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.844      ; 3.222      ;
; -3.699 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 3.095      ;
; -3.695 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.807      ; 3.192      ;
; -3.694 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 3.100      ;
; -3.692 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.806      ; 3.194      ;
; -3.692 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.716      ; 3.104      ;
; -3.692 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.716      ; 3.104      ;
; -3.692 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.717      ; 3.105      ;
; -3.691 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.548      ; 2.937      ;
; -3.690 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.843      ; 3.233      ;
; -3.689 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 3.105      ;
; -3.689 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.844      ; 3.235      ;
; -3.688 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.713      ; 3.105      ;
; -3.686 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.415      ; 2.809      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk12M'                                                                                                ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.049 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 2.443      ; 2.568      ;
; -0.049 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 2.443      ; 2.568      ;
; -0.049 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 2.443      ; 2.568      ;
; -0.049 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 2.443      ; 2.568      ;
; 0.285  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 2.443      ; 2.402      ;
; 0.285  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 2.443      ; 2.402      ;
; 0.285  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 2.443      ; 2.402      ;
; 0.285  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 2.443      ; 2.402      ;
; 0.979  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.422      ; 2.575      ;
; 0.979  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.422      ; 2.575      ;
; 0.999  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 1.406      ; 2.579      ;
; 0.999  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 1.406      ; 2.579      ;
; 0.999  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 1.406      ; 2.579      ;
; 0.999  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 1.406      ; 2.579      ;
; 0.999  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.406      ; 2.579      ;
; 0.999  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.406      ; 2.579      ;
; 0.999  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.406      ; 2.579      ;
; 0.999  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.406      ; 2.579      ;
; 1.045  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.349      ; 2.568      ;
; 1.045  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.349      ; 2.568      ;
; 1.045  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.349      ; 2.568      ;
; 1.045  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.349      ; 2.568      ;
; 1.045  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.349      ; 2.568      ;
; 1.045  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.349      ; 2.568      ;
; 1.284  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.422      ; 2.380      ;
; 1.284  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.422      ; 2.380      ;
; 1.314  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 1.406      ; 2.394      ;
; 1.314  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 1.406      ; 2.394      ;
; 1.314  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 1.406      ; 2.394      ;
; 1.314  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 1.406      ; 2.394      ;
; 1.314  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.406      ; 2.394      ;
; 1.314  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.406      ; 2.394      ;
; 1.314  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.406      ; 2.394      ;
; 1.314  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.406      ; 2.394      ;
; 1.379  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.349      ; 2.402      ;
; 1.379  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.349      ; 2.402      ;
; 1.379  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.349      ; 2.402      ;
; 1.379  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.349      ; 2.402      ;
; 1.379  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.349      ; 2.402      ;
; 1.379  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.349      ; 2.402      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.046      ;
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.046      ;
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.046      ;
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.046      ;
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.046      ;
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.046      ;
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.046      ;
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.046      ;
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.046      ;
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.046      ;
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.046      ;
; 1.049 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.046      ;
; 1.177 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.174      ;
; 1.177 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.174      ;
; 1.177 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.174      ;
; 1.177 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.174      ;
; 1.177 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.174      ;
; 1.177 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.174      ;
; 1.177 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.174      ;
; 1.177 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.174      ;
; 1.177 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.174      ;
; 1.177 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.174      ;
; 1.177 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.174      ;
; 1.177 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.174      ;
; 1.189 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.855      ;
; 1.266 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.263      ;
; 1.266 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.263      ;
; 1.266 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.263      ;
; 1.266 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.263      ;
; 1.266 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.263      ;
; 1.266 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.263      ;
; 1.266 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.263      ;
; 1.266 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.263      ;
; 1.266 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.263      ;
; 1.266 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.263      ;
; 1.338 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.004      ;
; 1.343 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.731      ; 2.328      ;
; 1.354 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.019      ;
; 1.354 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.019      ;
; 1.370 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.035      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.375      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.375      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.375      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.375      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.375      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.375      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.375      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.375      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.375      ;
; 1.378 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.375      ;
; 1.381 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.369      ;
; 1.381 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.369      ;
; 1.381 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.369      ;
; 1.394 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.381      ;
; 1.394 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.381      ;
; 1.394 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.381      ;
; 1.394 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.381      ;
; 1.394 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.381      ;
; 1.404 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.750      ; 2.408      ;
; 1.404 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.750      ; 2.408      ;
; 1.404 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.750      ; 2.408      ;
; 1.428 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.416      ;
; 1.428 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.416      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.437      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.437      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.437      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.437      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.437      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.437      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.437      ;
; 1.484 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.731      ; 2.469      ;
; 1.489 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.154      ;
; 1.489 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.154      ;
; 1.502 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.167      ;
; 1.531 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.519      ;
; 1.531 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.519      ;
; 1.531 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.519      ;
; 1.549 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.536      ;
; 1.549 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.536      ;
; 1.549 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.536      ;
; 1.549 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.536      ;
; 1.549 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.536      ;
; 1.557 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.750      ; 2.561      ;
; 1.557 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.750      ; 2.561      ;
; 1.557 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.750      ; 2.561      ;
; 1.588 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.576      ;
; 1.588 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.576      ;
; 1.616 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.612      ;
; 1.616 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.612      ;
; 1.616 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.612      ;
; 1.616 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.612      ;
; 1.616 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.612      ;
; 1.616 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.612      ;
; 1.616 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.612      ;
; 1.726 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.402      ;
; 1.731 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.408      ;
; 1.731 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.408      ;
; 1.731 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.408      ;
; 1.731 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.408      ;
; 1.731 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.408      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -1.812 ; -1.812       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]|datad        ;
; -1.802 ; -1.802       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]|datad        ;
; -1.790 ; -1.790       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1844|combout ;
; -1.788 ; -1.788       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[137]   ;
; -1.786 ; -1.786       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1836|datac   ;
; -1.785 ; -1.785       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1844|datab   ;
; -1.782 ; -1.782       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1836|combout ;
; -1.778 ; -1.778       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[139]   ;
; -1.755 ; -1.755       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1835|combout ;
; -1.752 ; -1.752       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1843|combout ;
; -1.699 ; -1.699       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]|datad        ;
; -1.678 ; -1.678       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|combout ;
; -1.675 ; -1.675       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[231]   ;
; -1.673 ; -1.673       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|dataa   ;
; -1.636 ; -1.636       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1863|combout ;
; -1.555 ; -1.555       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[134]~1821|combout ;
; -1.550 ; -1.550       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[134]~1821|datab   ;
; -1.549 ; -1.549       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[134]|datad        ;
; -1.525 ; -1.525       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[134]   ;
; -1.517 ; -1.517       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[134]~1820|combout ;
; -1.514 ; -1.514       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1835|combout ;
; -1.512 ; -1.512       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1843|combout ;
; -1.496 ; -1.496       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[137]   ;
; -1.494 ; -1.494       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1844|combout ;
; -1.491 ; -1.491       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[139]   ;
; -1.488 ; -1.488       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1836|combout ;
; -1.485 ; -1.485       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1836|datac   ;
; -1.480 ; -1.480       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1844|datab   ;
; -1.478 ; -1.478       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[129]|datad        ;
; -1.474 ; -1.474       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]|datad        ;
; -1.469 ; -1.469       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]|datad        ;
; -1.466 ; -1.466       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[199]|datad        ;
; -1.461 ; -1.461       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[24]~1958|combout  ;
; -1.456 ; -1.456       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[24]~1958|dataa    ;
; -1.454 ; -1.454       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[129]   ;
; -1.450 ; -1.450       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[22]~1936|datac    ;
; -1.450 ; -1.450       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[75]~1978|datad    ;
; -1.449 ; -1.449       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[199]~1740|datac   ;
; -1.448 ; -1.448       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[75]|datad         ;
; -1.446 ; -1.446       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[22]~1936|combout  ;
; -1.445 ; -1.445       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[199]~1740|combout ;
; -1.442 ; -1.442       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[199]   ;
; -1.437 ; -1.437       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[24]|datad         ;
; -1.434 ; -1.434       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[22]|datad         ;
; -1.430 ; -1.430       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[75]~1977|combout  ;
; -1.429 ; -1.429       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[129]~1815|combout ;
; -1.428 ; -1.428       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[75]~1978|combout  ;
; -1.426 ; -1.426       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[75]    ;
; -1.424 ; -1.424       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[129]~1815|datab   ;
; -1.419 ; -1.419       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[22]~1935|combout  ;
; -1.419 ; -1.419       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[24]~1957|combout  ;
; -1.418 ; -1.418       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[199]~1739|combout ;
; -1.413 ; -1.413       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[24]    ;
; -1.412 ; -1.412       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[22]    ;
; -1.409 ; -1.409       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[129]~1814|combout ;
; -1.392 ; -1.392       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[232]|datad        ;
; -1.375 ; -1.375       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[232]~1854|datac   ;
; -1.371 ; -1.371       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[232]~1854|combout ;
; -1.369 ; -1.369       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1863|combout ;
; -1.368 ; -1.368       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[232]   ;
; -1.366 ; -1.366       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|datad   ;
; -1.364 ; -1.364       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[131]~1807|datad   ;
; -1.363 ; -1.363       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]|datad        ;
; -1.347 ; -1.347       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[94]|datad         ;
; -1.347 ; -1.347       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[231]   ;
; -1.346 ; -1.346       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1883|combout ;
; -1.346 ; -1.346       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[131]|datad        ;
; -1.345 ; -1.345       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|combout ;
; -1.345 ; -1.345       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[232]~1853|combout ;
; -1.344 ; -1.344       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[131]~1806|combout ;
; -1.344 ; -1.344       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[94]~1942|combout  ;
; -1.343 ; -1.343       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|combout ;
; -1.342 ; -1.342       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[131]~1807|combout ;
; -1.341 ; -1.341       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[104]   ;
; -1.339 ; -1.339       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[94]~1942|datab    ;
; -1.335 ; -1.335       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]|datad        ;
; -1.334 ; -1.334       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|dataa   ;
; -1.329 ; -1.329       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[55]|datad         ;
; -1.325 ; -1.325       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]|datad        ;
; -1.324 ; -1.324       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[131]   ;
; -1.323 ; -1.323       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[94]    ;
; -1.322 ; -1.322       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[150]|datad        ;
; -1.319 ; -1.319       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]|datad        ;
; -1.314 ; -1.314       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|combout ;
; -1.311 ; -1.311       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[119]   ;
; -1.309 ; -1.309       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|datab   ;
; -1.309 ; -1.309       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[55]~1926|combout  ;
; -1.306 ; -1.306       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[94]~1941|combout  ;
; -1.305 ; -1.305       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[55]    ;
; -1.304 ; -1.304       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[127]|datad        ;
; -1.304 ; -1.304       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[55]~1926|dataa    ;
; -1.300 ; -1.300       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[150]~1834|combout ;
; -1.298 ; -1.298       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[150]   ;
; -1.297 ; -1.297       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|combout ;
; -1.295 ; -1.295       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[150]~1834|datab   ;
; -1.295 ; -1.295       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[151]   ;
; -1.292 ; -1.292       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|datab   ;
; -1.290 ; -1.290       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[105]~1882|datad   ;
; -1.290 ; -1.290       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[233]~1852|datad   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk12M'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.786  ; 9.786        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.786  ; 9.786        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.213 ; 10.213       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.213 ; 10.213       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]                                                                                                             ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]                                                                                                             ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]                                                                                                            ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]                                                                                                              ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]                                                                                                              ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|set_color                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                                                                                               ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                                                                                               ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[7]                                                                                                           ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[8]                                                                                                           ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[9]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]                                                                                                             ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]                                                                                                             ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]                                                                                                            ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]                                                                                                            ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]                                                                                                            ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]                                                                                                              ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]                                                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[0]                                                                                                           ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[7]                                                                                                           ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[8]                                                                                                           ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[9]                                                                                                           ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_re_reg          ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; 639.751  ; 639.967      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.849  ; 640.033      ; 0.184          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.984  ; 639.984      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 639.984  ; 639.984      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 639.991  ; 639.991      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 640.009  ; 640.009      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 640.015  ; 640.015      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 640.015  ; 640.015      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 1278.000 ; 1280.000     ; 2.000          ; Min Period       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 8.011 ; 8.312 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.113 ; 6.320 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.011 ; 8.312 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 7.571 ; 7.877 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.678 ; 5.880 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 4.739 ; 4.772 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 7.571 ; 7.877 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 5.122 ; 5.468 ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.886 ; 2.978 ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 5.122 ; 5.468 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 4.313 ; 4.724 ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.554 ; 2.687 ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 4.313 ; 4.724 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 5.834 ; 6.176 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 3.520 ; 3.690 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 5.834 ; 6.176 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 2.123 ; 2.533 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 3.878 ; 4.511 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 2.773 ; 3.374 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 2.771 ; 3.234 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 4.042 ; 4.392 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 4.042 ; 4.392 ; Fall       ; clk12M                                            ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -1.342 ; -1.509 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.342 ; -1.509 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.758 ; -3.069 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.167 ; -1.270 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.381 ; -2.549 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -1.167 ; -1.270 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -4.156 ; -4.472 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.472  ; 1.355  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.472  ; 1.355  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.463 ; -0.750 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.570  ; 1.373  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.570  ; 1.373  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.234 ; -0.521 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; -0.189 ; -0.542 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -1.456 ; -1.670 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -3.705 ; -3.971 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.582 ; -0.929 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.189 ; -0.542 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; -0.474 ; -0.875 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.424 ; -0.766 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -1.446 ; -1.794 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -1.446 ; -1.794 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.437 ; 4.459 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.437 ; 4.368 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.158 ; 4.106 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.398 ; 4.459 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.753 ; 3.722 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.270 ; 4.218 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.227 ; 4.187 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.025 ; 3.996 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.270 ; 4.218 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.995 ; 3.947 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.674 ; 4.800 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.510 ; 4.557 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.766 ; 3.730 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.506 ; 4.557 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.510 ; 4.472 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.485 ; 4.470 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.392 ; 3.371 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.354 ; 3.322 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.012 ; 3.944 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.744 ; 3.692 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.974 ; 4.031 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.354 ; 3.322 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.588 ; 3.539 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.810 ; 3.770 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.617 ; 3.587 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.851 ; 3.800 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.588 ; 3.539 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.294 ; 4.419 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.368 ; 3.331 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.368 ; 3.331 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.077 ; 4.125 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.082 ; 4.044 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.058 ; 4.041 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.012 ; 2.990 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -8.098 ; -741.107      ;
; clk12M                                              ; -4.236 ; -558.903      ;
; SW[0]                                               ; -3.037 ; -583.581      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.396  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -2.321 ; -130.643      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.410 ; -0.410        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.180  ; 0.000         ;
; clk12M                                              ; 0.303  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.085 ; -106.698      ;
; SW[0]                                             ; -0.188 ; -0.643        ;
; clk12M                                            ; -0.180 ; -2.304        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -3.026 ; -70.630       ;
; clk12M                                            ; 0.131  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.634  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -704.754      ;
; clk12M                                              ; -1.000  ; -188.000      ;
; CLOCK_50                                            ; 9.584   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.604  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.783 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -8.098 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.006     ; 4.020      ;
; -8.071 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.006     ; 3.993      ;
; -8.067 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.006     ; 3.989      ;
; -8.020 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.013     ; 3.935      ;
; -8.013 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.013     ; 3.928      ;
; -8.013 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.013     ; 3.928      ;
; -7.999 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.006     ; 3.921      ;
; -7.995 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.006     ; 3.917      ;
; -7.860 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.483     ; 4.305      ;
; -7.856 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 4.594      ;
; -7.851 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.013     ; 3.766      ;
; -7.845 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.013     ; 3.760      ;
; -7.833 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.483     ; 4.278      ;
; -7.829 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 4.567      ;
; -7.829 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.483     ; 4.274      ;
; -7.828 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.006     ; 3.750      ;
; -7.825 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.006     ; 3.747      ;
; -7.825 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 4.563      ;
; -7.811 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.552     ; 4.187      ;
; -7.801 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.030     ; 4.699      ;
; -7.788 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.959     ; 4.757      ;
; -7.784 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.552     ; 4.160      ;
; -7.782 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.490     ; 4.220      ;
; -7.780 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.552     ; 4.156      ;
; -7.779 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 4.484      ;
; -7.778 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.197     ; 4.509      ;
; -7.775 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.490     ; 4.213      ;
; -7.775 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.490     ; 4.213      ;
; -7.774 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.030     ; 4.672      ;
; -7.771 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.197     ; 4.502      ;
; -7.771 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.197     ; 4.502      ;
; -7.770 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.030     ; 4.668      ;
; -7.764 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.028     ; 4.664      ;
; -7.761 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.483     ; 4.206      ;
; -7.761 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.959     ; 4.730      ;
; -7.757 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 4.495      ;
; -7.757 ; RAMs_drive:RAM_controller|Parity_register[72]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.483     ; 4.202      ;
; -7.757 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.959     ; 4.726      ;
; -7.753 ; RAMs_drive:RAM_controller|Parity_register[216] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.190     ; 4.491      ;
; -7.752 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 4.457      ;
; -7.748 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 4.453      ;
; -7.743 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.537     ; 4.134      ;
; -7.737 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.028     ; 4.637      ;
; -7.735 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.275     ; 4.388      ;
; -7.735 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.930     ; 4.733      ;
; -7.734 ; RAMs_drive:RAM_controller|Parity_register[142] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.412     ; 4.250      ;
; -7.733 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.559     ; 4.102      ;
; -7.733 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.028     ; 4.633      ;
; -7.732 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.211     ; 4.449      ;
; -7.729 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.171     ; 4.486      ;
; -7.728 ; RAMs_drive:RAM_controller|Parity_register[120] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.245     ; 4.411      ;
; -7.726 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.559     ; 4.095      ;
; -7.726 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.559     ; 4.095      ;
; -7.723 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.037     ; 4.614      ;
; -7.716 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.537     ; 4.107      ;
; -7.716 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.037     ; 4.607      ;
; -7.716 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.037     ; 4.607      ;
; -7.712 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.552     ; 4.088      ;
; -7.712 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.537     ; 4.103      ;
; -7.710 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.966     ; 4.672      ;
; -7.708 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.275     ; 4.361      ;
; -7.708 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.552     ; 4.084      ;
; -7.708 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.930     ; 4.706      ;
; -7.707 ; RAMs_drive:RAM_controller|Parity_register[142] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.412     ; 4.223      ;
; -7.705 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.211     ; 4.422      ;
; -7.704 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.275     ; 4.357      ;
; -7.704 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.930     ; 4.702      ;
; -7.703 ; RAMs_drive:RAM_controller|Parity_register[142] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.412     ; 4.219      ;
; -7.703 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.966     ; 4.665      ;
; -7.703 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.966     ; 4.665      ;
; -7.702 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.030     ; 4.600      ;
; -7.702 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.171     ; 4.459      ;
; -7.701 ; RAMs_drive:RAM_controller|Parity_register[120] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.245     ; 4.384      ;
; -7.701 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.211     ; 4.418      ;
; -7.701 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.230     ; 4.399      ;
; -7.698 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.030     ; 4.596      ;
; -7.698 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.171     ; 4.455      ;
; -7.697 ; RAMs_drive:RAM_controller|Parity_register[120] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.245     ; 4.380      ;
; -7.694 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.230     ; 4.392      ;
; -7.694 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.230     ; 4.392      ;
; -7.689 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.822     ; 4.795      ;
; -7.689 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.959     ; 4.658      ;
; -7.686 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.035     ; 4.579      ;
; -7.685 ; RAMs_drive:RAM_controller|Parity_register[53]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.959     ; 4.654      ;
; -7.680 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 4.385      ;
; -7.679 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.035     ; 4.572      ;
; -7.679 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.035     ; 4.572      ;
; -7.676 ; RAMs_drive:RAM_controller|Parity_register[221] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 4.381      ;
; -7.673 ; RAMs_drive:RAM_controller|Parity_register[181] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.726     ; 3.875      ;
; -7.672 ; RAMs_drive:RAM_controller|Parity_register[149] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.229     ; 4.371      ;
; -7.672 ; RAMs_drive:RAM_controller|Parity_register[182] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.660     ; 3.940      ;
; -7.671 ; RAMs_drive:RAM_controller|Parity_register[102] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.880     ; 4.719      ;
; -7.668 ; RAMs_drive:RAM_controller|Parity_register[7]   ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.976     ; 4.620      ;
; -7.667 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.283     ; 4.312      ;
; -7.665 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.544     ; 4.049      ;
; -7.665 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.028     ; 4.565      ;
; -7.665 ; RAMs_drive:RAM_controller|Parity_register[137] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.197     ; 4.396      ;
; -7.662 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.822     ; 4.768      ;
; -7.661 ; RAMs_drive:RAM_controller|Parity_register[55]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.028     ; 4.561      ;
; -7.658 ; RAMs_drive:RAM_controller|Parity_register[214] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.166     ; 4.420      ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk12M'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.236 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.950      ;
; -4.236 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.950      ;
; -4.234 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.782     ; 1.951      ;
; -4.151 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.790     ; 1.860      ;
; -4.151 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.790     ; 1.860      ;
; -4.149 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.787     ; 1.861      ;
; -4.135 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.782     ; 1.852      ;
; -4.135 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.782     ; 1.852      ;
; -4.133 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.779     ; 1.853      ;
; -4.079 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.789     ; 1.789      ;
; -4.079 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.789     ; 1.789      ;
; -4.077 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.786     ; 1.790      ;
; -4.077 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.786     ; 1.790      ;
; -4.077 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.786     ; 1.790      ;
; -4.075 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.783     ; 1.791      ;
; -4.074 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.794     ; 1.779      ;
; -4.074 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.794     ; 1.779      ;
; -4.072 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.791     ; 1.780      ;
; -4.050 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.787     ; 1.762      ;
; -4.050 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.787     ; 1.762      ;
; -4.048 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.784     ; 1.763      ;
; -4.038 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.791     ; 1.746      ;
; -4.038 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.791     ; 1.746      ;
; -4.036 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.747      ;
; -4.014 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.783     ; 1.730      ;
; -4.014 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.783     ; 1.730      ;
; -4.012 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.780     ; 1.731      ;
; -4.008 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.776     ; 1.731      ;
; -4.008 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.776     ; 1.731      ;
; -4.006 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.773     ; 1.732      ;
; -3.987 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.783     ; 1.703      ;
; -3.987 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.783     ; 1.703      ;
; -3.985 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.780     ; 1.704      ;
; -3.982 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.693      ;
; -3.982 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.693      ;
; -3.980 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.694      ;
; -3.973 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.778     ; 1.694      ;
; -3.973 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.778     ; 1.694      ;
; -3.971 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.775     ; 1.695      ;
; -3.968 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.783     ; 1.684      ;
; -3.968 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.783     ; 1.684      ;
; -3.966 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.780     ; 1.685      ;
; -3.962 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.779     ; 1.682      ;
; -3.962 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.779     ; 1.682      ;
; -3.960 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.776     ; 1.683      ;
; -3.960 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.791     ; 1.668      ;
; -3.960 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.791     ; 1.668      ;
; -3.958 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.669      ;
; -3.957 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.784     ; 1.672      ;
; -3.957 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.784     ; 1.672      ;
; -3.955 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.666      ;
; -3.955 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.666      ;
; -3.955 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.781     ; 1.673      ;
; -3.953 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.667      ;
; -3.952 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.794     ; 1.657      ;
; -3.952 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.794     ; 1.657      ;
; -3.950 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.791     ; 1.658      ;
; -3.923 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.781     ; 1.641      ;
; -3.923 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.781     ; 1.641      ;
; -3.921 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.778     ; 1.642      ;
; -3.913 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.799     ; 1.613      ;
; -3.913 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.799     ; 1.613      ;
; -3.911 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.796     ; 1.614      ;
; -3.908 ; RAMs_drive:RAM_controller|writeDir_16[9]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.811     ; 1.596      ;
; -3.901 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.796     ; 1.604      ;
; -3.901 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.796     ; 1.604      ;
; -3.899 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.793     ; 1.605      ;
; -3.875 ; RAMs_drive:RAM_controller|writeDir_16[8]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.806     ; 1.568      ;
; -3.854 ; RAMs_drive:RAM_controller|writeDir_16[8]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.809     ; 1.544      ;
; -3.838 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.777     ; 1.560      ;
; -3.838 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.777     ; 1.560      ;
; -3.836 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.774     ; 1.561      ;
; -3.814 ; RAMs_drive:RAM_controller|writeDir_16[9]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.812     ; 1.501      ;
; -3.809 ; RAMs_drive:RAM_controller|writeDir_16[7]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.825     ; 1.483      ;
; -3.798 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.512      ;
; -3.798 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.512      ;
; -3.796 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.782     ; 1.513      ;
; -3.795 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.783     ; 1.511      ;
; -3.795 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.783     ; 1.511      ;
; -3.793 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.780     ; 1.512      ;
; -3.790 ; RAMs_drive:RAM_controller|writeDir_16[8]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.824     ; 1.465      ;
; -3.787 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.780     ; 1.506      ;
; -3.787 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.780     ; 1.506      ;
; -3.787 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.501      ;
; -3.785 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.777     ; 1.507      ;
; -3.785 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.774     ; 1.510      ;
; -3.783 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.782     ; 1.500      ;
; -3.783 ; RAMs_drive:RAM_controller|writeDir_16[6]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.821     ; 1.461      ;
; -3.782 ; RAMs_drive:RAM_controller|writeDir_16[5]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.780     ; 1.501      ;
; -3.777 ; RAMs_drive:RAM_controller|writeDir_16[8]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.821     ; 1.455      ;
; -3.777 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.488      ;
; -3.777 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.488      ;
; -3.775 ; RAMs_drive:RAM_controller|writeDir_16[9]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.814     ; 1.460      ;
; -3.775 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.785     ; 1.489      ;
; -3.774 ; RAMs_drive:RAM_controller|writeDir_16[9]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.812     ; 1.461      ;
; -3.773 ; RAMs_drive:RAM_controller|writeDir_16[12] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.788     ; 1.484      ;
; -3.772 ; RAMs_drive:RAM_controller|writeDir_16[10] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.814     ; 1.457      ;
; -3.767 ; RAMs_drive:RAM_controller|writeDir_16[6]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.815     ; 1.451      ;
; -3.766 ; RAMs_drive:RAM_controller|writeDir_16[10] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.805     ; 1.460      ;
; -3.759 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.790     ; 1.468      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                             ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.037 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.418      ; 5.582      ;
; -2.962 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.418      ; 5.507      ;
; -2.742 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.614      ; 5.483      ;
; -2.741 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.563      ; 4.859      ;
; -2.728 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.563      ; 4.846      ;
; -2.710 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.416      ; 5.581      ;
; -2.709 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.563      ; 4.827      ;
; -2.686 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.614      ; 5.427      ;
; -2.650 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.421      ; 5.198      ;
; -2.635 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.416      ; 5.506      ;
; -2.552 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.614      ; 5.293      ;
; -2.539 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.603      ; 5.269      ;
; -2.526 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.563      ; 4.644      ;
; -2.525 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.603      ; 5.255      ;
; -2.514 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.031      ; 5.021      ;
; -2.507 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.563      ; 4.625      ;
; -2.499 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.030      ; 4.989      ;
; -2.477 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[7]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.451      ; 5.385      ;
; -2.477 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.603      ; 5.207      ;
; -2.473 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.031      ; 4.980      ;
; -2.459 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.029      ; 4.937      ;
; -2.458 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.030      ; 4.948      ;
; -2.455 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.603      ; 5.185      ;
; -2.451 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[11]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.453      ; 5.374      ;
; -2.433 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.226      ; 5.119      ;
; -2.431 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.563      ; 4.549      ;
; -2.430 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[7]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.451      ; 5.338      ;
; -2.418 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.029      ; 4.896      ;
; -2.416 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.612      ; 5.483      ;
; -2.412 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.030      ; 4.918      ;
; -2.412 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.563      ; 4.530      ;
; -2.410 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.603      ; 5.140      ;
; -2.409 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[5]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.451      ; 5.318      ;
; -2.392 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.603      ; 5.122      ;
; -2.390 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[12]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.453      ; 5.408      ;
; -2.377 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.226      ; 5.063      ;
; -2.376 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[11]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.453      ; 5.299      ;
; -2.371 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.032      ; 4.852      ;
; -2.369 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[9]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.517      ; 5.295      ;
; -2.369 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[8]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.515      ; 5.293      ;
; -2.368 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[5]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.451      ; 5.277      ;
; -2.368 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.603      ; 5.098      ;
; -2.362 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.417      ; 4.906      ;
; -2.360 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.612      ; 5.427      ;
; -2.353 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[6]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.450      ; 5.273      ;
; -2.353 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.227      ; 5.056      ;
; -2.353 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.030      ; 4.859      ;
; -2.351 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[10]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.453      ; 5.274      ;
; -2.351 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.563      ; 4.469      ;
; -2.350 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.214      ; 5.013      ;
; -2.330 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.419      ; 5.204      ;
; -2.328 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[181] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.588      ; 3.979      ;
; -2.323 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.215      ; 4.998      ;
; -2.315 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[8]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.515      ; 5.239      ;
; -2.315 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[12]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.453      ; 5.333      ;
; -2.313 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[6]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.450      ; 5.233      ;
; -2.313 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.843      ; 5.204      ;
; -2.302 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.225      ; 4.976      ;
; -2.301 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[9]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.517      ; 5.227      ;
; -2.297 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.227      ; 5.000      ;
; -2.291 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[10]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.453      ; 5.214      ;
; -2.288 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.033      ; 4.781      ;
; -2.283 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.407      ; 4.817      ;
; -2.281 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[71]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.297      ; 3.570      ;
; -2.276 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.603      ; 5.006      ;
; -2.273 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.034      ; 4.783      ;
; -2.260 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.028      ; 4.737      ;
; -2.259 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.552      ; 4.366      ;
; -2.258 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[193] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.368      ; 3.680      ;
; -2.258 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[22]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.040      ; 3.351      ;
; -2.258 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.843      ; 5.149      ;
; -2.252 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.216      ; 4.944      ;
; -2.251 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[110] ; clk12M                                            ; SW[0]       ; 0.500        ; 0.916      ; 3.219      ;
; -2.246 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.225      ; 4.920      ;
; -2.246 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.054      ; 3.215      ;
; -2.235 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.030      ; 4.741      ;
; -2.232 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.612      ; 5.299      ;
; -2.230 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[181] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.588      ; 3.881      ;
; -2.227 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[166] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.217      ; 3.599      ;
; -2.221 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.415      ; 5.091      ;
; -2.220 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[70]  ; clk12M                                            ; SW[0]       ; 0.500        ; 0.948      ; 3.142      ;
; -2.214 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.601      ; 5.270      ;
; -2.213 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[181] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.588      ; 3.864      ;
; -2.211 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.552      ; 4.318      ;
; -2.205 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.601      ; 5.261      ;
; -2.204 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.226      ; 4.890      ;
; -2.204 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.838      ; 5.072      ;
; -2.201 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[7]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.454      ; 5.112      ;
; -2.199 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.214      ; 4.862      ;
; -2.197 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.553      ; 4.798      ;
; -2.193 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.838      ; 5.061      ;
; -2.192 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.553      ; 4.793      ;
; -2.189 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[3]       ; clk12M                                            ; SW[0]       ; 0.500        ; 2.853      ; 5.079      ;
; -2.188 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.417      ; 4.732      ;
; -2.184 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.407      ; 4.718      ;
; -2.183 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[71]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.297      ; 3.472      ;
; -2.181 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.430      ; 5.080      ;
; -2.179 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[181] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.588      ; 3.830      ;
; -2.179 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.553      ; 4.780      ;
; -2.178 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[6]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.453      ; 5.101      ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                         ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.396 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.192      ; 0.338      ;
; 0.875 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.192      ; 0.359      ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                   ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.321 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 2.493      ;
; -2.267 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 2.548      ;
; -2.232 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.557      ; 2.405      ;
; -2.227 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.557      ; 2.410      ;
; -2.222 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 2.592      ;
; -2.221 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.556      ; 2.415      ;
; -2.215 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.750      ; 2.615      ;
; -2.212 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.556      ; 2.424      ;
; -2.203 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 2.611      ;
; -2.192 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.557      ; 2.445      ;
; -2.190 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 2.624      ;
; -2.186 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.556      ; 2.450      ;
; -2.175 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.572      ; 2.477      ;
; -2.168 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 2.647      ;
; -2.149 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 2.666      ;
; -2.140 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.572      ; 2.512      ;
; -2.136 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 2.678      ;
; -2.136 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 2.679      ;
; -2.125 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 2.689      ;
; -2.116 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.750      ; 2.714      ;
; -2.097 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.750      ; 2.733      ;
; -2.096 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.745      ; 2.729      ;
; -2.090 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.744      ; 2.734      ;
; -2.089 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 2.631      ;
; -2.085 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.572      ; 2.567      ;
; -2.084 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.750      ; 2.746      ;
; -2.082 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 2.733      ;
; -2.071 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 2.744      ;
; -2.044 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.760      ; 2.796      ;
; -2.030 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.750      ; 2.800      ;
; -2.019 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.750      ; 2.811      ;
; -2.011 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.744      ; 2.813      ;
; -1.990 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 2.730      ;
; -1.990 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.546      ; 2.636      ;
; -1.989 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.462      ; 2.553      ;
; -1.988 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.546      ; 2.638      ;
; -1.986 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.707      ; 2.801      ;
; -1.984 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.545      ; 2.641      ;
; -1.982 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.545      ; 2.643      ;
; -1.971 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 2.749      ;
; -1.966 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.745      ; 2.859      ;
; -1.965 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.556      ; 2.671      ;
; -1.958 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 2.762      ;
; -1.954 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.462      ; 2.588      ;
; -1.950 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 2.865      ;
; -1.950 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.557      ; 2.687      ;
; -1.946 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.529      ; 2.663      ;
; -1.945 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 2.792      ;
; -1.944 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 2.870      ;
; -1.938 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.561      ; 2.703      ;
; -1.936 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.561      ; 2.705      ;
; -1.911 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.529      ; 2.698      ;
; -1.904 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 2.816      ;
; -1.902 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.745      ; 2.923      ;
; -1.901 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.560      ; 2.739      ;
; -1.898 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.750      ; 2.932      ;
; -1.897 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.310      ; 2.493      ;
; -1.896 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 2.824      ;
; -1.896 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.744      ; 2.928      ;
; -1.895 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.559      ; 2.744      ;
; -1.893 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 2.827      ;
; -1.890 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.760      ; 2.950      ;
; -1.887 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.707      ; 2.900      ;
; -1.868 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.707      ; 2.919      ;
; -1.861 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 2.954      ;
; -1.860 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.667      ; 2.887      ;
; -1.858 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.650      ; 2.872      ;
; -1.856 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.462      ; 2.686      ;
; -1.855 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.707      ; 2.932      ;
; -1.850 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.760      ; 2.990      ;
; -1.849 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.575      ; 2.806      ;
; -1.846 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 2.891      ;
; -1.845 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.479      ; 2.714      ;
; -1.843 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.311      ; 2.548      ;
; -1.841 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.546      ; 2.785      ;
; -1.835 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.545      ; 2.790      ;
; -1.830 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 2.984      ;
; -1.827 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 2.910      ;
; -1.821 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.462      ; 2.721      ;
; -1.815 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.717      ; 2.982      ;
; -1.814 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 2.923      ;
; -1.810 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.479      ; 2.749      ;
; -1.808 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.133      ; 2.405      ;
; -1.803 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.133      ; 2.410      ;
; -1.803 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.572      ; 2.849      ;
; -1.801 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.707      ; 2.986      ;
; -1.798 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.310      ; 2.592      ;
; -1.797 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.132      ; 2.415      ;
; -1.797 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 2.923      ;
; -1.791 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.326      ; 2.615      ;
; -1.790 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.707      ; 2.997      ;
; -1.789 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.561      ; 2.852      ;
; -1.788 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.132      ; 2.424      ;
; -1.787 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.556      ; 2.849      ;
; -1.785 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.462      ; 2.757      ;
; -1.784 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.750      ; 3.046      ;
; -1.779 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.310      ; 2.611      ;
; -1.778 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 2.942      ;
; -1.768 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.133      ; 2.445      ;
; -1.766 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.310      ; 2.624      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                           ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.410 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 0.323      ;
; 0.081  ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.444      ; 0.314      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.180 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.291 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.609      ;
; 0.295 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.613      ;
; 0.296 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.299 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.302 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.430      ;
; 0.303 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.431      ;
; 0.304 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.432      ;
; 0.309 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.437      ;
; 0.362 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.489      ;
; 0.363 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.490      ;
; 0.363 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.490      ;
; 0.364 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.491      ;
; 0.364 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.491      ;
; 0.364 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.491      ;
; 0.365 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.492      ;
; 0.404 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.545      ;
; 0.404 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.545      ;
; 0.431 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.558      ;
; 0.432 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.559      ;
; 0.445 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.573      ;
; 0.446 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.452 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.580      ;
; 0.456 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.459 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.460 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.462 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.590      ;
; 0.463 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.591      ;
; 0.465 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.606      ;
; 0.508 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.636      ;
; 0.511 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.639      ;
; 0.512 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.640      ;
; 0.515 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.643      ;
; 0.517 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.645      ;
; 0.522 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.650      ;
; 0.525 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.653      ;
; 0.526 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.654      ;
; 0.526 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.654      ;
; 0.536 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.664      ;
; 0.540 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.668      ;
; 0.544 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.678      ;
; 0.548 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.676      ;
; 0.554 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.682      ;
; 0.554 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.682      ;
; 0.565 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.693      ;
; 0.575 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.703      ;
; 0.577 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.705      ;
; 0.587 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.714      ;
; 0.589 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.716      ;
; 0.589 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.717      ;
; 0.590 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.717      ;
; 0.591 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.521      ;
; 0.591 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.718      ;
; 0.591 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.719      ;
; 0.595 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.722      ;
; 0.596 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.723      ;
; 0.597 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.724      ;
; 0.597 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.724      ;
; 0.597 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.724      ;
; 0.625 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.753      ;
; 0.625 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.753      ;
; 0.628 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.755      ;
; 0.630 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.757      ;
; 0.631 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.758      ;
; 0.632 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.759      ;
; 0.636 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.764      ;
; 0.636 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.763      ;
; 0.637 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.764      ;
; 0.638 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.765      ;
; 0.638 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.765      ;
; 0.638 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.765      ;
; 0.638 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.765      ;
; 0.639 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.766      ;
; 0.640 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.767      ;
; 0.640 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.767      ;
; 0.640 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.768      ;
; 0.641 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.768      ;
; 0.641 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.768      ;
; 0.642 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.769      ;
; 0.642 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.769      ;
; 0.642 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.769      ;
; 0.642 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.769      ;
; 0.643 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.770      ;
; 0.643 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.770      ;
; 0.644 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.771      ;
; 0.646 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.773      ;
; 0.647 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.774      ;
; 0.647 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.774      ;
; 0.648 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.775      ;
; 0.648 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.775      ;
; 0.648 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.775      ;
; 0.648 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.775      ;
; 0.649 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.579      ;
; 0.649 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.776      ;
; 0.651 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.778      ;
; 0.651 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.778      ;
; 0.652 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.779      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk12M'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.425      ;
; 0.306 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.414      ;
; 0.315 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.437      ;
; 0.316 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.438      ;
; 0.324 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.446      ;
; 0.328 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.436      ;
; 0.332 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.440      ;
; 0.335 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.443      ;
; 0.338 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.446      ;
; 0.338 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.446      ;
; 0.339 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.447      ;
; 0.391 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.502      ;
; 0.410 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.518      ;
; 0.410 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.518      ;
; 0.421 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.529      ;
; 0.452 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.574      ;
; 0.473 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.595      ;
; 0.474 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.596      ;
; 0.476 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.598      ;
; 0.477 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.588      ;
; 0.478 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.589      ;
; 0.482 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.593      ;
; 0.484 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.595      ;
; 0.490 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.601      ;
; 0.492 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.603      ;
; 0.493 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.604      ;
; 0.493 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.604      ;
; 0.496 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.607      ;
; 0.497 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.608      ;
; 0.515 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.637      ;
; 0.539 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.661      ;
; 0.541 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.652      ;
; 0.544 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.655      ;
; 0.550 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.661      ;
; 0.556 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.667      ;
; 0.559 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.670      ;
; 0.562 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.673      ;
; 0.563 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.674      ;
; 0.565 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.677      ;
; 0.567 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.678      ;
; 0.587 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.698      ;
; 0.620 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.732      ;
; 0.622 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.733      ;
; 0.625 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.736      ;
; 0.637 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.748      ;
; 0.648 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.759      ;
; 0.688 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.799      ;
; 0.694 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.805      ;
; 0.694 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.805      ;
; 0.697 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.808      ;
; 0.701 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.812      ;
; 0.708 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.819      ;
; 0.712 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.823      ;
; 0.713 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.824      ;
; 0.721 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.832      ;
; 0.739 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.850      ;
; 0.762 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.873      ;
; 0.763 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.874      ;
; 0.769 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.026      ; 0.879      ;
; 0.779 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.890      ;
; 0.786 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.897      ;
; 0.794 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.739      ; 2.667      ;
; 0.809 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.920      ;
; 0.818 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.929      ;
; 0.820 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.931      ;
; 0.833 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.050      ; 0.967      ;
; 0.844 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.955      ;
; 0.857 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.968      ;
; 0.860 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.971      ;
; 0.872 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.738      ; 2.744      ;
; 0.883 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.994      ;
; 0.894 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.026      ; 1.004      ;
; 0.912 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 1.023      ;
; 0.937 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 1.048      ;
; 0.941 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 1.052      ;
; 0.942 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.736      ; 2.812      ;
; 0.945 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.737      ; 2.816      ;
; 0.958 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.050      ; 1.092      ;
; 0.961 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 1.072      ;
; 0.962 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.050      ; 1.096      ;
; 0.967 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.050      ; 1.101      ;
; 0.969 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.736      ; 2.839      ;
; 0.974 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.736      ; 2.844      ;
; 0.980 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.050      ; 1.114      ;
; 0.980 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.050      ; 1.114      ;
; 0.988 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.731      ; 2.853      ;
; 0.992 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.732      ; 2.858      ;
; 0.993 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.738      ; 2.865      ;
; 1.000 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.739      ; 2.873      ;
; 1.009 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.733      ; 2.876      ;
; 1.009 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.050      ; 1.143      ;
; 1.016 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 1.741      ; 2.891      ;
; 1.016 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 1.739      ; 2.889      ;
; 1.020 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg          ; SW[0]        ; clk12M      ; 0.000        ; 1.738      ; 2.892      ;
; 1.032 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.050      ; 1.166      ;
; 1.033 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg          ; SW[0]        ; clk12M      ; 0.000        ; 1.737      ; 2.904      ;
; 1.044 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg          ; SW[0]        ; clk12M      ; 0.000        ; 1.743      ; 2.921      ;
; 1.044 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.026      ; 1.154      ;
; 1.052 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg          ; SW[0]        ; clk12M      ; 0.000        ; 1.745      ; 2.931      ;
; 1.075 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.739      ; 2.948      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.085 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 1.945      ;
; -2.085 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 1.945      ;
; -2.085 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 1.945      ;
; -2.081 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.951      ;
; -2.080 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.950      ;
; -2.080 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.950      ;
; -2.080 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.950      ;
; -2.080 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.950      ;
; -2.080 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.950      ;
; -2.080 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.950      ;
; -2.080 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.950      ;
; -1.932 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.985      ;
; -1.932 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.985      ;
; -1.932 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.985      ;
; -1.932 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.985      ;
; -1.932 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.985      ;
; -1.932 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.985      ;
; -1.932 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.985      ;
; -1.897 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.945      ;
; -1.897 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.945      ;
; -1.891 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.131      ; 1.950      ;
; -1.891 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.131      ; 1.950      ;
; -1.891 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.131      ; 1.950      ;
; -1.887 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.118      ; 1.933      ;
; -1.887 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.118      ; 1.933      ;
; -1.887 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.118      ; 1.933      ;
; -1.887 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.118      ; 1.933      ;
; -1.887 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.118      ; 1.933      ;
; -1.871 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.919      ;
; -1.871 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.919      ;
; -1.871 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.919      ;
; -1.837 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.117      ; 1.882      ;
; -1.792 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 1.654      ;
; -1.786 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 1.648      ;
; -1.786 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 1.648      ;
; -1.755 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.807      ;
; -1.755 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.807      ;
; -1.755 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.807      ;
; -1.755 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.807      ;
; -1.755 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.807      ;
; -1.755 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.807      ;
; -1.755 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.807      ;
; -1.755 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.807      ;
; -1.755 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.807      ;
; -1.755 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.807      ;
; -1.668 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 1.530      ;
; -1.617 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 1.477      ;
; -1.617 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 1.477      ;
; -1.617 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 1.477      ;
; -1.613 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.483      ;
; -1.613 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.483      ;
; -1.613 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.483      ;
; -1.613 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.483      ;
; -1.613 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.483      ;
; -1.613 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.483      ;
; -1.613 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.483      ;
; -1.612 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.664      ;
; -1.612 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.664      ;
; -1.612 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.664      ;
; -1.612 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.664      ;
; -1.612 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.664      ;
; -1.612 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.664      ;
; -1.612 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.664      ;
; -1.612 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.664      ;
; -1.612 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.664      ;
; -1.612 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.664      ;
; -1.612 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.664      ;
; -1.612 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.664      ;
; -1.606 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.058     ; 1.476      ;
; -1.437 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.490      ;
; -1.437 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.490      ;
; -1.437 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.490      ;
; -1.437 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.490      ;
; -1.437 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.490      ;
; -1.437 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.490      ;
; -1.437 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.125      ; 1.490      ;
; -1.429 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.477      ;
; -1.429 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.477      ;
; -1.424 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.131      ; 1.483      ;
; -1.424 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.131      ; 1.483      ;
; -1.424 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.131      ; 1.483      ;
; -1.413 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.118      ; 1.459      ;
; -1.413 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.118      ; 1.459      ;
; -1.413 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.118      ; 1.459      ;
; -1.413 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.118      ; 1.459      ;
; -1.413 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.118      ; 1.459      ;
; -1.408 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.456      ;
; -1.408 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.456      ;
; -1.408 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.456      ;
; -1.381 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.117      ; 1.426      ;
; -1.361 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 1.223      ;
; -1.358 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 1.220      ;
; -1.358 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.066     ; 1.220      ;
; -1.321 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.373      ;
; -1.321 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.373      ;
; -1.321 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.373      ;
; -1.321 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.373      ;
; -1.321 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.373      ;
; -1.321 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.373      ;
; -1.321 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.373      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SW[0]'                                                                                                                                                               ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.188 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.691      ; 3.208      ;
; -0.181 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.650      ; 3.169      ;
; -0.150 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.506      ; 2.985      ;
; -0.143 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.465      ; 2.946      ;
; -0.104 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.586      ; 3.169      ;
; -0.103 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.505      ; 2.937      ;
; -0.074 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.464      ; 2.876      ;
; -0.066 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.401      ; 2.946      ;
; -0.061 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.601      ; 3.016      ;
; -0.051 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.677      ; 3.133      ;
; -0.042 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.676      ; 3.135      ;
; -0.042 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.691      ; 3.062      ;
; -0.023 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.416      ; 2.793      ;
; -0.016 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.587      ; 3.061      ;
; -0.013 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.650      ; 3.001      ;
; -0.013 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.492      ; 2.910      ;
; -0.004 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.491      ; 2.912      ;
; 0.004  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.400      ; 2.875      ;
; 0.004  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.506      ; 2.831      ;
; 0.006  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.691      ; 3.014      ;
; 0.011  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.465      ; 2.792      ;
; 0.020  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.415      ; 2.749      ;
; 0.022  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.402      ; 2.838      ;
; 0.028  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.691      ; 2.992      ;
; 0.035  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.650      ; 2.953      ;
; 0.039  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.491      ; 2.857      ;
; 0.049  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.490      ; 2.858      ;
; 0.050  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.603      ; 3.031      ;
; 0.057  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.650      ; 2.931      ;
; 0.065  ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.586      ; 3.000      ;
; 0.068  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.691      ; 2.952      ;
; 0.073  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.691      ; 2.947      ;
; 0.074  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.401      ; 2.785      ;
; 0.081  ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.601      ; 2.874      ;
; 0.088  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.401      ; 2.792      ;
; 0.088  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.418      ; 2.808      ;
; 0.092  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.691      ; 2.928      ;
; 0.097  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.650      ; 2.891      ;
; 0.100  ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.677      ; 2.982      ;
; 0.102  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.650      ; 2.886      ;
; 0.106  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.702      ; 2.925      ;
; 0.110  ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.676      ; 2.983      ;
; 0.113  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.661      ; 2.886      ;
; 0.113  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.586      ; 2.952      ;
; 0.121  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.650      ; 2.867      ;
; 0.129  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.601      ; 2.826      ;
; 0.131  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.416      ; 2.639      ;
; 0.135  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.586      ; 2.930      ;
; 0.135  ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.587      ; 2.910      ;
; 0.137  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.417      ; 2.758      ;
; 0.138  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.586      ; 3.000      ;
; 0.141  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.492      ; 2.756      ;
; 0.148  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.677      ; 2.934      ;
; 0.150  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.603      ; 3.018      ;
; 0.150  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.603      ; 3.018      ;
; 0.150  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.491      ; 2.758      ;
; 0.151  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.601      ; 2.804      ;
; 0.153  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.605      ; 3.017      ;
; 0.154  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.605      ; 3.016      ;
; 0.154  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.605      ; 3.016      ;
; 0.158  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.676      ; 2.935      ;
; 0.170  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.677      ; 2.912      ;
; 0.175  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.586      ; 2.890      ;
; 0.176  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.402      ; 2.684      ;
; 0.176  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.401      ; 2.777      ;
; 0.180  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.586      ; 2.885      ;
; 0.180  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.676      ; 2.913      ;
; 0.183  ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.587      ; 2.862      ;
; 0.184  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.691      ; 2.836      ;
; 0.188  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.418      ; 2.795      ;
; 0.188  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.418      ; 2.795      ;
; 0.190  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.597      ; 2.886      ;
; 0.191  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.420      ; 2.794      ;
; 0.191  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.601      ; 2.764      ;
; 0.192  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.420      ; 2.793      ;
; 0.192  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.420      ; 2.793      ;
; 0.196  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.601      ; 2.759      ;
; 0.198  ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.603      ; 2.883      ;
; 0.199  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.586      ; 2.866      ;
; 0.205  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.702      ; 2.826      ;
; 0.205  ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.587      ; 2.840      ;
; 0.210  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.677      ; 2.872      ;
; 0.211  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.400      ; 2.741      ;
; 0.212  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.661      ; 2.787      ;
; 0.213  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.650      ; 2.775      ;
; 0.215  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.677      ; 2.867      ;
; 0.215  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.601      ; 2.740      ;
; 0.220  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.676      ; 2.873      ;
; 0.225  ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.676      ; 2.868      ;
; 0.231  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.417      ; 2.751      ;
; 0.231  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.417      ; 2.751      ;
; 0.233  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.612      ; 2.733      ;
; 0.233  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.702      ; 2.798      ;
; 0.234  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.677      ; 2.848      ;
; 0.235  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.419      ; 2.749      ;
; 0.236  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.419      ; 2.748      ;
; 0.236  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.419      ; 2.748      ;
; 0.242  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.418      ; 2.654      ;
; 0.243  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.688      ; 2.850      ;
; 0.244  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.676      ; 2.849      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk12M'                                                                                               ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.180 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 0.837      ; 1.494      ;
; -0.180 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 0.837      ; 1.494      ;
; -0.180 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 0.837      ; 1.494      ;
; -0.180 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 0.837      ; 1.494      ;
; -0.180 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 0.837      ; 1.494      ;
; -0.180 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 0.837      ; 1.494      ;
; -0.147 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 0.837      ; 1.961      ;
; -0.147 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 0.837      ; 1.961      ;
; -0.147 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 0.837      ; 1.961      ;
; -0.147 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 0.837      ; 1.961      ;
; -0.147 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 0.837      ; 1.961      ;
; -0.147 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 0.837      ; 1.961      ;
; -0.126 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 0.881      ; 1.484      ;
; -0.126 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 0.881      ; 1.484      ;
; -0.126 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 0.881      ; 1.484      ;
; -0.126 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 0.881      ; 1.484      ;
; -0.126 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 0.881      ; 1.484      ;
; -0.126 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 0.881      ; 1.484      ;
; -0.126 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 0.881      ; 1.484      ;
; -0.126 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 0.881      ; 1.484      ;
; -0.108 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 0.892      ; 1.477      ;
; -0.108 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 0.892      ; 1.477      ;
; -0.104 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 0.881      ; 1.962      ;
; -0.104 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 0.881      ; 1.962      ;
; -0.104 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 0.881      ; 1.962      ;
; -0.104 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 0.881      ; 1.962      ;
; -0.104 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 0.881      ; 1.962      ;
; -0.104 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 0.881      ; 1.962      ;
; -0.104 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 0.881      ; 1.962      ;
; -0.104 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 0.881      ; 1.962      ;
; -0.088 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 0.892      ; 1.957      ;
; -0.088 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 0.892      ; 1.957      ;
; 0.562  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 1.579      ; 1.494      ;
; 0.562  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 1.579      ; 1.494      ;
; 0.562  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 1.579      ; 1.494      ;
; 0.562  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 1.579      ; 1.494      ;
; 0.595  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 1.579      ; 1.961      ;
; 0.595  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 1.579      ; 1.961      ;
; 0.595  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 1.579      ; 1.961      ;
; 0.595  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 1.579      ; 1.961      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SW[0]'                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.026 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.468      ; 1.522      ;
; -3.024 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.468      ; 1.524      ;
; -3.023 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.468      ; 1.525      ;
; -3.022 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.471      ; 1.529      ;
; -3.021 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.470      ; 1.529      ;
; -3.021 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.470      ; 1.529      ;
; -3.021 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.468      ; 1.527      ;
; -3.020 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.471      ; 1.531      ;
; -3.019 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.470      ; 1.531      ;
; -3.019 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.470      ; 1.531      ;
; -3.018 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.467      ; 1.529      ;
; -3.018 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.469      ; 1.531      ;
; -3.016 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.467      ; 1.531      ;
; -3.016 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.469      ; 1.533      ;
; -3.009 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.451      ; 1.522      ;
; -3.007 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.451      ; 1.524      ;
; -3.006 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.546      ; 1.620      ;
; -3.004 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.545      ; 1.621      ;
; -3.004 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.546      ; 1.622      ;
; -3.002 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.545      ; 1.623      ;
; -2.995 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.479      ; 1.564      ;
; -2.992 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.479      ; 1.567      ;
; -2.991 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.482      ; 1.571      ;
; -2.990 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.481      ; 1.571      ;
; -2.990 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.481      ; 1.571      ;
; -2.987 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.478      ; 1.571      ;
; -2.987 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.480      ; 1.573      ;
; -2.986 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 1.751      ;
; -2.983 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 1.754      ;
; -2.982 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.660      ; 1.758      ;
; -2.981 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.659      ; 1.758      ;
; -2.981 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.659      ; 1.758      ;
; -2.978 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.656      ; 1.758      ;
; -2.978 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.658      ; 1.760      ;
; -2.978 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.462      ; 1.564      ;
; -2.975 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.557      ; 1.662      ;
; -2.973 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.556      ; 1.663      ;
; -2.969 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 1.751      ;
; -2.966 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 1.849      ;
; -2.964 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 1.850      ;
; -2.960 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.518      ; 1.638      ;
; -2.958 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.518      ; 1.640      ;
; -2.943 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.452      ; 1.589      ;
; -2.941 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.452      ; 1.591      ;
; -2.935 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 1.802      ;
; -2.932 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 1.805      ;
; -2.931 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.660      ; 1.809      ;
; -2.930 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.659      ; 1.809      ;
; -2.930 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.659      ; 1.809      ;
; -2.929 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.529      ; 1.680      ;
; -2.927 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.656      ; 1.809      ;
; -2.927 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.658      ; 1.811      ;
; -2.922 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 1.815      ;
; -2.920 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.707      ; 1.867      ;
; -2.919 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 1.818      ;
; -2.918 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 1.802      ;
; -2.918 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.660      ; 1.822      ;
; -2.917 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.659      ; 1.822      ;
; -2.917 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.659      ; 1.822      ;
; -2.915 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 1.900      ;
; -2.914 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.656      ; 1.822      ;
; -2.914 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.658      ; 1.824      ;
; -2.913 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 1.901      ;
; -2.912 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.463      ; 1.631      ;
; -2.907 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 1.830      ;
; -2.905 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.561      ; 1.736      ;
; -2.905 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 1.815      ;
; -2.904 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 1.833      ;
; -2.903 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.641      ; 1.818      ;
; -2.903 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.660      ; 1.837      ;
; -2.903 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.561      ; 1.738      ;
; -2.902 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.659      ; 1.837      ;
; -2.902 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.659      ; 1.837      ;
; -2.902 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 1.913      ;
; -2.900 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 1.914      ;
; -2.899 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.656      ; 1.837      ;
; -2.899 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.658      ; 1.839      ;
; -2.896 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 1.841      ;
; -2.894 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.451      ; 1.637      ;
; -2.893 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 1.844      ;
; -2.892 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.660      ; 1.848      ;
; -2.892 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.451      ; 1.639      ;
; -2.891 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.659      ; 1.848      ;
; -2.891 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.659      ; 1.848      ;
; -2.890 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 1.830      ;
; -2.888 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.656      ; 1.848      ;
; -2.888 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.658      ; 1.850      ;
; -2.887 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 1.928      ;
; -2.885 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 1.929      ;
; -2.879 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 1.858      ;
; -2.879 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.640      ; 1.841      ;
; -2.877 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.468      ; 1.671      ;
; -2.876 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.735      ; 1.939      ;
; -2.874 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.468      ; 1.674      ;
; -2.874 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.657      ; 1.863      ;
; -2.874 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.734      ; 1.940      ;
; -2.874 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.572      ; 1.778      ;
; -2.873 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.471      ; 1.678      ;
; -2.872 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.470      ; 1.678      ;
; -2.872 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.470      ; 1.678      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk12M'                                                                                               ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.131 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 1.657      ; 1.902      ;
; 0.131 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 1.657      ; 1.902      ;
; 0.131 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 1.657      ; 1.902      ;
; 0.131 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 1.657      ; 1.902      ;
; 0.170 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 1.657      ; 1.441      ;
; 0.170 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 1.657      ; 1.441      ;
; 0.170 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 1.657      ; 1.441      ;
; 0.170 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 1.657      ; 1.441      ;
; 0.844 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 0.941      ; 1.899      ;
; 0.844 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 0.941      ; 1.899      ;
; 0.859 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 0.930      ; 1.903      ;
; 0.859 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 0.930      ; 1.903      ;
; 0.859 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 0.930      ; 1.903      ;
; 0.859 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 0.930      ; 1.903      ;
; 0.859 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 0.930      ; 1.903      ;
; 0.859 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 0.930      ; 1.903      ;
; 0.859 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 0.930      ; 1.903      ;
; 0.859 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 0.930      ; 1.903      ;
; 0.870 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 0.941      ; 1.425      ;
; 0.870 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 0.941      ; 1.425      ;
; 0.887 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 0.930      ; 1.431      ;
; 0.887 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 0.930      ; 1.431      ;
; 0.887 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 0.930      ; 1.431      ;
; 0.887 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 0.930      ; 1.431      ;
; 0.887 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 0.930      ; 1.431      ;
; 0.887 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 0.930      ; 1.431      ;
; 0.887 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 0.930      ; 1.431      ;
; 0.887 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 0.930      ; 1.431      ;
; 0.904 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 0.884      ; 1.902      ;
; 0.904 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 0.884      ; 1.902      ;
; 0.904 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 0.884      ; 1.902      ;
; 0.904 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 0.884      ; 1.902      ;
; 0.904 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 0.884      ; 1.902      ;
; 0.904 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 0.884      ; 1.902      ;
; 0.943 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 0.884      ; 1.441      ;
; 0.943 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 0.884      ; 1.441      ;
; 0.943 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 0.884      ; 1.441      ;
; 0.943 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 0.884      ; 1.441      ;
; 0.943 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 0.884      ; 1.441      ;
; 0.943 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 0.884      ; 1.441      ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.634 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.201      ;
; 0.634 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.201      ;
; 0.634 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.201      ;
; 0.634 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.201      ;
; 0.634 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.201      ;
; 0.634 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.201      ;
; 0.634 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.201      ;
; 0.634 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.201      ;
; 0.634 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.201      ;
; 0.634 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.201      ;
; 0.634 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.201      ;
; 0.634 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.201      ;
; 0.708 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 1.077      ;
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.325      ;
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.325      ;
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.325      ;
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.325      ;
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.325      ;
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.325      ;
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.325      ;
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.325      ;
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.325      ;
; 0.759 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.325      ;
; 0.809 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 1.178      ;
; 0.809 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 1.178      ;
; 0.813 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 1.182      ;
; 0.817 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.376      ;
; 0.842 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.405      ;
; 0.842 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.405      ;
; 0.842 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.405      ;
; 0.848 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.408      ;
; 0.848 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.408      ;
; 0.848 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.408      ;
; 0.848 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.408      ;
; 0.848 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.408      ;
; 0.858 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.431      ;
; 0.858 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.431      ;
; 0.858 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.431      ;
; 0.863 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.425      ;
; 0.863 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.425      ;
; 0.871 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.438      ;
; 0.871 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.438      ;
; 0.871 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.438      ;
; 0.871 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.438      ;
; 0.871 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.438      ;
; 0.871 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.438      ;
; 0.871 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.438      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.424      ;
; 1.050 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.617      ;
; 1.050 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.617      ;
; 1.050 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.617      ;
; 1.050 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.617      ;
; 1.050 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.617      ;
; 1.050 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.617      ;
; 1.050 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.617      ;
; 1.050 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.617      ;
; 1.050 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.617      ;
; 1.050 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.617      ;
; 1.050 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.617      ;
; 1.050 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.617      ;
; 1.054 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.431      ;
; 1.054 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.431      ;
; 1.054 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.431      ;
; 1.054 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.431      ;
; 1.054 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.431      ;
; 1.054 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.431      ;
; 1.054 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.431      ;
; 1.059 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.425      ;
; 1.059 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.425      ;
; 1.059 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.425      ;
; 1.119 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 1.488      ;
; 1.188 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.754      ;
; 1.188 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.754      ;
; 1.188 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.754      ;
; 1.188 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.754      ;
; 1.188 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.754      ;
; 1.188 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.754      ;
; 1.188 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.754      ;
; 1.188 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.754      ;
; 1.188 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.754      ;
; 1.188 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.754      ;
; 1.233 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 1.602      ;
; 1.233 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 1.602      ;
; 1.238 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 1.607      ;
; 1.267 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.826      ;
; 1.298 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.861      ;
; 1.298 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.861      ;
; 1.298 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.861      ;
; 1.315 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.875      ;
; 1.315 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.875      ;
; 1.315 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.875      ;
; 1.315 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.875      ;
; 1.315 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.875      ;
; 1.319 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.892      ;
; 1.319 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.892      ;
; 1.319 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.892      ;
; 1.325 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.887      ;
; 1.325 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.887      ;
; 1.358 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.925      ;
; 1.358 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.925      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -1.312 ; -1.312       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]|datad        ;
; -1.307 ; -1.307       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[137]   ;
; -1.299 ; -1.299       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]|datad        ;
; -1.295 ; -1.295       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1844|combout ;
; -1.294 ; -1.294       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[139]   ;
; -1.284 ; -1.284       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1844|datab   ;
; -1.282 ; -1.282       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1836|combout ;
; -1.279 ; -1.279       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1836|datac   ;
; -1.258 ; -1.258       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[139]~1835|combout ;
; -1.256 ; -1.256       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[137]~1843|combout ;
; -1.233 ; -1.233       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]|datad        ;
; -1.232 ; -1.232       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[129]|datad        ;
; -1.228 ; -1.228       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[231]   ;
; -1.227 ; -1.227       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[129]   ;
; -1.217 ; -1.217       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|combout ;
; -1.208 ; -1.208       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1864|dataa   ;
; -1.186 ; -1.186       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[134]|datad        ;
; -1.181 ; -1.181       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[134]   ;
; -1.176 ; -1.176       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[231]~1863|combout ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[24]|datad         ;
; -1.139 ; -1.139       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[24]    ;
; -1.136 ; -1.136       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[134]~1821|combout ;
; -1.125 ; -1.125       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[134]~1821|datab   ;
; -1.119 ; -1.119       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[129]~1815|combout ;
; -1.108 ; -1.108       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[129]~1815|datab   ;
; -1.096 ; -1.096       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[134]~1820|combout ;
; -1.095 ; -1.095       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[199]|datad        ;
; -1.095 ; -1.095       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[22]|datad         ;
; -1.090 ; -1.090       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[199]   ;
; -1.090 ; -1.090       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[22]    ;
; -1.079 ; -1.079       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[199]~1740|combout ;
; -1.076 ; -1.076       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[199]~1740|datac   ;
; -1.075 ; -1.075       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[24]~1958|combout  ;
; -1.066 ; -1.066       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[24]~1958|dataa    ;
; -1.066 ; -1.066       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[94]|datad         ;
; -1.065 ; -1.065       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[182]   ;
; -1.064 ; -1.064       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[75]|datad         ;
; -1.062 ; -1.062       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[182]|datac        ;
; -1.061 ; -1.061       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[94]    ;
; -1.060 ; -1.060       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[131]|datad        ;
; -1.059 ; -1.059       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[22]~1936|combout  ;
; -1.059 ; -1.059       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[75]    ;
; -1.056 ; -1.056       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[22]~1936|datac    ;
; -1.055 ; -1.055       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[199]~1739|combout ;
; -1.055 ; -1.055       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[131]   ;
; -1.052 ; -1.052       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[75]~1978|datad    ;
; -1.049 ; -1.049       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[166]   ;
; -1.047 ; -1.047       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[75]~1978|combout  ;
; -1.046 ; -1.046       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[129]~1814|combout ;
; -1.046 ; -1.046       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[166]|datac        ;
; -1.035 ; -1.035       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[75]~1977|combout  ;
; -1.034 ; -1.034       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[22]~1935|combout  ;
; -1.034 ; -1.034       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[24]~1957|combout  ;
; -1.024 ; -1.024       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[198]|datad        ;
; -1.021 ; -1.021       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[131]~1807|datad   ;
; -1.021 ; -1.021       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[232]|datad        ;
; -1.020 ; -1.020       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[94]~1942|combout  ;
; -1.019 ; -1.019       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[198]   ;
; -1.017 ; -1.017       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[150]|datad        ;
; -1.016 ; -1.016       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]|datad        ;
; -1.016 ; -1.016       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]|datad        ;
; -1.016 ; -1.016       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[131]~1807|combout ;
; -1.016 ; -1.016       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[232]   ;
; -1.015 ; -1.015       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]|datad        ;
; -1.015 ; -1.015       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[237]|datad        ;
; -1.012 ; -1.012       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[135]|datad        ;
; -1.012 ; -1.012       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[150]   ;
; -1.011 ; -1.011       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[104]   ;
; -1.011 ; -1.011       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[119]   ;
; -1.010 ; -1.010       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[151]   ;
; -1.010 ; -1.010       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[237]   ;
; -1.009 ; -1.009       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[55]|datad         ;
; -1.009 ; -1.009       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[94]~1942|datab    ;
; -1.009 ; -1.009       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[10]    ;
; -1.008 ; -1.008       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]|datad          ;
; -1.007 ; -1.007       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[198]~1742|combout ;
; -1.007 ; -1.007       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[215]|datad        ;
; -1.007 ; -1.007       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[135]   ;
; -1.006 ; -1.006       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]|datac         ;
; -1.005 ; -1.005       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[166]~1800|combout ;
; -1.004 ; -1.004       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|datad   ;
; -1.004 ; -1.004       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[131]~1806|combout ;
; -1.004 ; -1.004       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[232]~1854|combout ;
; -1.004 ; -1.004       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[55]    ;
; -1.003 ; -1.003       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[8]     ;
; -1.002 ; -1.002       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[215]   ;
; -1.001 ; -1.001       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[232]~1854|datac   ;
; -1.000 ; -1.000       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|combout ;
; -1.000 ; -1.000       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[119]~1938|combout ;
; -1.000 ; -1.000       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[150]~1834|combout ;
; -0.999 ; -0.999       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[151]~1832|combout ;
; -0.998 ; -0.998       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[127]|datad        ;
; -0.996 ; -0.996       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[166]~1800|dataa   ;
; -0.996 ; -0.996       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[198]~1742|datab   ;
; -0.995 ; -0.995       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[46]|datad         ;
; -0.993 ; -0.993       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[127]   ;
; -0.993 ; -0.993       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[77]    ;
; -0.992 ; -0.992       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[141]|datad        ;
; -0.992 ; -0.992       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[182]~1786|combout ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk12M'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.586  ; 9.586        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.586  ; 9.586        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.627  ; 9.627        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.373 ; 10.373       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.604 ; 19.820       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 19.604 ; 19.820       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 19.604 ; 19.820       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 19.604 ; 19.820       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ;
; 19.606 ; 19.822       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[0]                 ;
; 19.606 ; 19.822       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[1]                 ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|rden_b_store                       ;
; 19.620 ; 19.850       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.620 ; 19.850       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.620 ; 19.850       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 19.620 ; 19.850       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_re_reg          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; 639.783  ; 639.999      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.815  ; 639.999      ; 0.184          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.995  ; 639.995      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 639.997  ; 639.997      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 639.997  ; 639.997      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 640.003  ; 640.003      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 640.003  ; 640.003      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 640.005  ; 640.005      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 1278.000 ; 1280.000     ; 2.000          ; Min Period       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.066 ; 5.747 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.845 ; 4.242 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 5.066 ; 5.747 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 4.744 ; 5.610 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.708 ; 3.920 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 3.143 ; 3.411 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 4.744 ; 5.610 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 3.170 ; 4.032 ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.822 ; 2.091 ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 3.170 ; 4.032 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 2.348 ; 3.391 ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.213 ; 1.717 ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 2.348 ; 3.391 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 3.677 ; 4.325 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 2.115 ; 2.598 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 3.677 ; 4.325 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 1.336 ; 2.073 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 2.570 ; 3.555 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 1.844 ; 2.708 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 1.754 ; 2.553 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 2.488 ; 3.191 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 2.488 ; 3.191 ; Fall       ; clk12M                                            ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -0.834 ; -1.332 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -0.834 ; -1.332 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -1.856 ; -2.398 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -0.791 ; -1.046 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.482 ; -1.893 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -0.791 ; -1.046 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.659 ; -3.311 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.109  ; 0.769  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.109  ; 0.769  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.160 ; -0.857 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.396  ; 1.030  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.396  ; 1.030  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 0.264  ; -0.433 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; -0.123 ; -0.687 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -0.824 ; -1.205 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -2.216 ; -2.939 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.332 ; -0.952 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.123 ; -0.687 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; -0.301 ; -0.932 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.260 ; -0.843 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -0.825 ; -1.420 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -0.825 ; -1.420 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.718 ; 2.850 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.666 ; 2.759 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.490 ; 2.570 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.718 ; 2.850 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.233 ; 2.291 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.560 ; 2.642 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.517 ; 2.609 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.415 ; 2.489 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.560 ; 2.642 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.387 ; 2.462 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.937 ; 3.103 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.767 ; 2.916 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.238 ; 2.300 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.767 ; 2.916 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.728 ; 2.846 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.730 ; 2.847 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.011 ; 2.065 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.965 ; 2.021 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.383 ; 2.472 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.213 ; 2.290 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.433 ; 2.559 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.965 ; 2.021 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.115 ; 2.187 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.239 ; 2.327 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.142 ; 2.213 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.281 ; 2.359 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.115 ; 2.187 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.681 ; 2.845 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 1.971 ; 2.031 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 1.971 ; 2.031 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.479 ; 2.622 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.443 ; 2.555 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.444 ; 2.556 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.755 ; 1.807 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+------------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Clock                                                ; Setup     ; Hold     ; Recovery ; Removal  ; Minimum Pulse Width ;
+------------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Worst-case Slack                                     ; -13.524   ; -3.158   ; -2.993   ; -4.474   ; -3.000              ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -13.524   ; 0.180    ; -2.993   ; 0.634    ; 19.604              ;
;  CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.364     ; -0.668   ; N/A      ; N/A      ; 639.751             ;
;  CLOCK_50                                            ; N/A       ; N/A      ; N/A      ; N/A      ; 9.584               ;
;  SW[0]                                               ; -5.166    ; -3.158   ; -0.352   ; -4.474   ; -3.000              ;
;  clk12M                                              ; -7.100    ; 0.303    ; -0.728   ; -0.173   ; -2.174              ;
; Design-wide TNS                                      ; -3501.333 ; -196.747 ; -160.121 ; -111.944 ; -1996.631           ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -1257.830 ; 0.000    ; -148.310 ; 0.000    ; 0.000               ;
;  CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; -0.668   ; N/A      ; N/A      ; 0.000               ;
;  CLOCK_50                                            ; N/A       ; N/A      ; N/A      ; N/A      ; 0.000               ;
;  SW[0]                                               ; -1198.804 ; -196.127 ; -1.417   ; -111.252 ; -1611.399           ;
;  clk12M                                              ; -1044.699 ; 0.000    ; -11.086  ; -0.692   ; -385.232            ;
+------------------------------------------------------+-----------+----------+----------+----------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 8.991 ; 9.419 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.798 ; 6.988 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.991 ; 9.419 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 8.475 ; 8.993 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.372 ; 6.472 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.274 ; 5.309 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.475 ; 8.993 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 5.726 ; 6.243 ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 3.189 ; 3.269 ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 5.726 ; 6.243 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 4.838 ; 5.406 ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.803 ; 2.984 ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 4.838 ; 5.406 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 6.503 ; 6.885 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 3.739 ; 4.022 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 6.503 ; 6.885 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 2.340 ; 2.868 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 4.242 ; 4.986 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 3.046 ; 3.789 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 3.032 ; 3.607 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 4.500 ; 4.958 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 4.500 ; 4.958 ; Fall       ; clk12M                                            ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -0.834 ; -1.332 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -0.834 ; -1.332 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -1.856 ; -2.398 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -0.791 ; -1.046 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.482 ; -1.893 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -0.791 ; -1.046 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.659 ; -3.311 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.720  ; 1.591  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.720  ; 1.591  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.160 ; -0.750 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.739  ; 1.547  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.739  ; 1.547  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 0.264  ; -0.433 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; -0.123 ; -0.542 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -0.824 ; -1.205 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -2.216 ; -2.939 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.332 ; -0.929 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.123 ; -0.542 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; -0.301 ; -0.875 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.260 ; -0.766 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -0.825 ; -1.420 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -0.825 ; -1.420 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.544 ; 4.599 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.544 ; 4.552 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.240 ; 4.250 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.500 ; 4.599 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.790 ; 3.808 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.353 ; 4.352 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.311 ; 4.311 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.094 ; 4.084 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.353 ; 4.352 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.054 ; 4.053 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.679 ; 4.819 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.630 ; 4.677 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.808 ; 3.816 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.617 ; 4.677 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.630 ; 4.637 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.595 ; 4.653 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.398 ; 3.390 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.965 ; 2.021 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.383 ; 2.472 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.213 ; 2.290 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.433 ; 2.559 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.965 ; 2.021 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.115 ; 2.187 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.239 ; 2.327 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.142 ; 2.213 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.281 ; 2.359 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.115 ; 2.187 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.681 ; 2.845 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 1.971 ; 2.031 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 1.971 ; 2.031 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.479 ; 2.622 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.443 ; 2.555 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.444 ; 2.556 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.755 ; 1.807 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; clk12M                                            ; clk12M                                              ; 0        ; 17664    ; 0        ; 310      ;
; SW[0]                                             ; clk12M                                              ; 1688     ; 888      ; 0        ; 0        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 217449   ; 318      ; 23856    ; 112      ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 58981    ; 97333    ; 1183     ; 298      ;
; clk12M                                            ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                               ; 0        ; 32002    ; 0        ; 28778    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 36216    ; 0        ; 15758    ; 0        ;
; SW[0]                                             ; SW[0]                                               ; 1089     ; 1089     ; 1064     ; 1064     ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; clk12M                                            ; clk12M                                              ; 0        ; 17664    ; 0        ; 310      ;
; SW[0]                                             ; clk12M                                              ; 1688     ; 888      ; 0        ; 0        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 217449   ; 318      ; 23856    ; 112      ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 58981    ; 97333    ; 1183     ; 298      ;
; clk12M                                            ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                               ; 0        ; 32002    ; 0        ; 28778    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 36216    ; 0        ; 15758    ; 0        ;
; SW[0]                                             ; SW[0]                                               ; 1089     ; 1089     ; 1064     ; 1064     ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; SW[0]                                             ; clk12M                                            ; 0        ; 0        ; 20       ; 20       ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 58       ; 58       ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                             ; 0        ; 868      ; 0        ; 868      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                             ; 3276     ; 0        ; 3276     ; 0        ;
; SW[0]                                             ; SW[0]                                             ; 56       ; 56       ; 56       ; 56       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; SW[0]                                             ; clk12M                                            ; 0        ; 0        ; 20       ; 20       ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 58       ; 58       ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                             ; 0        ; 868      ; 0        ; 868      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                             ; 3276     ; 0        ; 3276     ; 0        ;
; SW[0]                                             ; SW[0]                                             ; 56       ; 56       ; 56       ; 56       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 629   ; 629  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Jun 09 09:50:57 2024
Info: Command: quartus_sta RAMCore2 -c RAMCore2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 328 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RAMCore2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK25|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK25|altpll_component|auto_generated|pll1|clk[0]} {CLK25|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 64 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk12M clk12M
    Info (332105): create_clock -period 1.000 -name SW[0] SW[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.524
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.524           -1257.830 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.100           -1044.699 clk12M 
    Info (332119):    -5.166           -1198.804 SW[0] 
    Info (332119):     0.364               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -3.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.158            -196.127 SW[0] 
    Info (332119):    -0.620              -0.620 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.345               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.569               0.000 clk12M 
Info (332146): Worst-case recovery slack is -2.993
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.993            -148.310 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.728             -11.086 clk12M 
    Info (332119):    -0.241              -0.725 SW[0] 
Info (332146): Worst-case removal slack is -4.474
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.474            -111.252 SW[0] 
    Info (332119):    -0.173              -0.692 clk12M 
    Info (332119):     1.213               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1611.399 SW[0] 
    Info (332119):    -2.174            -385.232 clk12M 
    Info (332119):     9.824               0.000 CLOCK_50 
    Info (332119):    19.621               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.754               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.142           -1127.826 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.352            -933.637 clk12M 
    Info (332119):    -4.474           -1051.908 SW[0] 
    Info (332119):     0.475               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -2.768
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.768            -168.817 SW[0] 
    Info (332119):    -0.668              -0.668 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.300               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.511               0.000 clk12M 
Info (332146): Worst-case recovery slack is -2.670
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.670            -131.599 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.717             -10.782 clk12M 
    Info (332119):    -0.352              -1.417 SW[0] 
Info (332146): Worst-case removal slack is -4.005
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.005             -98.968 SW[0] 
    Info (332119):    -0.049              -0.196 clk12M 
    Info (332119):     1.049               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1359.802 SW[0] 
    Info (332119):    -2.174            -385.232 clk12M 
    Info (332119):     9.784               0.000 CLOCK_50 
    Info (332119):    19.615               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.751               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.098            -741.107 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.236            -558.903 clk12M 
    Info (332119):    -3.037            -583.581 SW[0] 
    Info (332119):     0.396               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -2.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.321            -130.643 SW[0] 
    Info (332119):    -0.410              -0.410 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.180               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.303               0.000 clk12M 
Info (332146): Worst-case recovery slack is -2.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.085            -106.698 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.188              -0.643 SW[0] 
    Info (332119):    -0.180              -2.304 clk12M 
Info (332146): Worst-case removal slack is -3.026
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.026             -70.630 SW[0] 
    Info (332119):     0.131               0.000 clk12M 
    Info (332119):     0.634               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -704.754 SW[0] 
    Info (332119):    -1.000            -188.000 clk12M 
    Info (332119):     9.584               0.000 CLOCK_50 
    Info (332119):    19.604               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.783               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4651 megabytes
    Info: Processing ended: Sun Jun 09 09:51:02 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


