

================================================================
== Vitis HLS Report for 'covCorePart1_double_15_80_1_2_16_s'
================================================================
* Date:           Sun May  5 21:30:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.767 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40981|    40981|  0.137 ms|  0.137 ms|  40981|  40981|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_c0   |    40980|    40980|      2732|          -|          -|    15|        no|
        | + loop_c1  |     2730|     2730|       182|          -|          -|    15|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv18 = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 9 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 10 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %cols_c, i32 %cols_read"   --->   Operation 11 'write' 'write_ln0' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.21ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %rows_c, i32 %rows_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = trunc i32 %cols_read"   --->   Operation 14 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values2Strm_1, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values2Strm_0, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%values2 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:186]   --->   Operation 18 'alloca' 'values2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%values2_1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:186]   --->   Operation 19 'alloca' 'values2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln189 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values2_1, i64 666, i64 23, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:189]   --->   Operation 20 'specmemcore' 'specmemcore_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln189 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values2, i64 666, i64 23, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:189]   --->   Operation 21 'specmemcore' 'specmemcore_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%empty_92 = icmp_sgt  i32 %cols_read, i32 16"   --->   Operation 22 'icmp' 'empty_92' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.25ns)   --->   "%smax = select i1 %empty_92, i31 %empty, i31 16"   --->   Operation 23 'select' 'smax' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln194 = store i31 0, i31 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 24 'store' 'store_ln194' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 4, i32 %indvars_iv18"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln194 = br void %loop_c1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 26 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_9 = load i31 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 27 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i31 %i_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 28 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i31 %i_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 29 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i31 %i_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 30 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.88ns)   --->   "%icmp_ln194 = icmp_slt  i32 %zext_ln194, i32 %rows_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 31 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.87ns)   --->   "%add_ln194 = add i31 %i_9, i31 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 32 'add' 'add_ln194' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %for.end115.loopexit, void %loop_c1.split" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 33 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvars_iv18_load_1 = load i32 %indvars_iv18" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 34 'load' 'indvars_iv18_load_1' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln194_1, i6 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:206]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln194, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:206]   --->   Operation 36 'bitconcatenate' 'tmp_16' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.73ns)   --->   "%add_ln206 = add i11 %tmp_s, i11 %tmp_16" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:206]   --->   Operation 37 'add' 'add_ln206' <Predicate = (icmp_ln194)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln195 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:195]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln195' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 39 'specloopname' 'specloopname_ln194' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %indvars_iv18_load_1, i32 1, i32 31" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln197 = br void %for.cond2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 41 'br' 'br_ln197' <Predicate = (icmp_ln194)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln238 = ret" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:238]   --->   Operation 42 'ret' 'ret_ln238' <Predicate = (!icmp_ln194)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.26>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln197, void %loop_c2, i31 0, void %loop_c1.split" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 43 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i31 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 44 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln197_1 = trunc i31 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 45 'trunc' 'trunc_ln197_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.87ns)   --->   "%icmp_ln197 = icmp_eq  i31 %j, i31 %trunc_ln" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 46 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.87ns)   --->   "%add_ln197 = add i31 %j, i31 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 47 'add' 'add_ln197' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %loop_c2, void %for.inc113" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 48 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %j, i1 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 49 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %trunc_ln197_1, i7 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210]   --->   Operation 50 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln197, i5 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210]   --->   Operation 51 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.73ns)   --->   "%add_ln210 = add i11 %tmp_18, i11 %tmp_19" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210]   --->   Operation 52 'add' 'add_ln210' <Predicate = (!icmp_ln197)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.87ns)   --->   "%cmp79 = icmp_eq  i31 %j, i31 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 53 'icmp' 'cmp79' <Predicate = (!icmp_ln197)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.87ns)   --->   "%cmp18_not = icmp_ugt  i31 %j, i31 %i_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 54 'icmp' 'cmp18_not' <Predicate = (!icmp_ln197)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.88ns)   --->   "%cmp30 = icmp_ugt  i32 %tmp_17, i32 %zext_ln194" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 55 'icmp' 'cmp30' <Predicate = (!icmp_ln197)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_93 = or i32 %tmp_17, i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 56 'or' 'empty_93' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i32 %empty_93" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210]   --->   Operation 57 'trunc' 'trunc_ln210' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln210_1 = trunc i32 %empty_93" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210]   --->   Operation 58 'trunc' 'trunc_ln210_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln210_1, i6 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210]   --->   Operation 59 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln210, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210]   --->   Operation 60 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.73ns)   --->   "%add_ln210_1 = add i11 %tmp_20, i11 %tmp_21" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:210]   --->   Operation 61 'add' 'add_ln210_1' <Predicate = (!icmp_ln197)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.88ns)   --->   "%cmp30_1 = icmp_ugt  i32 %empty_93, i32 %zext_ln194" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 62 'icmp' 'cmp30_1' <Predicate = (!icmp_ln197)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_94 = wait i32 @_ssdm_op_Wait"   --->   Operation 63 'wait' 'empty_94' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%indvars_iv18_load = load i32 %indvars_iv18" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 64 'load' 'indvars_iv18_load' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.88ns)   --->   "%add_ln194_1 = add i32 %indvars_iv18_load, i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 65 'add' 'add_ln194_1' <Predicate = (icmp_ln197)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln194 = store i31 %add_ln194, i31 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 66 'store' 'store_ln194' <Predicate = (icmp_ln197)> <Delay = 0.38>
ST_3 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln194 = store i32 %add_ln194_1, i32 %indvars_iv18" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 67 'store' 'store_ln194' <Predicate = (icmp_ln197)> <Delay = 0.38>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln194 = br void %loop_c1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194]   --->   Operation 68 'br' 'br_ln194' <Predicate = (icmp_ln197)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.38>
ST_4 : Operation 69 [2/2] (2.38ns)   --->   "%call_ln206 = call void @covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2, i31 %smax, i11 %add_ln206, i64 %input_r, i11 %add_ln210, i11 %add_ln210_1, i64 %values2_1, i64 %values2, i32 %cols_read, i1 %cmp18_not, i1 %cmp30_1, i1 %cmp30, i1 %cmp79, i64 %values2Strm_0, i64 %values2Strm_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:206]   --->   Operation 69 'call' 'call_ln206' <Predicate = true> <Delay = 2.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln198 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:198]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 71 'specloopname' 'specloopname_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln206 = call void @covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2, i31 %smax, i11 %add_ln206, i64 %input_r, i11 %add_ln210, i11 %add_ln210_1, i64 %values2_1, i64 %values2, i32 %cols_read, i1 %cmp18_not, i1 %cmp30_1, i1 %cmp30, i1 %cmp79, i64 %values2Strm_0, i64 %values2Strm_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:206]   --->   Operation 72 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln197 = br void %for.cond2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:197]   --->   Operation 73 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.217ns
The critical path consists of the following:
	wire read operation ('cols_read') on port 'cols' [11]  (0.000 ns)
	fifo write operation ('write_ln0') on port 'cols_c' [13]  (1.217 ns)

 <State 2>: 0.880ns
The critical path consists of the following:
	'load' operation 31 bit ('i', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194) on local variable 'i', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln194', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194) [34]  (0.880 ns)

 <State 3>: 1.267ns
The critical path consists of the following:
	'load' operation 32 bit ('indvars_iv18_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194) on local variable 'indvars_iv18' [74]  (0.000 ns)
	'add' operation 32 bit ('add_ln194_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194) [75]  (0.880 ns)
	'store' operation 0 bit ('store_ln194', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194) of variable 'add_ln194_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:194 on local variable 'indvars_iv18' [77]  (0.387 ns)

 <State 4>: 2.380ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln206', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:206) to 'covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2' [71]  (2.380 ns)

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
