<stg><name>Block_Rbf_kernel_fun</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="4" to="5">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="5" to="6">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="6" to="7">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="7" to="8">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="8" to="9">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="9" to="10">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="10" to="11">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="11" to="12">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="12" to="13">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="13" to="14">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0  %p_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2  %tmp_8_i = fmul float %p_read_1, 0xBFA99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2  %tmp_8_i = fmul float %p_read_1, 0xBFA99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2  %tmp_8_i = fmul float %p_read_1, 0xBFA99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2  %tmp_8_i = fmul float %p_read_1, 0xBFA99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="20" st_id="5" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="21" st_id="6" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="22" st_id="7" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="23" st_id="8" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="24" st_id="9" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="25" st_id="10" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="26" st_id="11" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="27" st_id="12" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="28" st_id="13" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="29" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:4  %out_stream_data_V_tm = bitcast float %tmp_9_i to i32

]]></Node>
<StgValue><ssdm name="out_stream_data_V_tm"/></StgValue>
</operation>

<operation id="30" st_id="13" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5" op_3_bw="1" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="5" op_9_bw="5" op_10_bw="1" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="32">
<![CDATA[
entry:5  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %out_stream_dest_V, i5* %out_stream_id_V, i1* %out_stream_last_V, i4* %out_stream_user_V, i4* %out_stream_strb_V, i4* %out_stream_keep_V, i32* %out_stream_data_V, i5 0, i5 0, i1 true, i4 0, i4 -1, i4 -1, i32 %out_stream_data_V_tm)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="31" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5" op_3_bw="1" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i5* %out_stream_dest_V, i5* %out_stream_id_V, i1* %out_stream_last_V, i4* %out_stream_user_V, i4* %out_stream_strb_V, i4* %out_stream_keep_V, i32* %out_stream_data_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="14" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5" op_3_bw="1" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="5" op_9_bw="5" op_10_bw="1" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="32">
<![CDATA[
entry:5  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %out_stream_dest_V, i5* %out_stream_id_V, i1* %out_stream_last_V, i4* %out_stream_user_V, i4* %out_stream_strb_V, i4* %out_stream_keep_V, i32* %out_stream_data_V, i5 0, i5 0, i1 true, i4 0, i4 -1, i4 -1, i32 %out_stream_data_V_tm)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0">
<![CDATA[
entry:6  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
