<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 813</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page813-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce813.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3B&#160;19-57</p>
<p style="position:absolute;top:47px;left:622px;white-space:nowrap" class="ft01">PERFORMANCE-MONITORING&#160;EVENTS</p>
<p style="position:absolute;top:356px;left:69px;white-space:nowrap" class="ft02">19.7&#160;</p>
<p style="position:absolute;top:356px;left:148px;white-space:nowrap" class="ft02">PERFORMANCE MONITORING EVENTS FOR&#160;&#160;&#160;INTEL</p>
<p style="position:absolute;top:358px;left:610px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:356px;left:628px;white-space:nowrap" class="ft02">CORE</p>
<p style="position:absolute;top:358px;left:679px;white-space:nowrap" class="ft01">™&#160;</p>
<p style="position:absolute;top:356px;left:696px;white-space:nowrap" class="ft02">I7 PROCESSOR&#160;</p>
<p style="position:absolute;top:381px;left:147px;white-space:nowrap" class="ft02">FAMILY&#160;AND&#160;INTEL</p>
<p style="position:absolute;top:383px;left:323px;white-space:nowrap" class="ft01">®&#160;</p>
<p style="position:absolute;top:381px;left:341px;white-space:nowrap" class="ft02">XEON</p>
<p style="position:absolute;top:383px;left:394px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:381px;left:407px;white-space:nowrap" class="ft02">&#160;PROCESSOR FAMILY</p>
<p style="position:absolute;top:418px;left:69px;white-space:nowrap" class="ft07">Processors&#160;based on the&#160;Intel&#160;microarchitecture&#160;code name&#160;Nehalem support the&#160;architectural&#160;and non-architec-<br/>tural performance-monitoring&#160;events&#160;<a href="o_fe12b1e2a880e0ce-758.html">listed in Table 19-1&#160;</a>and<a href="o_fe12b1e2a880e0ce-813.html">&#160;Table&#160;19-17.</a>&#160;The&#160;<a href="o_fe12b1e2a880e0ce-813.html">events in&#160;Table 19-17 ge</a>nerally&#160;<br/>applies to&#160;processors&#160;with&#160;CPUID signature&#160;of DisplayFamily_DisplayModel encoding&#160;with&#160;the following values:&#160;<br/>06_1AH, 06_1EH,&#160;06_1FH, and&#160;06_2EH. However,&#160;Intel Xeon processors with&#160;CPUID&#160;signature of&#160;<br/>DisplayFamily_DisplayModel 06_2EH&#160;have&#160;a small number&#160;of&#160;events that&#160;are&#160;not supported&#160;in processors with&#160;<br/>CPUID&#160;signature&#160;06_1AH,&#160;06_1EH,&#160;and&#160;06_1FH.&#160;These events&#160;are noted in&#160;the comment column.<br/>In&#160;addition, these processors (CPUID&#160;signature of&#160;DisplayFamily_DisplayModel 06_1AH, 06_1EH,&#160;06_1FH)&#160;also&#160;<br/>support&#160;the following non-architectural,&#160;product-specific&#160;uncore performance-monitoring&#160;events&#160;<a href="o_fe12b1e2a880e0ce-830.html">listed in Table&#160;<br/>19-18</a>.&#160;<br/>Fixed&#160;counters in&#160;the&#160;core&#160;PMU&#160;support the&#160;architecture&#160;events&#160;de<a href="o_fe12b1e2a880e0ce-758.html">fined in&#160;Table 19-2.</a></p>
<p style="position:absolute;top:178px;left:75px;white-space:nowrap" class="ft03">83H</p>
<p style="position:absolute;top:178px;left:129px;white-space:nowrap" class="ft03">01H</p>
<p style="position:absolute;top:178px;left:198px;white-space:nowrap" class="ft03">UNC_ARB_COH_TRK_OCCUPA</p>
<p style="position:absolute;top:195px;left:198px;white-space:nowrap" class="ft03">NCY.ALL</p>
<p style="position:absolute;top:178px;left:383px;white-space:nowrap" class="ft03">Cycles weighted&#160;by&#160;number&#160;of&#160;requests pending in&#160;</p>
<p style="position:absolute;top:195px;left:383px;white-space:nowrap" class="ft03">Coherency&#160;Tracker.</p>
<p style="position:absolute;top:178px;left:704px;white-space:nowrap" class="ft03">Counter&#160;0&#160;only.</p>
<p style="position:absolute;top:217px;left:75px;white-space:nowrap" class="ft03">84H</p>
<p style="position:absolute;top:217px;left:129px;white-space:nowrap" class="ft03">01H</p>
<p style="position:absolute;top:217px;left:198px;white-space:nowrap" class="ft03">UNC_ARB_COH_TRK_REQUES</p>
<p style="position:absolute;top:234px;left:198px;white-space:nowrap" class="ft03">T.ALL</p>
<p style="position:absolute;top:217px;left:383px;white-space:nowrap" class="ft03">Number of&#160;requests allocated in Coherency Tracker.</p>
<p style="position:absolute;top:262px;left:71px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:281px;left:70px;white-space:nowrap" class="ft03">1.&#160;The uncore&#160;events must be&#160;programmed&#160;using&#160;MSRs located&#160;in&#160;specific performance&#160;monitoring&#160;units in&#160;the&#160;uncore.&#160;UNC_CBO*&#160;</p>
<p style="position:absolute;top:297px;left:84px;white-space:nowrap" class="ft03">events are supported using MSR_UNC_CBO*&#160;MSRs; UNC_ARB* events&#160;are supported using MSR_UNC_ARB*MSRs.</p>
<p style="position:absolute;top:609px;left:193px;white-space:nowrap" class="ft04">Table 19-17.&#160;&#160;Non-Architectural Performance Events&#160;In the Processor&#160;Core&#160;for&#160;</p>
<p style="position:absolute;top:627px;left:235px;white-space:nowrap" class="ft04">Intel®&#160;Core™&#160;i7 Processor&#160;and Intel®&#160;Xeon®&#160;Processor&#160;5500&#160;Series</p>
<p style="position:absolute;top:648px;left:75px;white-space:nowrap" class="ft03">Event</p>
<p style="position:absolute;top:665px;left:75px;white-space:nowrap" class="ft03">Num.</p>
<p style="position:absolute;top:648px;left:129px;white-space:nowrap" class="ft03">Umask</p>
<p style="position:absolute;top:665px;left:129px;white-space:nowrap" class="ft03">Value</p>
<p style="position:absolute;top:665px;left:198px;white-space:nowrap" class="ft03">Event&#160;Mask&#160;Mnemonic</p>
<p style="position:absolute;top:665px;left:383px;white-space:nowrap" class="ft03">Description</p>
<p style="position:absolute;top:665px;left:687px;white-space:nowrap" class="ft03">Comment</p>
<p style="position:absolute;top:687px;left:75px;white-space:nowrap" class="ft03">04H</p>
<p style="position:absolute;top:687px;left:129px;white-space:nowrap" class="ft03">07H</p>
<p style="position:absolute;top:687px;left:198px;white-space:nowrap" class="ft03">SB_DRAIN.ANY</p>
<p style="position:absolute;top:687px;left:383px;white-space:nowrap" class="ft03">Counts the number of&#160;store buffer drains.</p>
<p style="position:absolute;top:710px;left:75px;white-space:nowrap" class="ft03">06H</p>
<p style="position:absolute;top:710px;left:129px;white-space:nowrap" class="ft03">04H</p>
<p style="position:absolute;top:710px;left:198px;white-space:nowrap" class="ft03">STORE_BLOCKS.AT_RET</p>
<p style="position:absolute;top:710px;left:383px;white-space:nowrap" class="ft03">Counts number&#160;of&#160;loads delayed&#160;with&#160;at-Retirement&#160;</p>
<p style="position:absolute;top:726px;left:383px;white-space:nowrap" class="ft03">block&#160;code. The following loads need&#160;to&#160;be&#160;executed&#160;</p>
<p style="position:absolute;top:743px;left:383px;white-space:nowrap" class="ft03">at&#160;retirement&#160;and wait&#160;for all senior stores&#160;on&#160;the&#160;</p>
<p style="position:absolute;top:759px;left:383px;white-space:nowrap" class="ft03">same&#160;thread&#160;to&#160;be&#160;drained:&#160;load splitting across 4K&#160;</p>
<p style="position:absolute;top:776px;left:383px;white-space:nowrap" class="ft03">boundary (page split),&#160;load&#160;accessing&#160;uncacheable&#160;</p>
<p style="position:absolute;top:792px;left:383px;white-space:nowrap" class="ft03">(UC or&#160;WC) memory, load lock, and&#160;load&#160;with page&#160;</p>
<p style="position:absolute;top:809px;left:383px;white-space:nowrap" class="ft03">table in&#160;UC&#160;or&#160;WC&#160;memory&#160;region.</p>
<p style="position:absolute;top:831px;left:75px;white-space:nowrap" class="ft03">06H</p>
<p style="position:absolute;top:831px;left:129px;white-space:nowrap" class="ft03">08H</p>
<p style="position:absolute;top:831px;left:198px;white-space:nowrap" class="ft03">STORE_BLOCKS.L1D_BLOCK</p>
<p style="position:absolute;top:831px;left:383px;white-space:nowrap" class="ft03">Cacheable&#160;loads&#160;delayed with L1D block code.</p>
<p style="position:absolute;top:854px;left:75px;white-space:nowrap" class="ft03">07H</p>
<p style="position:absolute;top:854px;left:129px;white-space:nowrap" class="ft03">01H</p>
<p style="position:absolute;top:854px;left:198px;white-space:nowrap" class="ft03">PARTIAL_ADDRESS_ALIAS</p>
<p style="position:absolute;top:854px;left:383px;white-space:nowrap" class="ft03">Counts false&#160;dependency due&#160;to&#160;partial address&#160;</p>
<p style="position:absolute;top:870px;left:383px;white-space:nowrap" class="ft03">aliasing.</p>
<p style="position:absolute;top:893px;left:75px;white-space:nowrap" class="ft03">08H</p>
<p style="position:absolute;top:893px;left:129px;white-space:nowrap" class="ft03">01H</p>
<p style="position:absolute;top:893px;left:198px;white-space:nowrap" class="ft03">DTLB_LOAD_MISSES.ANY</p>
<p style="position:absolute;top:893px;left:383px;white-space:nowrap" class="ft03">Counts&#160;all load&#160;misses&#160;that&#160;cause&#160;a page&#160;walk.</p>
<p style="position:absolute;top:915px;left:75px;white-space:nowrap" class="ft03">08H</p>
<p style="position:absolute;top:915px;left:129px;white-space:nowrap" class="ft03">02H</p>
<p style="position:absolute;top:915px;left:198px;white-space:nowrap" class="ft03">DTLB_LOAD_MISSES.WALK_CO</p>
<p style="position:absolute;top:932px;left:198px;white-space:nowrap" class="ft03">MPLETED</p>
<p style="position:absolute;top:915px;left:383px;white-space:nowrap" class="ft03">Counts number of&#160;completed&#160;page&#160;walks&#160;due to&#160;load&#160;</p>
<p style="position:absolute;top:932px;left:383px;white-space:nowrap" class="ft03">miss in the STLB.</p>
<p style="position:absolute;top:954px;left:75px;white-space:nowrap" class="ft03">08H</p>
<p style="position:absolute;top:954px;left:129px;white-space:nowrap" class="ft03">10H</p>
<p style="position:absolute;top:954px;left:198px;white-space:nowrap" class="ft03">DTLB_LOAD_MISSES.STLB_HIT&#160;Number&#160;of&#160;cache&#160;load&#160;STLB&#160;hits.</p>
<p style="position:absolute;top:977px;left:75px;white-space:nowrap" class="ft03">08H</p>
<p style="position:absolute;top:977px;left:129px;white-space:nowrap" class="ft03">20H</p>
<p style="position:absolute;top:977px;left:198px;white-space:nowrap" class="ft03">DTLB_LOAD_MISSES.PDE_MIS</p>
<p style="position:absolute;top:993px;left:198px;white-space:nowrap" class="ft03">S</p>
<p style="position:absolute;top:977px;left:383px;white-space:nowrap" class="ft03">Number of&#160;DTLB&#160;cache load&#160;misses&#160;where the&#160;low&#160;</p>
<p style="position:absolute;top:993px;left:383px;white-space:nowrap" class="ft03">part of&#160;the linear to&#160;physical address translation&#160;</p>
<p style="position:absolute;top:1010px;left:383px;white-space:nowrap" class="ft03">was missed.</p>
<p style="position:absolute;top:1032px;left:75px;white-space:nowrap" class="ft03">08H</p>
<p style="position:absolute;top:1032px;left:129px;white-space:nowrap" class="ft03">80H</p>
<p style="position:absolute;top:1032px;left:198px;white-space:nowrap" class="ft03">DTLB_LOAD_MISSES.LARGE_W</p>
<p style="position:absolute;top:1049px;left:198px;white-space:nowrap" class="ft03">ALK_COMPLETED</p>
<p style="position:absolute;top:1032px;left:383px;white-space:nowrap" class="ft03">Counts number of&#160;completed large page&#160;walks due&#160;</p>
<p style="position:absolute;top:1049px;left:383px;white-space:nowrap" class="ft03">to&#160;load miss in the STLB.</p>
<p style="position:absolute;top:100px;left:130px;white-space:nowrap" class="ft04">Table 19-16. &#160;Non-Architectural Performance&#160;Events In&#160;the&#160;Processor Uncore&#160;for&#160;2nd Generation&#160;</p>
<p style="position:absolute;top:118px;left:161px;white-space:nowrap" class="ft04">Intel® Core™&#160;i7-2xxx, Intel®&#160;Core™ i5-2xxx,&#160;Intel® Core™&#160;i3-2xxx Processor Series (Contd.)</p>
<p style="position:absolute;top:139px;left:75px;white-space:nowrap" class="ft03">Event</p>
<p style="position:absolute;top:155px;left:75px;white-space:nowrap" class="ft03">Num.</p>
<p style="position:absolute;top:153px;left:106px;white-space:nowrap" class="ft05">1</p>
<p style="position:absolute;top:139px;left:129px;white-space:nowrap" class="ft03">Umask</p>
<p style="position:absolute;top:155px;left:129px;white-space:nowrap" class="ft03">Value</p>
<p style="position:absolute;top:155px;left:198px;white-space:nowrap" class="ft03">Event&#160;Mask&#160;Mnemonic</p>
<p style="position:absolute;top:155px;left:383px;white-space:nowrap" class="ft03">Description</p>
<p style="position:absolute;top:155px;left:704px;white-space:nowrap" class="ft03">Comment</p>
</div>
</body>
</html>
