// Seed: 2006816249
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_17 :
  assert property (@(negedge id_2) id_1)
  else;
  wire id_18;
  assign id_2  = id_17;
  assign id_4  = id_17;
  assign id_13 = 1;
  wire id_19;
  assign module_1.type_0 = 0;
  wire id_20;
  wire id_21 = id_20;
endmodule
module module_1 (
    input tri1 id_0
);
  `define pp_2 0
  tri1 id_3 = 1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  always
  fork
  join
  assign id_3 = id_3;
  wire id_4;
endmodule
