$date
	Mon Sep 23 08:53:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decodificador_tb $end
$var wire 8 ! y [7:0] $end
$var reg 3 " a [2:0] $end
$var reg 1 # enable $end
$scope module uut $end
$var wire 3 $ a [2:0] $end
$var wire 1 # enable $end
$var reg 8 % y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
b0 $
1#
b0 "
b1 !
$end
#20
b10 !
b10 %
b1 "
b1 $
#40
b100 !
b100 %
b10 "
b10 $
#60
b1000 !
b1000 %
b11 "
b11 $
#80
b10000 !
b10000 %
b100 "
b100 $
#100
b100000 !
b100000 %
b101 "
b101 $
#120
b1000000 !
b1000000 %
b110 "
b110 $
#140
b10000000 !
b10000000 %
b111 "
b111 $
#160
b0 !
b0 %
b0 "
b0 $
0#
#180
b1 "
b1 $
#200
b10 "
b10 $
#220
b11 "
b11 $
#240
b100 "
b100 $
#260
b101 "
b101 $
#280
b110 "
b110 $
#300
b111 "
b111 $
#320
