$date
	Sun Dec 01 14:05:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module somador4bits_tbR $end
$var wire 5 ! Y [4:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var integer 32 $ seed [31:0] $end
$var integer 32 % somaObjetivo [31:0] $end
$scope module somador $end
$var wire 4 & num1 [3:0] $end
$var wire 4 ' num2 [3:0] $end
$var wire 5 ( resultado [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10100 (
b1110 '
b110 &
b10100 %
b1001111001110100100100010001100 $
b1110 #
b110 "
b10100 !
$end
#10000
b11010 %
b1011 #
b1011 '
b11010 !
b11010 (
b1111 "
b1111 &
b11001101111001110011010000111010 $
#20000
b1000 %
b0 #
b0 '
b1000 !
b1000 (
b1000 "
b1000 &
b11011000000010110010011100011000 $
#30000
b1110 %
b1100 #
b1100 '
b1110 !
b1110 (
b10 "
b10 &
b11001110000011110110000010100110 $
#40000
b101 %
b0 #
b0 '
b101 !
b101 (
b101 "
b101 &
b1111000000101000000110001100100 $
#50000
b1000 %
b110 #
b110 '
b1000 !
b1000 (
b10 "
b10 &
b10101011010011010010000111010010 $
#60000
b1100 %
b1100 !
b1100 (
b1010 #
b1010 '
b10010101001000100100010001110000 $
#70000
b10101 %
b1001 #
b1001 '
b10101 !
b10101 (
b1100 "
b1100 &
b1110100100010011010001110111110 $
#80000
b1111 %
b1111 !
b1111 (
b110 "
b110 &
b101100110101011101101100111100 $
#90000
b11000 %
b1011 #
b1011 '
b11000 !
b11000 (
b1101 "
b1101 &
b10101101111011101101001001101010 $
#100000
b1111 %
b1001 #
b1001 '
b1111 !
b1111 (
b110 "
b110 &
b11011100101011011001110011001000 $
#110000
b1110 %
b101 #
b101 '
b1110 !
b1110 (
b1001 "
b1001 &
b100010110100110101100111010110 $
#120000
b10 %
b1 #
b1 '
b10 !
b10 (
b1 "
b1 &
b1001000110100110001010100010100 $
#130000
b10100 %
b1000 #
b1000 '
b10100 !
b10100 (
b1100 "
b1100 &
b1100100011001101010011000000010 $
#140000
b10000 %
b1011 #
b1011 '
b10000 !
b10000 (
b101 "
b101 &
b10101101101001101001000000100000 $
#150000
