

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_usart.h</div>  </div>
</div>
<div class="contents">
<a href="sam3__usart_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00039"></a>00039 <span class="comment">/*</span>
<a name="l00040"></a>00040 <span class="comment"> * Copyright (C) 2005-2006 by egnite Software GmbH. All rights reserved.</span>
<a name="l00041"></a>00041 <span class="comment"> *</span>
<a name="l00042"></a>00042 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00043"></a>00043 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00044"></a>00044 <span class="comment"> * are met:</span>
<a name="l00045"></a>00045 <span class="comment"> *</span>
<a name="l00046"></a>00046 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00047"></a>00047 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00048"></a>00048 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00049"></a>00049 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00050"></a>00050 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00051"></a>00051 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00052"></a>00052 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00053"></a>00053 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00054"></a>00054 <span class="comment"> *</span>
<a name="l00055"></a>00055 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00056"></a>00056 <span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00057"></a>00057 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00058"></a>00058 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00059"></a>00059 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00060"></a>00060 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00061"></a>00061 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00062"></a>00062 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00063"></a>00063 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00064"></a>00064 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00065"></a>00065 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00066"></a>00066 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00067"></a>00067 <span class="comment"> *</span>
<a name="l00068"></a>00068 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00069"></a>00069 <span class="comment"> */</span>
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 <span class="preprocessor">#ifndef SAM3_USART_H</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define SAM3_USART_H</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span>
<a name="l00077"></a>00077 <span class="preprocessor">#if CPU_CM3_SAM3N</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_BASE  0x40024000</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">    #define USART1_BASE  0x40028000</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3U</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_BASE  0x40090000</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">    #define USART1_BASE  0x40094000</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">    #define USART2_BASE  0x40098000</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">    #define USART3_BASE  0x4009C000</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3X</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_BASE  0x40098000</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">    #define USART1_BASE  0x4009C000</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">    #define USART2_BASE  0x400A0000</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">    #define USART3_BASE  0x400A4000</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span>
<a name="l00095"></a>00095 <span class="comment">/*\{*/</span>
<a name="l00096"></a><a class="code" href="sam3__usart_8h.html#a60930f2c96b720a2a18e5861f1eeffb8">00096</a> <span class="preprocessor">#define US_CR_OFF               0x00000000      ///&lt; USART control register offset.</span>
<a name="l00097"></a><a class="code" href="sam3__usart_8h.html#ae785559bd06964c5a551380628d67d9c">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_CR  (*((reg32_t *)(USART0_BASE + US_CR_OFF)))       ///&lt; Channel 0 control register address.</span>
<a name="l00098"></a><a class="code" href="sam3__usart_8h.html#aa2997be819b8cc0f9b3f3c4d26495104">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_CR  (*((reg32_t *)(USART1_BASE + US_CR_OFF)))       ///&lt; Channel 1 control register address.</span>
<a name="l00099"></a><a class="code" href="sam3__usart_8h.html#af0ff9872fd63211f2b2fb4834308c502">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RSTRX                         2      ///&lt; Reset receiver.</span>
<a name="l00100"></a><a class="code" href="sam3__usart_8h.html#a8963929b925cf2c1285ca6cd51771c35">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RSTTX                         3      ///&lt; Reset transmitter.</span>
<a name="l00101"></a><a class="code" href="sam3__usart_8h.html#a22a008aea1877125eb8e4666af07065f">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RXEN                          4      ///&lt; Receiver enable.</span>
<a name="l00102"></a><a class="code" href="sam3__usart_8h.html#ab4ea2c47eebd9ea95f844a971a084792">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RXDIS                         5      ///&lt; Receiver disable.</span>
<a name="l00103"></a><a class="code" href="sam3__usart_8h.html#a8969e9878742caecf162b9ca8445976a">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TXEN                          6      ///&lt; Transmitter enable.</span>
<a name="l00104"></a><a class="code" href="sam3__usart_8h.html#a7842521eaf169eeb2c4362ec0ff38be2">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TXDIS                         7      ///&lt; Transmitter disable.</span>
<a name="l00105"></a><a class="code" href="sam3__usart_8h.html#a52a4cb09c5105f1ca76130659682e2cf">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RSTSTA                        8      ///&lt; Reset status bits.</span>
<a name="l00106"></a><a class="code" href="sam3__usart_8h.html#ac731cf20474166bc198a3af1abdcaa25">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define US_STTBRK                        9      ///&lt; Start break.</span>
<a name="l00107"></a><a class="code" href="sam3__usart_8h.html#ac295b1b2671525c8e00d0e2547480b71">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define US_STPBRK                        10     ///&lt; Stop break.</span>
<a name="l00108"></a><a class="code" href="sam3__usart_8h.html#a1c9911e459fa285086c076e96655a78c">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define US_STTTO                         11     ///&lt; Start timeout.</span>
<a name="l00109"></a><a class="code" href="sam3__usart_8h.html#a0ef180d48004c3350352b6f2910282d8">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define US_SENDA                         12     ///&lt; Send next byte with address bit set.</span>
<a name="l00110"></a><a class="code" href="sam3__usart_8h.html#ab14645b8fea01b206dc1a3d56cbf024c">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RSTIT                         13     ///&lt; Reset interations.</span>
<a name="l00111"></a><a class="code" href="sam3__usart_8h.html#a49e945b43d540a4acf2baf348f0d1b2b">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RSTNAK                        14     ///&lt; Reset non acknowledge.</span>
<a name="l00112"></a><a class="code" href="sam3__usart_8h.html#aa6159a8a7a6add046ab97f461484cd52">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RETTO                         15     ///&lt; Rearm time out.</span>
<a name="l00113"></a><a class="code" href="sam3__usart_8h.html#a2a9ef7dc272c72e6115a1aa8671fff8d">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define US_DTREN                         16     ///&lt; Data terminal ready enable.</span>
<a name="l00114"></a><a class="code" href="sam3__usart_8h.html#affb22898516fd0533a886f5dba42f45d">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define US_DTRDIS                        17     ///&lt; Data terminal ready disable.</span>
<a name="l00115"></a><a class="code" href="sam3__usart_8h.html#aae483465d748449758e6705413d9e176">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RTSEN                         18     ///&lt; Request to send enable.</span>
<a name="l00116"></a><a class="code" href="sam3__usart_8h.html#afb418b40fa8b8135c2dd00acbd99465d">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RTSDIS                        19     ///&lt; Request to send disable.</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00118"></a>00118 
<a name="l00122"></a>00122 <span class="comment">/*\{*/</span>
<a name="l00123"></a><a class="code" href="sam3__usart_8h.html#a4ab7678f6e3011b1141f6e037a753340">00123</a> <span class="preprocessor">#define US_MR_OFF               0x00000004      ///&lt; USART mode register offset.</span>
<a name="l00124"></a><a class="code" href="sam3__usart_8h.html#a43f5099431bdd33129a512f9457da25b">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_MR  (*((reg32_t *)(USART0_BASE + US_MR_OFF)))       ///&lt; Channel 0 mode register address.</span>
<a name="l00125"></a><a class="code" href="sam3__usart_8h.html#a2ea03bf9e6f9035dd73061f6ab3ebf45">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_MR  (*((reg32_t *)(USART1_BASE + US_MR_OFF)))       ///&lt; Channel 1 mode register address.</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00127"></a><a class="code" href="sam3__usart_8h.html#a2010cf96045d4753ec2ac88a59088d7f">00127</a> <span class="preprocessor">#define US_USART_MODE_MASK      0x0000000F      ///&lt; USART mode mask.</span>
<a name="l00128"></a><a class="code" href="sam3__usart_8h.html#aac3900763058756233e11fb96c48a5df">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define US_USART_MODE_NORMA     0x00000000      ///&lt; Normal.</span>
<a name="l00129"></a><a class="code" href="sam3__usart_8h.html#ae6f3df435533bcd1e080d95ae2ce2124">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define US_USART_MODE_RS485     0x00000001      ///&lt; RS485.</span>
<a name="l00130"></a><a class="code" href="sam3__usart_8h.html#a85dee46dc789560cd9565576c42100cc">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define US_USART_MODE_HW_HDSH   0x00000002      ///&lt; Hardware handshaking.</span>
<a name="l00131"></a><a class="code" href="sam3__usart_8h.html#a0ebff5c89240f4f8012ea4fcdd538a8e">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define US_USART_MODE_MODEM     0x00000003      ///&lt; Modem.</span>
<a name="l00132"></a><a class="code" href="sam3__usart_8h.html#ac8f20705a1eea42ccb696172ffc55d95">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define US_USART_MODE_ISO7816T0 0x00000004      ///&lt; ISO7816 protocol: T=0.</span>
<a name="l00133"></a><a class="code" href="sam3__usart_8h.html#ac00073e2193bf7d05478ba501859de58">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define US_USART_MODE_ISO7816T1 0x00000006      ///&lt; ISO7816 protocol: T=1.</span>
<a name="l00134"></a><a class="code" href="sam3__usart_8h.html#adc96d62ba3650d952b51c47d8f839c9e">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define US_USART_MODE_IRDA      0x00000008      ///&lt; IrDA.</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a><a class="code" href="sam3__usart_8h.html#a1336618aa2e6fa5860c63b933cb0dba9">00136</a> <span class="preprocessor">#define US_CLKS_MASK            0x00000030      ///&lt; Clock selection mask.</span>
<a name="l00137"></a><a class="code" href="sam3__usart_8h.html#a2de3b75d8d7e10ee7b84893ed20fc291">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CLKS_MCK             0x00000000      ///&lt; Master clock.</span>
<a name="l00138"></a><a class="code" href="sam3__usart_8h.html#a3e44696de5841771d29105d5d6928ef1">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CLKS_MCK8            0x00000010      ///&lt; Master clock divided by 8.</span>
<a name="l00139"></a><a class="code" href="sam3__usart_8h.html#a99327c4646110266cdc3c84b49784406">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CLKS_SCK             0x00000020      ///&lt; External clock.</span>
<a name="l00140"></a><a class="code" href="sam3__usart_8h.html#a891ebf22c198b4d55257f6b434a6b2bf">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CLKS_SLCK            0x00000030      ///&lt; Slow clock.</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00142"></a><a class="code" href="sam3__usart_8h.html#a1942b6d442c900fdbfee4993f807c6a5">00142</a> <span class="preprocessor">#define US_CHRL_MASK            0x000000C0      ///&lt; Masks data length.</span>
<a name="l00143"></a><a class="code" href="sam3__usart_8h.html#a38c48b716bbbf8425ef3c70625e4833f">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CHRL_5               0x00000000      ///&lt; 5 data bits.</span>
<a name="l00144"></a><a class="code" href="sam3__usart_8h.html#a13c684ec0e876a0548e80967e5aa5418">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CHRL_6               0x00000040      ///&lt; 6 data bits.</span>
<a name="l00145"></a><a class="code" href="sam3__usart_8h.html#a97297ce28e589b332d96ceffcec56bab">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CHRL_7               0x00000080      ///&lt; 7 data bits.</span>
<a name="l00146"></a><a class="code" href="sam3__usart_8h.html#a89644c105688fc7f26e419b02d200228">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CHRL_8               0x000000C0      ///&lt; 8 data bits.</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span>
<a name="l00148"></a><a class="code" href="sam3__usart_8h.html#a67b07875a84861479688311d74ad17b9">00148</a> <span class="preprocessor">#define US_SYNC                          8      ///&lt; Synchronous mode enable.</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a><a class="code" href="sam3__usart_8h.html#a7ee302261f411c9631594682401d6f06">00150</a> <span class="preprocessor">#define US_PAR_MASK             0x00000E00      ///&lt; Parity mode mask.</span>
<a name="l00151"></a><a class="code" href="sam3__usart_8h.html#adeae94183e55de7b21f8b405b513ce5e">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define US_PAR_EVEN             0x00000000      ///&lt; Even parity.</span>
<a name="l00152"></a><a class="code" href="sam3__usart_8h.html#aca11ab6bfc470cb562ebf1fa622583e9">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define US_PAR_ODD              0x00000200      ///&lt; Odd parity.</span>
<a name="l00153"></a><a class="code" href="sam3__usart_8h.html#a89c7cc887f68461e1b5fc7417ee04050">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define US_PAR_SPACE            0x00000400      ///&lt; Space parity.</span>
<a name="l00154"></a><a class="code" href="sam3__usart_8h.html#ad9e3c530bfaffa925c2e85ed013e7836">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define US_PAR_MARK             0x00000600      ///&lt; Marked parity.</span>
<a name="l00155"></a><a class="code" href="sam3__usart_8h.html#adc4fd39c11d5ecafa373934e0a2c9e9e">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define US_PAR_NO               0x00000800      ///&lt; No parity.</span>
<a name="l00156"></a><a class="code" href="sam3__usart_8h.html#a789ef9ac434b8e80c33940e884303afa">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define US_PAR_MULTIDROP        0x00000C00      ///&lt; Multi-drop mode.</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span>
<a name="l00158"></a><a class="code" href="sam3__usart_8h.html#af1129aa36aecbe75997966c0b2f9b7b9">00158</a> <span class="preprocessor">#define US_NBSTOP_MASK          0x00003000      ///&lt; Masks stop bit length.</span>
<a name="l00159"></a><a class="code" href="sam3__usart_8h.html#a4eee742663859e062bdaa9a3ec0d9365">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define US_NBSTOP_1             0x00000000      ///&lt; 1 stop bit.</span>
<a name="l00160"></a><a class="code" href="sam3__usart_8h.html#a01c18b38b596398c248dad05428dde49">00160</a> <span class="preprocessor"></span><span class="preprocessor">#define US_NBSTOP_1_5           0x00001000      ///&lt; 1.5 stop bits.</span>
<a name="l00161"></a><a class="code" href="sam3__usart_8h.html#a01d9cb2949ebd0d0c8ab54579fd4793a">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define US_NBSTOP_2             0x00002000      ///&lt; 2 stop bits.</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a><a class="code" href="sam3__usart_8h.html#a7396e136496679f24f58b7c4491cace9">00163</a> <span class="preprocessor">#define US_CHMODE_MASK              0x0000C000  ///&lt; Channel mode mask.</span>
<a name="l00164"></a><a class="code" href="sam3__usart_8h.html#a4a4e9c876c59a12205dc261d35ee794f">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CHMODE_NORMAL            0x00000000  ///&lt; Normal mode.</span>
<a name="l00165"></a><a class="code" href="sam3__usart_8h.html#ac57fd096fe6621581a476f32cbb388c2">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CHMODE_AUTOMATIC_ECHO    0x00004000  ///&lt; Automatic echo.</span>
<a name="l00166"></a><a class="code" href="sam3__usart_8h.html#ab165608f2f52ed63926816386363ecd4">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CHMODE_LOCAL_LOOPBACK    0x00008000  ///&lt; Local loopback.</span>
<a name="l00167"></a><a class="code" href="sam3__usart_8h.html#ab6264ddf5282f18384c572ea1efb3fc6">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CHMODE_REMOTE_LOOPBACK   0x0000C000  ///&lt; Remote loopback.</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span>
<a name="l00169"></a><a class="code" href="sam3__usart_8h.html#a7cbb91603c54016aa93a8b1ee274e20c">00169</a> <span class="preprocessor">#define US_MSBF                         16      ///&lt; Bit order.</span>
<a name="l00170"></a><a class="code" href="sam3__usart_8h.html#a24b6c5fa7d999cefe69ad713249b629a">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MODE9                        17      ///&lt; 9 bit mode.</span>
<a name="l00171"></a><a class="code" href="sam3__usart_8h.html#ade31cc3969f97c9658d6e20021f0ca9b">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CLKO                         18      ///&lt; Clock output select.</span>
<a name="l00172"></a><a class="code" href="sam3__usart_8h.html#a8c3848a663f300fb61a462738315f07a">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define US_OVER                         19      ///&lt; Oversampling mode.</span>
<a name="l00173"></a><a class="code" href="sam3__usart_8h.html#a8a8aafaf2bf94107b9c929117a5f60a0">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define US_INACK                        20      ///&lt; Inhibit non acknowledge.</span>
<a name="l00174"></a><a class="code" href="sam3__usart_8h.html#a3241568935b0f3dac0f071aac509e5f1">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define US_DSNACK                       21      ///&lt; Disable successive nack.</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span>
<a name="l00176"></a><a class="code" href="sam3__usart_8h.html#a294496198ed4161804c97574d6bb7f6f">00176</a> <span class="preprocessor">#define US_MAX_INTERATION_MASK      0x07000000  ///&lt; Max numer of interation in mode ISO7816 T=0.</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span>
<a name="l00178"></a><a class="code" href="sam3__usart_8h.html#aabdebcc23386fe7911c0149ce134e520">00178</a> <span class="preprocessor">#define US_FILTER                       28      ///&lt; Infrared receive line filter.</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00180"></a>00180 <span class="comment">/*\}*/</span>
<a name="l00181"></a>00181 
<a name="l00185"></a>00185 <span class="comment">/*\{*/</span>
<a name="l00186"></a><a class="code" href="sam3__usart_8h.html#a03ba900b74ccbdf2141ced62fd83fde6">00186</a> <span class="preprocessor">#define US_IER_OFF              0x00000008      ///&lt; USART interrupt enable register offset.</span>
<a name="l00187"></a><a class="code" href="sam3__usart_8h.html#a8ee910392a50f464572c3b06ebd82d63">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_IER (*((reg32_t *)(USART0_BASE + US_IER_OFF)))      ///&lt; Channel 0 interrupt enable register address.</span>
<a name="l00188"></a><a class="code" href="sam3__usart_8h.html#a71268108e5f85a40c82bdbbc02e56815">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_IER (*((reg32_t *)(USART1_BASE + US_IER_OFF)))      ///&lt; Channel 1 interrupt enable register address.</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span>
<a name="l00190"></a><a class="code" href="sam3__usart_8h.html#ae01ff57596a0d51e4d413c10571584ab">00190</a> <span class="preprocessor">#define US_IDR_OFF              0x0000000C      ///&lt; USART interrupt disable register offset.</span>
<a name="l00191"></a><a class="code" href="sam3__usart_8h.html#a02f8fc67ea0f619752baa7bcc642823e">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_IDR (*((reg32_t *)(USART0_BASE + US_IDR_OFF)))      ///&lt; Channel 0 interrupt disable register address.</span>
<a name="l00192"></a><a class="code" href="sam3__usart_8h.html#a69c9de36f8b1d369061bce8462c0339d">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_IDR (*((reg32_t *)(USART1_BASE + US_IDR_OFF)))      ///&lt; Channel 1 interrupt disable register address.</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span>
<a name="l00194"></a><a class="code" href="sam3__usart_8h.html#a69484dcd9ca8dd272d1ddb7b624ca982">00194</a> <span class="preprocessor">#define US_IMR_OFF              0x00000010      ///&lt; USART interrupt mask register offset.</span>
<a name="l00195"></a><a class="code" href="sam3__usart_8h.html#a9a7683d92cf50e0f0de63e77e4914992">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_IMR (*((reg32_t *)(USART0_BASE + US_IMR_OFF)))      ///&lt; Channel 0 interrupt mask register address.</span>
<a name="l00196"></a><a class="code" href="sam3__usart_8h.html#a02eb096ed2ab544d0ba12c0a9d4214d7">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_IMR (*((reg32_t *)(USART1_BASE + US_IMR_OFF)))      ///&lt; Channel 1 interrupt mask register address.</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span>
<a name="l00198"></a><a class="code" href="sam3__usart_8h.html#a5d01ca4e26abd4c52e8bbe87dce935f1">00198</a> <span class="preprocessor">#define US_CSR_OFF              0x00000014      ///&lt; USART status register offset.</span>
<a name="l00199"></a><a class="code" href="sam3__usart_8h.html#a5e733ee0207de58298daf8dbf5493052">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_CSR (*((reg32_t *)(USART0_BASE + US_CSR_OFF)))      ///&lt; Channel 0 status register address.</span>
<a name="l00200"></a><a class="code" href="sam3__usart_8h.html#a84bd6633e60d1ec24212de24bfea3eb2">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_CSR (*((reg32_t *)(USART1_BASE + US_CSR_OFF)))      ///&lt; Channel 1 status register address.</span>
<a name="l00201"></a><a class="code" href="sam3__usart_8h.html#a7f55414e2b37fe2d1f1c509489ed3f8b">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CSR_RI                       20      ///&lt; Image of RI input.</span>
<a name="l00202"></a><a class="code" href="sam3__usart_8h.html#ab090615054dfb928bee433755a4fccda">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CSR_DSR                      21      ///&lt; Image of DSR input.</span>
<a name="l00203"></a><a class="code" href="sam3__usart_8h.html#a31347bfe85e8af557950993d11ad1183">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CSR_DCD                      22      ///&lt; Image of DCD input.</span>
<a name="l00204"></a><a class="code" href="sam3__usart_8h.html#ad4107dfc2b86dee4a36b6e0dc41fe73b">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CSR_CTS                      23      ///&lt; Image of CTS input.</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span>
<a name="l00206"></a><a class="code" href="sam3__usart_8h.html#aa57cfd24c7628af15a3ac43ce2949286">00206</a> <span class="preprocessor">#define US_RXRDY                         0      ///&lt; Receiver ready.</span>
<a name="l00207"></a><a class="code" href="sam3__usart_8h.html#a21d3915acad80a5189c7caef0823204d">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TXRDY                         1      ///&lt; Transmitter ready.</span>
<a name="l00208"></a><a class="code" href="sam3__usart_8h.html#aed69f499bf5b0b469da69df6850678c1">00208</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RXBRK                         2      ///&lt; Receiver break.</span>
<a name="l00209"></a><a class="code" href="sam3__usart_8h.html#ac0f2da5b995fa5be706ca3056502627b">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define US_ENDRX                         3      ///&lt; End of receiver PDC transfer.</span>
<a name="l00210"></a><a class="code" href="sam3__usart_8h.html#a480e1f9ccdadf48e11f8eea0c6ee99e7">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define US_ENDTX                         4      ///&lt; End of transmitter PDC transfer.</span>
<a name="l00211"></a><a class="code" href="sam3__usart_8h.html#af80d87c3d80bdd7b5eb1b78df8ddd7be">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define US_OVRE                          5      ///&lt; Overrun error.</span>
<a name="l00212"></a><a class="code" href="sam3__usart_8h.html#a3ae62d7a4564567f2d0e5721c38b1fff">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define US_FRAME                         6      ///&lt; Framing error.</span>
<a name="l00213"></a><a class="code" href="sam3__usart_8h.html#a8189541309f865b060447b612f1eaaca">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define US_PARE                          7      ///&lt; Parity error.</span>
<a name="l00214"></a><a class="code" href="sam3__usart_8h.html#ad0a9ab825adb613f46757998afbe2b34">00214</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TIMEOUT                       8      ///&lt; Receiver timeout.</span>
<a name="l00215"></a><a class="code" href="sam3__usart_8h.html#a5bd76b5c0355eb852e918e37509ac44e">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TXEMPTY                       9      ///&lt; Transmitter empty.</span>
<a name="l00216"></a><a class="code" href="sam3__usart_8h.html#a0763a82ea741f9880e835990536ffc6f">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define US_ITERATION                    10      ///&lt; Iteration interrupt enable.</span>
<a name="l00217"></a><a class="code" href="sam3__usart_8h.html#aed59318a66891775cf24a5faada1e186">00217</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TXBUFE                       11      ///&lt; Buffer empty interrupt enable.</span>
<a name="l00218"></a><a class="code" href="sam3__usart_8h.html#a29d5b9b3503fd49fc1f8831f421f7354">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RXBUFF                       12      ///&lt; Buffer full interrupt enable.</span>
<a name="l00219"></a><a class="code" href="sam3__usart_8h.html#afacef57eea635af83749d074c6167d46">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define US_NACK                         13      ///&lt; Non acknowledge interrupt enable.</span>
<a name="l00220"></a><a class="code" href="sam3__usart_8h.html#afc42909908b33893206a79badbcb8ff9">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RIIC                         16      ///&lt; Ring indicator input change enable.</span>
<a name="l00221"></a><a class="code" href="sam3__usart_8h.html#acb7596208454030b740e134d5d6a46ec">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define US_DSRIC                        17      ///&lt; Data set ready input change enable.</span>
<a name="l00222"></a><a class="code" href="sam3__usart_8h.html#ac7c56e0e2c68b0a2abd441d52c12117b">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define US_DCDIC                        18      ///&lt; Data carrier detect input change interrupt enable.</span>
<a name="l00223"></a><a class="code" href="sam3__usart_8h.html#ae56ffae015562b1f51a4748322fa0817">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define US_CTSIC                        19      ///&lt; Clear to send input change interrupt enable.</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span>
<a name="l00228"></a>00228 <span class="comment">/*\{*/</span>
<a name="l00229"></a><a class="code" href="sam3__usart_8h.html#a636b08489d2e71cb979227c05d3a24a6">00229</a> <span class="preprocessor">#define US_RHR_OFF              0x00000018      ///&lt; USART receiver holding register offset.</span>
<a name="l00230"></a><a class="code" href="sam3__usart_8h.html#a7cd76c5da9f653135f8d85149067eaf4">00230</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_RHR (*((reg32_t *)(USART0_BASE + US_RHR_OFF)))      ///&lt; Channel 0 receiver holding register address.</span>
<a name="l00231"></a><a class="code" href="sam3__usart_8h.html#a4174372181748c709f1ac741fc58db11">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_RHR (*((reg32_t *)(USART1_BASE + US_RHR_OFF)))      ///&lt; Channel 1 receiver holding register address.</span>
<a name="l00232"></a><a class="code" href="sam3__usart_8h.html#a365f06d99d3e5bd1ba7bf200a6b60c04">00232</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RHR_RXCHR_MASK       0x000001FF      ///&lt; Last char received if US_RXRDY is set.</span>
<a name="l00233"></a><a class="code" href="sam3__usart_8h.html#af5ab8f8994ad8836c2a6b1fd4025ef74">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RHR_RXSYNH                   15      ///&lt; Received sync.</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00235"></a>00235 
<a name="l00239"></a>00239 <span class="comment">/*\{*/</span>
<a name="l00240"></a><a class="code" href="sam3__usart_8h.html#a659a23d84dc6d23b48f25bb2f5d4e4d5">00240</a> <span class="preprocessor">#define US_THR_OFF              0x0000001C      ///&lt; USART transmitter holding register offset.</span>
<a name="l00241"></a><a class="code" href="sam3__usart_8h.html#ac66bc664672a16eb3d1c0b906c77340d">00241</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_THR (*((reg32_t *)(USART0_BASE + US_THR_OFF)))      ///&lt; Channel 0 transmitter holding register address.</span>
<a name="l00242"></a><a class="code" href="sam3__usart_8h.html#ad581d52196902184c5ea93de8b3d263d">00242</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_THR (*((reg32_t *)(USART1_BASE + US_THR_OFF)))      ///&lt; Channel 1 transmitter holding register address.</span>
<a name="l00243"></a><a class="code" href="sam3__usart_8h.html#a1bc460f7b64003121fab0cdd305df5f6">00243</a> <span class="preprocessor"></span><span class="preprocessor">#define US_THR_TXCHR_MASK       0x000001FF      ///&lt; Next char to be trasmitted.</span>
<a name="l00244"></a><a class="code" href="sam3__usart_8h.html#a26c2a6b7a0c0710beaf41a8ea875df9b">00244</a> <span class="preprocessor"></span><span class="preprocessor">#define US_THR_TXSYNH                   15      ///&lt; Sync field to be trasmitted.</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00246"></a>00246 
<a name="l00250"></a>00250 <span class="comment">/*\{*/</span>
<a name="l00251"></a><a class="code" href="sam3__usart_8h.html#ac6d93a485021e8a786ff3ffbf2d87505">00251</a> <span class="preprocessor">#define US_BRGR_OFF             0x00000020      ///&lt; USART baud rate register offset.</span>
<a name="l00252"></a><a class="code" href="sam3__usart_8h.html#a59db4fb2ec966b9b3e408e999aceccce">00252</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_BRGR (*((reg32_t *)(USART0_BASE + US_BRGR_OFF)))    ///&lt; Channel 0 baud rate register address.</span>
<a name="l00253"></a><a class="code" href="sam3__usart_8h.html#a05808d77d9de4f90e45b1d41220f200f">00253</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_BRGR (*((reg32_t *)(USART1_BASE + US_BRGR_OFF)))    ///&lt; Channel 1 baud rate register address.</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00255"></a>00255 
<a name="l00259"></a>00259 <span class="comment">/*\{*/</span>
<a name="l00260"></a><a class="code" href="sam3__usart_8h.html#a91bcfb08b48098545f68709f507ce31f">00260</a> <span class="preprocessor">#define US_RTOR_OFF             0x00000024      ///&lt; USART receiver timeout register offset.</span>
<a name="l00261"></a><a class="code" href="sam3__usart_8h.html#a234bc925bfa9805d255b10206bb8370e">00261</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_RTOR (*((reg32_t *)(USART0_BASE + US_RTOR_OFF)))    ///&lt; Channel 0 receiver timeout register address.</span>
<a name="l00262"></a><a class="code" href="sam3__usart_8h.html#ab5fc39e17baef56e7fe50b1943d3ae06">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_RTOR (*((reg32_t *)(USART1_BASE + US_RTOR_OFF)))    ///&lt; Channel 1 receiver timeout register address.</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00264"></a>00264 
<a name="l00268"></a>00268 <span class="comment">/*\{*/</span>
<a name="l00269"></a><a class="code" href="sam3__usart_8h.html#ad94da332678f21174b5fb347877d8cbb">00269</a> <span class="preprocessor">#define US_TTGR_OFF             0x00000028      ///&lt; USART transmitter time guard register offset.</span>
<a name="l00270"></a><a class="code" href="sam3__usart_8h.html#aa2549e712cbfb3991ee75095ac6b7a40">00270</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_TTGR (*((reg32_t *)(USART0_BASE + US_TTGR_OFF)))    ///&lt; Channel 0 transmitter time guard register address.</span>
<a name="l00271"></a><a class="code" href="sam3__usart_8h.html#a03c1d6b2b46d9e59b0f762f34577fce0">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_TTGR (*((reg32_t *)(USART1_BASE + US_TTGR_OFF)))    ///&lt; Channel 1 transmitter time guard register address.</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00273"></a>00273 
<a name="l00277"></a>00277 <span class="comment">/*\{*/</span>
<a name="l00278"></a><a class="code" href="sam3__usart_8h.html#af87fe6d9ef7c04394f296e7097bec6c2">00278</a> <span class="preprocessor">#define US_FIDI_OFF             0x00000040      ///&lt; USART FI DI ratio register offset.</span>
<a name="l00279"></a><a class="code" href="sam3__usart_8h.html#aa86ae3b3b7a637f1f778c56485dadaca">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_FIDI (*((reg32_t *)(USART0_BASE + US_FIDI_OFF)))    ///&lt; Channel 0 FI DI ratio register address.</span>
<a name="l00280"></a><a class="code" href="sam3__usart_8h.html#ab02f9034fb374577cb4f814ff1b93ba5">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_FIDI (*((reg32_t *)(USART1_BASE + US_FIDI_OFF)))    ///&lt; Channel 1 FI DI ratio register address.</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00282"></a>00282 
<a name="l00286"></a>00286 <span class="comment">/*\{*/</span>
<a name="l00287"></a><a class="code" href="sam3__usart_8h.html#ad50a82d89d3850ad599eda323891f656">00287</a> <span class="preprocessor">#define US_NER_OFF              0x00000044      ///&lt; USART error counter register offset.</span>
<a name="l00288"></a><a class="code" href="sam3__usart_8h.html#ad0fc537dc4661bafaf0a3b4e46f49707">00288</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_NER  (*((reg32_t *)(USART0_BASE + US_NER_OFF)))     ///&lt; Channel 0 error counter register address.</span>
<a name="l00289"></a><a class="code" href="sam3__usart_8h.html#ab6cd832b9d312636d3aa1c95825d8cbe">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_NER  (*((reg32_t *)(USART1_BASE + US_NER_OFF)))     ///&lt; Channel 1 error counter register address.</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00291"></a>00291 
<a name="l00295"></a>00295 <span class="comment">/*\{*/</span>
<a name="l00296"></a><a class="code" href="sam3__usart_8h.html#ae9b897e72c6e165c102a2c24ad475521">00296</a> <span class="preprocessor">#define US_IF_OFF               0x0000004C      ///&lt; USART IrDA filter register offset.</span>
<a name="l00297"></a><a class="code" href="sam3__usart_8h.html#ae49431d7c886b2960ec55c45b3c884fb">00297</a> <span class="preprocessor"></span><span class="preprocessor">#define US0_IF (*((reg32_t *)(USART0_BASE + US_IF_OFF)))        ///&lt; Channel 0 IrDA filter register address.</span>
<a name="l00298"></a><a class="code" href="sam3__usart_8h.html#a5cc4ef7b00d40e2d72bd7edceb89fe73">00298</a> <span class="preprocessor"></span><span class="preprocessor">#define US1_IF (*((reg32_t *)(USART1_BASE + US_IF_OFF)))        ///&lt; Channel 1 IrDA filter register address.</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00300"></a>00300 
<a name="l00301"></a>00301 <span class="preprocessor">#if USART_HAS_PDC</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span>
<a name="l00306"></a>00306     <span class="comment">/*\{*/</span>
<a name="l00307"></a>00307 <span class="preprocessor">    #define US0_RPR (*((reg32_t *)(USART0_BASE + PERIPH_RPR_OFF)))      ///&lt; Channel 0 receive pointer register address.</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">    #define US1_RPR (*((reg32_t *)(USART1_BASE + PERIPH_RPR_OFF)))      ///&lt; Channel 1 receive pointer register address.</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span>    <span class="comment">/*\}*/</span>
<a name="l00310"></a>00310 
<a name="l00314"></a>00314     <span class="comment">/*\{*/</span>
<a name="l00315"></a>00315 <span class="preprocessor">    #define US0_RCR (*((reg32_t *)(USART0_BASE + PERIPH_RCR_OFF)))      ///&lt; Channel 0 receive counter register address.</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">    #define US1_RCR (*((reg32_t *)(USART1_BASE + PERIPH_RCR_OFF)))      ///&lt; Channel 1 receive counter register address.</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span>    <span class="comment">/*\}*/</span>
<a name="l00318"></a>00318 
<a name="l00322"></a>00322     <span class="comment">/*\{*/</span>
<a name="l00323"></a>00323 <span class="preprocessor">    #define US0_TPR (*((reg32_t *)(USART0_BASE + PERIPH_TPR_OFF)))      ///&lt; Channel 0 transmit pointer register address.</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">    #define US1_TPR (*((reg32_t *)(USART1_BASE + PERIPH_TPR_OFF)))      ///&lt; Channel 1 transmit pointer register address.</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span>    <span class="comment">/*\}*/</span>
<a name="l00326"></a>00326 
<a name="l00330"></a>00330     <span class="comment">/*\{*/</span>
<a name="l00331"></a>00331 <span class="preprocessor">    #define US0_TCR (*((reg32_t *)(USART0_BASE + PERIPH_TCR_OFF)))      ///&lt; Channel 0 transmit counter register address.</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">    #define US1_TCR (*((reg32_t *)(USART1_BASE + PERIPH_TCR_OFF)))      ///&lt; Channel 1 transmit counter register address.</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span>    <span class="comment">/*\}*/</span>
<a name="l00334"></a>00334 
<a name="l00335"></a>00335 <span class="preprocessor">    #if defined(PERIPH_RNPR_OFF) &amp;&amp; defined(PERIPH_RNCR_OFF)</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="preprocessor">    #define US0_RNPR   (*((reg32_t *)(USART0_BASE + PERIPH_RNPR_OFF)))  ///&lt; PDC channel 0 receive next pointer register.</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span><span class="preprocessor">    #define US1_RNPR   (*((reg32_t *)(USART1_BASE + PERIPH_RNPR_OFF)))  ///&lt; PDC channel 1 receive next pointer register.</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">    #define US0_RNCR   (*((reg32_t *)(USART0_BASE + PERIPH_RNCR_OFF)))  ///&lt; PDC channel 0 receive next counter register.</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">    #define US1_RNCR   (*((reg32_t *)(USART1_BASE + PERIPH_RNCR_OFF)))  ///&lt; PDC channel 1 receive next counter register.</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span>
<a name="l00342"></a>00342 <span class="preprocessor">    #if defined(PERIPH_TNPR_OFF) &amp;&amp; defined(PERIPH_TNCR_OFF)</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">    #define US0_TNPR   (*((reg32_t *)(USART0_BASE + PERIPH_TNPR_OFF)))  ///&lt; PDC channel 0 transmit next pointer register.</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">    #define US1_TNPR   (*((reg32_t *)(USART1_BASE + PERIPH_TNPR_OFF)))  ///&lt; PDC channel 1 transmit next pointer register.</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">    #define US0_TNCR   (*((reg32_t *)(USART0_BASE + PERIPH_TNCR_OFF)))  ///&lt; PDC channel 0 transmit next counter register.</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">    #define US1_TNCR   (*((reg32_t *)(USART1_BASE + PERIPH_TNCR_OFF)))  ///&lt; PDC channel 1 transmit next counter register.</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span>
<a name="l00349"></a>00349 <span class="preprocessor">    #if defined(PERIPH_PTCR_OFF)</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">    #define US0_PTCR   (*((reg32_t *)(USART0_BASE + PERIPH_PTCR_OFF)))  ///&lt; PDC channel 0 transfer control register.</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">    #define US1_PTCR   (*((reg32_t *)(USART1_BASE + PERIPH_PTCR_OFF)))  ///&lt; PDC channel 1 transfer control register.</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span>
<a name="l00354"></a>00354 <span class="preprocessor">    #if defined(PERIPH_PTSR_OFF)</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">    #define US0_PTSR   (*((reg32_t *)(USART0_BASE + PERIPH_PTSR_OFF)))  ///&lt; PDC channel 0 transfer status register.</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">    #define US1_PTSR   (*((reg32_t *)(USART1_BASE + PERIPH_PTSR_OFF)))  ///&lt; PDC channel 1 transfer status register.</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span>
<a name="l00359"></a>00359 <span class="preprocessor">#endif  </span><span class="comment">/* USART_HAS_PDC */</span>
<a name="l00360"></a>00360 
<a name="l00361"></a>00361 <span class="preprocessor">#endif </span><span class="comment">/* SAM3_USART_H */</span>
</pre></div></div>
</div>


