// Seed: 3532781139
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    output uwire id_5
);
  wire id_7;
  ;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd18,
    parameter id_2 = 32'd97
) (
    output wire _id_0
    , id_10,
    input wire id_1,
    output tri1 _id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri id_5,
    input wor id_6,
    output wand id_7
    , id_11,
    input tri id_8
);
  logic [{  id_2  {  id_0  }  } : -1] id_12;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_4,
      id_8,
      id_7
  );
endmodule
