// Seed: 173402853
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    output tri id_4,
    output wand id_5,
    input supply0 id_6,
    input wand id_7,
    output wor id_8,
    output wire id_9,
    input wire id_10,
    input tri0 id_11,
    input wire id_12,
    input supply1 id_13
);
  id_15(
      .id_0(1),
      .id_1(id_11),
      .id_2(id_3),
      .id_3({id_6{1}}),
      .id_4(1 * 1'b0 - 1'b0),
      .id_5(id_2),
      .id_6(1),
      .id_7(id_5),
      .id_8(1),
      .id_9(id_12),
      .id_10(id_13 << 1'b0),
      .id_11(1),
      .id_12(id_12 - ~1),
      .id_13(id_1),
      .id_14(id_7),
      .id_15(id_4),
      .id_16(1)
  );
endmodule
module module_1 (
    input  tri  id_0,
    output wire id_1
);
  module_0(
      id_1, id_0, id_1, id_0, id_1, id_1, id_0, id_0, id_1, id_1, id_0, id_0, id_0, id_0
  );
  tri0 id_3 = 1 !=? 1;
endmodule
