Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 14 20:32:43 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[4]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[5]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[6]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.947        0.000                      0                  431        0.147        0.000                      0                  431        3.000        0.000                       0                   280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       16.947        0.000                      0                  431        0.147        0.000                      0                  431       19.363        0.000                       0                   276  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.947ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cby_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/Ball_b_Hole_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.552ns  (logic 9.095ns (40.329%)  route 13.457ns (59.671%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns = ( 38.010 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.007ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.745    -1.007    graph_inst/ball_inst/clk_out1
    SLICE_X23Y13         FDCE                                         r  graph_inst/ball_inst/cby_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.551 r  graph_inst/ball_inst/cby_reg[3]/Q
                         net (fo=15, routed)          2.945     2.395    graph_inst/ball_inst/Q[3]
    SLICE_X50Y13         LUT6 (Prop_lut6_I1_O)        0.124     2.519 r  graph_inst/ball_inst/Ball_b_Hole_Flag7_i_13/O
                         net (fo=12, routed)          2.298     4.817    graph_inst/ball_inst/Ball_b_Hole_Flag7_i_13_n_0
    SLICE_X93Y10         LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  graph_inst/ball_inst/Ball_b_Hole_Flag7_i_6/O
                         net (fo=4, routed)           0.992     5.932    graph_inst/ball_inst/Ball_b_Hole_Flag7_i_6_n_0
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036     9.968 r  graph_inst/ball_inst/Ball_b_Hole_Flag7__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.970    graph_inst/ball_inst/Ball_b_Hole_Flag7__0_n_106
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.488 r  graph_inst/ball_inst/Ball_b_Hole_Flag7__1/P[0]
                         net (fo=2, routed)           1.045    12.534    graph_inst/ball_inst/Ball_b_Hole_Flag7__1_n_105
    SLICE_X94Y9          LUT2 (Prop_lut2_I0_O)        0.124    12.658 r  graph_inst/ball_inst/Ball_b_Hole_Flag7_carry_i_3/O
                         net (fo=1, routed)           0.000    12.658    graph_inst/ball_inst/Ball_b_Hole_Flag7_carry_i_3_n_0
    SLICE_X94Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.191 r  graph_inst/ball_inst/Ball_b_Hole_Flag7_carry/CO[3]
                         net (fo=1, routed)           0.000    13.191    graph_inst/ball_inst/Ball_b_Hole_Flag7_carry_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.308 r  graph_inst/ball_inst/Ball_b_Hole_Flag7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.308    graph_inst/ball_inst/Ball_b_Hole_Flag7_carry__0_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.527 r  graph_inst/ball_inst/Ball_b_Hole_Flag7_carry__1/O[0]
                         net (fo=2, routed)           2.580    16.107    graph_inst/ball_inst/Ball_b_Hole_Flag7_carry__1_n_7
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.295    16.402 r  graph_inst/ball_inst/Ball_b_Hole_Flag6_carry__5_i_4/O
                         net (fo=1, routed)           0.000    16.402    graph_inst/ball_inst/Ball_b_Hole_Flag6_carry__5_i_4_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.934 r  graph_inst/ball_inst/Ball_b_Hole_Flag6_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.934    graph_inst/ball_inst/Ball_b_Hole_Flag6_carry__5_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.156 f  graph_inst/ball_inst/Ball_b_Hole_Flag6_carry__6/O[0]
                         net (fo=1, routed)           0.803    17.959    graph_inst/ball_inst/Ball_b_Hole_Flag62_out[28]
    SLICE_X39Y12         LUT5 (Prop_lut5_I3_O)        0.299    18.258 r  graph_inst/ball_inst/Ball_b_Hole_Flag_i_31/O
                         net (fo=1, routed)           0.667    18.925    graph_inst/ball_inst/Ball_b_Hole_Flag_i_31_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.124    19.049 f  graph_inst/ball_inst/Ball_b_Hole_Flag_i_23/O
                         net (fo=1, routed)           0.953    20.001    graph_inst/ball_inst/Ball_b_Hole_Flag_i_23_n_0
    SLICE_X40Y6          LUT5 (Prop_lut5_I4_O)        0.124    20.125 r  graph_inst/ball_inst/Ball_b_Hole_Flag_i_15/O
                         net (fo=1, routed)           0.858    20.983    graph_inst/ball_inst/Ball_b_Hole_Flag_i_15_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124    21.107 r  graph_inst/ball_inst/Ball_b_Hole_Flag_i_3/O
                         net (fo=1, routed)           0.314    21.421    graph_inst/ball_inst/Ball_b_Hole_Flag_i_3_n_0
    SLICE_X32Y9          LUT4 (Prop_lut4_I1_O)        0.124    21.545 r  graph_inst/ball_inst/Ball_b_Hole_Flag_i_1/O
                         net (fo=1, routed)           0.000    21.545    graph_inst/ball_inst/Ball_b_Hole_Flag_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  graph_inst/ball_inst/Ball_b_Hole_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490    38.010    graph_inst/ball_inst/clk_out1
    SLICE_X32Y9          FDRE                                         r  graph_inst/ball_inst/Ball_b_Hole_Flag_reg/C
                         clock pessimism              0.569    38.578    
                         clock uncertainty           -0.164    38.415    
    SLICE_X32Y9          FDRE (Setup_fdre_C_D)        0.077    38.492    graph_inst/ball_inst/Ball_b_Hole_Flag_reg
  -------------------------------------------------------------------
                         required time                         38.492    
                         arrival time                         -21.545    
  -------------------------------------------------------------------
                         slack                                 16.947    

Slack (MET) :             19.781ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/day1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.783ns  (logic 9.805ns (49.563%)  route 9.978ns (50.437%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.742    -1.010    graph_inst/ball_inst/clk_out1
    SLICE_X23Y16         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.554 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.177     0.624    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X21Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  graph_inst/ball_inst/i__carry_i_4__14/O
                         net (fo=1, routed)           0.000     0.748    graph_inst/ball_inst/i__carry_i_4__14_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.280 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.280    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.394 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.394    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          2.238     3.871    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.214     8.085 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.087    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.605 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808    10.413    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.537 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.537    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.180 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.923    12.104    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.307    12.411 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.411    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.812 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.812    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.146 f  graph_inst/ball_inst/ba_bb2_carry__4/O[1]
                         net (fo=1, routed)           0.885    14.030    graph_inst/ball_inst/ba_bb2[21]
    SLICE_X12Y24         LUT4 (Prop_lut4_I0_O)        0.303    14.333 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           1.132    15.465    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    15.589 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=1, routed)           0.591    16.181    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X14Y25         LUT3 (Prop_lut3_I1_O)        0.124    16.305 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=34, routed)          1.413    17.717    graph_inst/ball_inst/deg_set_ba/ba_bb3__3
    SLICE_X22Y19         LUT5 (Prop_lut5_I4_O)        0.124    17.841 r  graph_inst/ball_inst/deg_set_ba/day1[1]_i_2/O
                         net (fo=1, routed)           0.808    18.649    graph_inst/ball_inst/deg_set_ba/day1[1]_i_2_n_0
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.124    18.773 r  graph_inst/ball_inst/deg_set_ba/day1[1]_i_1/O
                         net (fo=1, routed)           0.000    18.773    graph_inst/ball_inst/deg_set_ba_n_2
    SLICE_X23Y20         FDCE                                         r  graph_inst/ball_inst/day1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.564    38.084    graph_inst/ball_inst/clk_out1
    SLICE_X23Y20         FDCE                                         r  graph_inst/ball_inst/day1_reg[1]/C
                         clock pessimism              0.604    38.687    
                         clock uncertainty           -0.164    38.524    
    SLICE_X23Y20         FDCE (Setup_fdce_C_D)        0.031    38.555    graph_inst/ball_inst/day1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                         -18.773    
  -------------------------------------------------------------------
                         slack                                 19.781    

Slack (MET) :             19.956ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dbx1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.569ns  (logic 9.681ns (49.471%)  route 9.888ns (50.529%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.082 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.742    -1.010    graph_inst/ball_inst/clk_out1
    SLICE_X23Y16         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.554 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.177     0.624    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X21Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  graph_inst/ball_inst/i__carry_i_4__14/O
                         net (fo=1, routed)           0.000     0.748    graph_inst/ball_inst/i__carry_i_4__14_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.280 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.280    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.394 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.394    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          2.238     3.871    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.214     8.085 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.087    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.605 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808    10.413    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.537 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.537    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.180 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.923    12.104    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.307    12.411 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.411    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.812 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.812    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.146 f  graph_inst/ball_inst/ba_bb2_carry__4/O[1]
                         net (fo=1, routed)           0.885    14.030    graph_inst/ball_inst/ba_bb2[21]
    SLICE_X12Y24         LUT4 (Prop_lut4_I0_O)        0.303    14.333 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           1.132    15.465    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    15.589 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=1, routed)           0.591    16.181    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X14Y25         LUT3 (Prop_lut3_I1_O)        0.124    16.305 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=34, routed)          2.131    18.435    graph_inst/ball_inst/E[0]
    SLICE_X24Y16         LUT6 (Prop_lut6_I3_O)        0.124    18.559 r  graph_inst/ball_inst/dbx1[1]_i_1/O
                         net (fo=1, routed)           0.000    18.559    graph_inst/ball_inst/dbx1[1]_i_1_n_0
    SLICE_X24Y16         FDCE                                         r  graph_inst/ball_inst/dbx1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.562    38.082    graph_inst/ball_inst/clk_out1
    SLICE_X24Y16         FDCE                                         r  graph_inst/ball_inst/dbx1_reg[1]/C
                         clock pessimism              0.569    38.650    
                         clock uncertainty           -0.164    38.487    
    SLICE_X24Y16         FDCE (Setup_fdce_C_D)        0.029    38.516    graph_inst/ball_inst/dbx1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -18.559    
  -------------------------------------------------------------------
                         slack                                 19.956    

Slack (MET) :             19.966ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dbx1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.560ns  (logic 9.681ns (49.494%)  route 9.879ns (50.506%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.082 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.742    -1.010    graph_inst/ball_inst/clk_out1
    SLICE_X23Y16         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.554 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.177     0.624    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X21Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  graph_inst/ball_inst/i__carry_i_4__14/O
                         net (fo=1, routed)           0.000     0.748    graph_inst/ball_inst/i__carry_i_4__14_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.280 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.280    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.394 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.394    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          2.238     3.871    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.214     8.085 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.087    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.605 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808    10.413    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.537 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.537    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.180 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.923    12.104    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.307    12.411 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.411    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.812 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.812    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.146 f  graph_inst/ball_inst/ba_bb2_carry__4/O[1]
                         net (fo=1, routed)           0.885    14.030    graph_inst/ball_inst/ba_bb2[21]
    SLICE_X12Y24         LUT4 (Prop_lut4_I0_O)        0.303    14.333 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           1.132    15.465    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    15.589 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=1, routed)           0.591    16.181    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X14Y25         LUT3 (Prop_lut3_I1_O)        0.124    16.305 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=34, routed)          2.121    18.426    graph_inst/ball_inst/E[0]
    SLICE_X25Y16         LUT5 (Prop_lut5_I3_O)        0.124    18.550 r  graph_inst/ball_inst/dbx1[0]_i_1/O
                         net (fo=1, routed)           0.000    18.550    graph_inst/ball_inst/dbx1[0]_i_1_n_0
    SLICE_X25Y16         FDCE                                         r  graph_inst/ball_inst/dbx1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.562    38.082    graph_inst/ball_inst/clk_out1
    SLICE_X25Y16         FDCE                                         r  graph_inst/ball_inst/dbx1_reg[0]/C
                         clock pessimism              0.569    38.650    
                         clock uncertainty           -0.164    38.487    
    SLICE_X25Y16         FDCE (Setup_fdce_C_D)        0.029    38.516    graph_inst/ball_inst/dbx1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -18.550    
  -------------------------------------------------------------------
                         slack                                 19.966    

Slack (MET) :             19.966ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dby1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.562ns  (logic 9.681ns (49.489%)  route 9.881ns (50.511%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.082 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.742    -1.010    graph_inst/ball_inst/clk_out1
    SLICE_X23Y16         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.554 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.177     0.624    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X21Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  graph_inst/ball_inst/i__carry_i_4__14/O
                         net (fo=1, routed)           0.000     0.748    graph_inst/ball_inst/i__carry_i_4__14_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.280 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.280    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.394 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.394    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          2.238     3.871    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.214     8.085 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.087    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.605 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808    10.413    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.537 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.537    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.180 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.923    12.104    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.307    12.411 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.411    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.812 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.812    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.146 f  graph_inst/ball_inst/ba_bb2_carry__4/O[1]
                         net (fo=1, routed)           0.885    14.030    graph_inst/ball_inst/ba_bb2[21]
    SLICE_X12Y24         LUT4 (Prop_lut4_I0_O)        0.303    14.333 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           1.132    15.465    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    15.589 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=1, routed)           0.591    16.181    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X14Y25         LUT3 (Prop_lut3_I1_O)        0.124    16.305 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=34, routed)          2.123    18.428    graph_inst/ball_inst/E[0]
    SLICE_X24Y16         LUT5 (Prop_lut5_I3_O)        0.124    18.552 r  graph_inst/ball_inst/dby1[0]_i_1/O
                         net (fo=1, routed)           0.000    18.552    graph_inst/ball_inst/dby1[0]_i_1_n_0
    SLICE_X24Y16         FDCE                                         r  graph_inst/ball_inst/dby1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.562    38.082    graph_inst/ball_inst/clk_out1
    SLICE_X24Y16         FDCE                                         r  graph_inst/ball_inst/dby1_reg[0]/C
                         clock pessimism              0.569    38.650    
                         clock uncertainty           -0.164    38.487    
    SLICE_X24Y16         FDCE (Setup_fdce_C_D)        0.031    38.518    graph_inst/ball_inst/dby1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.518    
                         arrival time                         -18.552    
  -------------------------------------------------------------------
                         slack                                 19.966    

Slack (MET) :             20.014ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/day1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.548ns  (logic 9.805ns (50.159%)  route 9.743ns (49.841%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.742    -1.010    graph_inst/ball_inst/clk_out1
    SLICE_X23Y16         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.554 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.177     0.624    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X21Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  graph_inst/ball_inst/i__carry_i_4__14/O
                         net (fo=1, routed)           0.000     0.748    graph_inst/ball_inst/i__carry_i_4__14_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.280 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.280    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.394 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.394    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          2.238     3.871    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.214     8.085 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.087    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.605 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808    10.413    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.537 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.537    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.180 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.923    12.104    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.307    12.411 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.411    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.812 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.812    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.146 f  graph_inst/ball_inst/ba_bb2_carry__4/O[1]
                         net (fo=1, routed)           0.885    14.030    graph_inst/ball_inst/ba_bb2[21]
    SLICE_X12Y24         LUT4 (Prop_lut4_I0_O)        0.303    14.333 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           1.132    15.465    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    15.589 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=1, routed)           0.591    16.181    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X14Y25         LUT3 (Prop_lut3_I1_O)        0.124    16.305 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=34, routed)          1.404    17.708    graph_inst/ball_inst/E[0]
    SLICE_X22Y19         LUT6 (Prop_lut6_I3_O)        0.124    17.832 r  graph_inst/ball_inst/day1[1]_i_3/O
                         net (fo=2, routed)           0.582    18.414    graph_inst/ball_inst/day1[1]_i_3_n_0
    SLICE_X23Y20         LUT3 (Prop_lut3_I1_O)        0.124    18.538 r  graph_inst/ball_inst/day1[0]_i_1/O
                         net (fo=1, routed)           0.000    18.538    graph_inst/ball_inst/day1[0]_i_1_n_0
    SLICE_X23Y20         FDCE                                         r  graph_inst/ball_inst/day1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.564    38.084    graph_inst/ball_inst/clk_out1
    SLICE_X23Y20         FDCE                                         r  graph_inst/ball_inst/day1_reg[0]/C
                         clock pessimism              0.604    38.687    
                         clock uncertainty           -0.164    38.524    
    SLICE_X23Y20         FDCE (Setup_fdce_C_D)        0.029    38.553    graph_inst/ball_inst/day1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -18.538    
  -------------------------------------------------------------------
                         slack                                 20.014    

Slack (MET) :             20.064ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dax1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.546ns  (logic 9.805ns (50.164%)  route 9.741ns (49.836%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 38.084 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.742    -1.010    graph_inst/ball_inst/clk_out1
    SLICE_X23Y16         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.554 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.177     0.624    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X21Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  graph_inst/ball_inst/i__carry_i_4__14/O
                         net (fo=1, routed)           0.000     0.748    graph_inst/ball_inst/i__carry_i_4__14_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.280 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.280    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.394 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.394    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          2.238     3.871    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.214     8.085 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.087    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.605 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808    10.413    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.537 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.537    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.180 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.923    12.104    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.307    12.411 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.411    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.812 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.812    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.146 f  graph_inst/ball_inst/ba_bb2_carry__4/O[1]
                         net (fo=1, routed)           0.885    14.030    graph_inst/ball_inst/ba_bb2[21]
    SLICE_X12Y24         LUT4 (Prop_lut4_I0_O)        0.303    14.333 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           1.132    15.465    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    15.589 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=1, routed)           0.591    16.181    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X14Y25         LUT3 (Prop_lut3_I1_O)        0.124    16.305 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=34, routed)          1.557    17.861    graph_inst/ball_inst/E[0]
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.985 r  graph_inst/ball_inst/dax1[1]_i_4/O
                         net (fo=2, routed)           0.427    18.412    graph_inst/ball_inst/dax1[1]_i_4_n_0
    SLICE_X22Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.536 r  graph_inst/ball_inst/dax1[0]_i_1/O
                         net (fo=1, routed)           0.000    18.536    graph_inst/ball_inst/dax1[0]_i_1_n_0
    SLICE_X22Y20         FDCE                                         r  graph_inst/ball_inst/dax1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.564    38.084    graph_inst/ball_inst/clk_out1
    SLICE_X22Y20         FDCE                                         r  graph_inst/ball_inst/dax1_reg[0]/C
                         clock pessimism              0.604    38.687    
                         clock uncertainty           -0.164    38.524    
    SLICE_X22Y20         FDCE (Setup_fdce_C_D)        0.077    38.601    graph_inst/ball_inst/dax1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                         -18.536    
  -------------------------------------------------------------------
                         slack                                 20.064    

Slack (MET) :             20.095ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dax1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.433ns  (logic 9.805ns (50.454%)  route 9.628ns (49.546%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.742    -1.010    graph_inst/ball_inst/clk_out1
    SLICE_X23Y16         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.554 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.177     0.624    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X21Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  graph_inst/ball_inst/i__carry_i_4__14/O
                         net (fo=1, routed)           0.000     0.748    graph_inst/ball_inst/i__carry_i_4__14_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.280 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.280    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.394 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.394    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          2.238     3.871    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.214     8.085 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.087    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.605 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808    10.413    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.537 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.537    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.180 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.923    12.104    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.307    12.411 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.411    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.812 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.812    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.146 f  graph_inst/ball_inst/ba_bb2_carry__4/O[1]
                         net (fo=1, routed)           0.885    14.030    graph_inst/ball_inst/ba_bb2[21]
    SLICE_X12Y24         LUT4 (Prop_lut4_I0_O)        0.303    14.333 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           1.132    15.465    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    15.589 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=1, routed)           0.591    16.181    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X14Y25         LUT3 (Prop_lut3_I1_O)        0.124    16.305 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=34, routed)          1.557    17.861    graph_inst/ball_inst/E[0]
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.985 r  graph_inst/ball_inst/dax1[1]_i_4/O
                         net (fo=2, routed)           0.314    18.300    graph_inst/ball_inst/dax1[1]_i_4_n_0
    SLICE_X21Y19         LUT6 (Prop_lut6_I4_O)        0.124    18.424 r  graph_inst/ball_inst/dax1[1]_i_1/O
                         net (fo=1, routed)           0.000    18.424    graph_inst/ball_inst/dax1[1]_i_1_n_0
    SLICE_X21Y19         FDCE                                         r  graph_inst/ball_inst/dax1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.565    38.085    graph_inst/ball_inst/clk_out1
    SLICE_X21Y19         FDCE                                         r  graph_inst/ball_inst/dax1_reg[1]/C
                         clock pessimism              0.569    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X21Y19         FDCE (Setup_fdce_C_D)        0.029    38.519    graph_inst/ball_inst/dax1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                 20.095    

Slack (MET) :             20.112ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt5_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.217ns  (logic 9.681ns (50.378%)  route 9.536ns (49.622%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 38.083 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.742    -1.010    graph_inst/ball_inst/clk_out1
    SLICE_X23Y16         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.554 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.177     0.624    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X21Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  graph_inst/ball_inst/i__carry_i_4__14/O
                         net (fo=1, routed)           0.000     0.748    graph_inst/ball_inst/i__carry_i_4__14_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.280 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.280    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.394 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.394    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          2.238     3.871    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.214     8.085 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.087    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.605 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808    10.413    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.537 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.537    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.180 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.923    12.104    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.307    12.411 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.411    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.812 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.812    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.146 r  graph_inst/ball_inst/ba_bb2_carry__4/O[1]
                         net (fo=1, routed)           0.885    14.030    graph_inst/ball_inst/ba_bb2[21]
    SLICE_X12Y24         LUT4 (Prop_lut4_I0_O)        0.303    14.333 r  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           1.132    15.465    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    15.589 r  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=1, routed)           0.591    16.181    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X14Y25         LUT3 (Prop_lut3_I1_O)        0.124    16.305 f  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=34, routed)          0.957    17.262    sync_inst/ba_bb
    SLICE_X16Y23         LUT3 (Prop_lut3_I2_O)        0.124    17.386 r  sync_inst/cnt5[5]_i_1/O
                         net (fo=6, routed)           0.821    18.207    graph_inst/ball_inst/c_h_reg[7]_2[0]
    SLICE_X12Y22         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.563    38.083    graph_inst/ball_inst/clk_out1
    SLICE_X12Y22         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[0]/C
                         clock pessimism              0.569    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X12Y22         FDRE (Setup_fdre_C_CE)      -0.169    38.319    graph_inst/ball_inst/cnt5_reg[0]
  -------------------------------------------------------------------
                         required time                         38.319    
                         arrival time                         -18.207    
  -------------------------------------------------------------------
                         slack                                 20.112    

Slack (MET) :             20.112ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt5_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.217ns  (logic 9.681ns (50.378%)  route 9.536ns (49.622%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 38.083 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.742    -1.010    graph_inst/ball_inst/clk_out1
    SLICE_X23Y16         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.554 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.177     0.624    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X21Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  graph_inst/ball_inst/i__carry_i_4__14/O
                         net (fo=1, routed)           0.000     0.748    graph_inst/ball_inst/i__carry_i_4__14_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.280 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.280    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.394 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.394    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          2.238     3.871    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.214     8.085 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.087    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.605 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808    10.413    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.537 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.537    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.180 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.923    12.104    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.307    12.411 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.411    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.812 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.812    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.146 r  graph_inst/ball_inst/ba_bb2_carry__4/O[1]
                         net (fo=1, routed)           0.885    14.030    graph_inst/ball_inst/ba_bb2[21]
    SLICE_X12Y24         LUT4 (Prop_lut4_I0_O)        0.303    14.333 r  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           1.132    15.465    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    15.589 r  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=1, routed)           0.591    16.181    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X14Y25         LUT3 (Prop_lut3_I1_O)        0.124    16.305 f  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=34, routed)          0.957    17.262    sync_inst/ba_bb
    SLICE_X16Y23         LUT3 (Prop_lut3_I2_O)        0.124    17.386 r  sync_inst/cnt5[5]_i_1/O
                         net (fo=6, routed)           0.821    18.207    graph_inst/ball_inst/c_h_reg[7]_2[0]
    SLICE_X12Y22         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         1.563    38.083    graph_inst/ball_inst/clk_out1
    SLICE_X12Y22         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[1]/C
                         clock pessimism              0.569    38.651    
                         clock uncertainty           -0.164    38.488    
    SLICE_X12Y22         FDRE (Setup_fdre_C_CE)      -0.169    38.319    graph_inst/ball_inst/cnt5_reg[1]
  -------------------------------------------------------------------
                         required time                         38.319    
                         arrival time                         -18.207    
  -------------------------------------------------------------------
                         slack                                 20.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.547%)  route 0.094ns (33.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.584    -0.426    sync_inst/clk_out1
    SLICE_X27Y33         FDRE                                         r  sync_inst/c_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  sync_inst/c_v_reg[2]/Q
                         net (fo=9, routed)           0.094    -0.191    sync_inst/c_v[2]
    SLICE_X26Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.146 r  sync_inst/c_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    sync_inst/c_v[5]_i_1_n_0
    SLICE_X26Y33         FDRE                                         r  sync_inst/c_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.850    -0.526    sync_inst/clk_out1
    SLICE_X26Y33         FDRE                                         r  sync_inst/c_v_reg[5]/C
                         clock pessimism              0.113    -0.413    
    SLICE_X26Y33         FDRE (Hold_fdre_C_D)         0.120    -0.293    sync_inst/c_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vay_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.735%)  route 0.081ns (30.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.581    -0.429    graph_inst/ball_inst/clk_out1
    SLICE_X25Y19         FDCE                                         r  graph_inst/ball_inst/vay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.288 r  graph_inst/ball_inst/vay1_reg[1]/Q
                         net (fo=6, routed)           0.081    -0.207    graph_inst/ball_inst/vay1[1]
    SLICE_X24Y19         LUT6 (Prop_lut6_I4_O)        0.045    -0.162 r  graph_inst/ball_inst/vay_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    graph_inst/ball_inst/vay_reg0[3]
    SLICE_X24Y19         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.847    -0.529    graph_inst/ball_inst/clk_out1
    SLICE_X24Y19         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[3]/C
                         clock pessimism              0.113    -0.416    
    SLICE_X24Y19         FDCE (Hold_fdce_C_D)         0.092    -0.324    graph_inst/ball_inst/vay_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.767%)  route 0.121ns (46.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.615    -0.395    debounce_inst/clk_out1
    SLICE_X7Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.254 r  debounce_inst/btn_in_d_reg[3][1]/Q
                         net (fo=6, routed)           0.121    -0.132    debounce_inst/Q[0]
    SLICE_X5Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.882    -0.494    debounce_inst/clk_out1
    SLICE_X5Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[4][1]/C
                         clock pessimism              0.113    -0.381    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.070    -0.311    debounce_inst/btn_in_d_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.767%)  route 0.121ns (46.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.615    -0.395    debounce_inst/clk_out1
    SLICE_X7Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.254 r  debounce_inst/btn_in_d_reg[3][3]/Q
                         net (fo=6, routed)           0.121    -0.132    debounce_inst/key[3]
    SLICE_X5Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.882    -0.494    debounce_inst/clk_out1
    SLICE_X5Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[4][3]/C
                         clock pessimism              0.113    -0.381    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.070    -0.311    debounce_inst/btn_in_d_reg[4][3]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.616    -0.394    debounce_inst/clk_out1
    SLICE_X7Y18          FDCE                                         r  debounce_inst/btn_in_d_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.253 r  debounce_inst/btn_in_d_reg[2][2]/Q
                         net (fo=2, routed)           0.121    -0.132    debounce_inst/btn_in_d_reg[2][2]
    SLICE_X7Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.882    -0.494    debounce_inst/clk_out1
    SLICE_X7Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[3][2]/C
                         clock pessimism              0.113    -0.381    
    SLICE_X7Y19          FDCE (Hold_fdce_C_D)         0.070    -0.311    debounce_inst/btn_in_d_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/cnt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.001%)  route 0.146ns (43.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.580    -0.430    graph_inst/ball_inst/clk_out1
    SLICE_X21Y25         FDRE                                         r  graph_inst/ball_inst/cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.289 r  graph_inst/ball_inst/cnt2_reg[2]/Q
                         net (fo=6, routed)           0.146    -0.143    graph_inst/ball_inst/cnt2_reg__0[2]
    SLICE_X22Y25         LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  graph_inst/ball_inst/cnt2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    graph_inst/ball_inst/p_0_in__0[4]
    SLICE_X22Y25         FDRE                                         r  graph_inst/ball_inst/cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.845    -0.531    graph_inst/ball_inst/clk_out1
    SLICE_X22Y25         FDRE                                         r  graph_inst/ball_inst/cnt2_reg[4]/C
                         clock pessimism              0.133    -0.398    
    SLICE_X22Y25         FDRE (Hold_fdre_C_D)         0.121    -0.277    graph_inst/ball_inst/cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vay_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.946%)  route 0.105ns (36.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.581    -0.429    graph_inst/ball_inst/clk_out1
    SLICE_X25Y19         FDCE                                         r  graph_inst/ball_inst/vay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.288 r  graph_inst/ball_inst/vay1_reg[0]/Q
                         net (fo=7, routed)           0.105    -0.183    graph_inst/ball_inst/vay1[0]
    SLICE_X24Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.138 r  graph_inst/ball_inst/vay_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    graph_inst/ball_inst/vay_reg0[4]
    SLICE_X24Y19         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.847    -0.529    graph_inst/ball_inst/clk_out1
    SLICE_X24Y19         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[4]/C
                         clock pessimism              0.113    -0.416    
    SLICE_X24Y19         FDCE (Hold_fdce_C_D)         0.092    -0.324    graph_inst/ball_inst/vay_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.563%)  route 0.122ns (46.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.615    -0.395    debounce_inst/clk_out1
    SLICE_X7Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.254 r  debounce_inst/btn_in_d_reg[3][0]/Q
                         net (fo=6, routed)           0.122    -0.131    debounce_inst/key[0]
    SLICE_X4Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.882    -0.494    debounce_inst/clk_out1
    SLICE_X4Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[4][0]/C
                         clock pessimism              0.113    -0.381    
    SLICE_X4Y19          FDCE (Hold_fdce_C_D)         0.059    -0.322    debounce_inst/btn_in_d_reg[4][0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vax_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cax_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.250ns (69.183%)  route 0.111ns (30.817%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.585    -0.425    graph_inst/ball_inst/clk_out1
    SLICE_X23Y19         FDCE                                         r  graph_inst/ball_inst/vax_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.284 r  graph_inst/ball_inst/vax_reg_reg[3]/Q
                         net (fo=1, routed)           0.111    -0.172    graph_inst/ball_inst/vax_reg[3]
    SLICE_X20Y18         LUT2 (Prop_lut2_I1_O)        0.045    -0.127 r  graph_inst/ball_inst/cax0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.127    graph_inst/ball_inst/cax0_carry_i_1_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.063 r  graph_inst/ball_inst/cax0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.063    graph_inst/ball_inst/cax0[3]
    SLICE_X20Y18         FDCE                                         r  graph_inst/ball_inst/cax_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.853    -0.523    graph_inst/ball_inst/clk_out1
    SLICE_X20Y18         FDCE                                         r  graph_inst/ball_inst/cax_reg[3]/C
                         clock pessimism              0.133    -0.390    
    SLICE_X20Y18         FDCE (Hold_fdce_C_D)         0.134    -0.256    graph_inst/ball_inst/cax_reg[3]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vbx1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vbx_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.214%)  route 0.130ns (40.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.583    -0.427    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDCE                                         r  graph_inst/ball_inst/vbx1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.286 r  graph_inst/ball_inst/vbx1_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.155    graph_inst/ball_inst/vbx1[1]
    SLICE_X24Y17         LUT5 (Prop_lut5_I2_O)        0.048    -0.107 r  graph_inst/ball_inst/vbx_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    graph_inst/ball_inst/vbx_reg0[2]
    SLICE_X24Y17         FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=274, routed)         0.849    -0.527    graph_inst/ball_inst/clk_out1
    SLICE_X24Y17         FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[2]/C
                         clock pessimism              0.113    -0.414    
    SLICE_X24Y17         FDCE (Hold_fdce_C_D)         0.107    -0.307    graph_inst/ball_inst/vbx_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y18      debounce_inst/btn_in_d_reg[1][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y18      debounce_inst/btn_in_d_reg[1][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y18      debounce_inst/btn_in_d_reg[1][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y13      debounce_inst/btn_in_d_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y13      debounce_inst/btn_in_d_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y18      debounce_inst/btn_in_d_reg[2][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y18      debounce_inst/btn_in_d_reg[2][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y18      debounce_inst/btn_in_d_reg[2][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X32Y9      graph_inst/ball_inst/Ball_b_Hole_Flag_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X18Y25     graph_inst/ball_inst/ba_hit_angle_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X23Y25     graph_inst/ball_inst/ba_hit_angle_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X23Y24     graph_inst/ball_inst/ba_hit_angle_reg[1]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X19Y25     graph_inst/ball_inst/ba_hit_angle_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X23Y25     graph_inst/ball_inst/ba_hit_angle_reg[3]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X23Y24     graph_inst/ball_inst/ba_hit_angle_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X23Y24     graph_inst/ball_inst/ba_hit_angle_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X18Y25     graph_inst/ball_inst/ba_hit_angle_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y24     graph_inst/ball_inst/cnt1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y18      debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y18      debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y18      debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y13      debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y13      debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y18      debounce_inst/btn_in_d_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y18      debounce_inst/btn_in_d_reg[2][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y18      debounce_inst/btn_in_d_reg[2][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y21      debounce_inst/btn_in_d_reg[2][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y21      debounce_inst/btn_in_d_reg[2][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



