// Seed: 3647313711
`default_nettype id_0 `default_nettype id_3 `timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3
);
  assign id_0 = id_2;
  logic id_4;
  always @(posedge 1) begin
    SystemTFIdentifier(id_1, 1);
  end
endmodule
