#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5eefddbec9d0 .scope module, "testAreg" "testAreg" 2 3;
 .timescale -9 -12;
v0x5eefddc1a460_0 .var "C0", 0 0;
v0x5eefddc1a520_0 .var "C1", 0 0;
v0x5eefddc1a5f0_0 .var "D0", 0 0;
v0x5eefddc1a6f0_0 .var "D1", 0 0;
v0x5eefddc1a7c0_0 .var "D2", 0 0;
v0x5eefddc1a860_0 .var "D3", 0 0;
v0x5eefddc1a930_0 .net "Q0", 0 0, v0x5eefddc19e60_0;  1 drivers
v0x5eefddc1aa00_0 .net "Q1", 0 0, v0x5eefddc19f20_0;  1 drivers
v0x5eefddc1aad0_0 .net "Q2", 0 0, v0x5eefddc19fe0_0;  1 drivers
v0x5eefddc1aba0_0 .net "Q3", 0 0, v0x5eefddc1a0a0_0;  1 drivers
v0x5eefddc1ac70_0 .var "clk", 0 0;
v0x5eefddc1ad40_0 .var "reset", 0 0;
S_0x5eefddbecb60 .scope module, "uut" "Areg" 2 14, 3 1 0, S_0x5eefddbec9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q3";
    .port_info 1 /OUTPUT 1 "Q2";
    .port_info 2 /OUTPUT 1 "Q1";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /INPUT 1 "D3";
    .port_info 5 /INPUT 1 "D2";
    .port_info 6 /INPUT 1 "D1";
    .port_info 7 /INPUT 1 "D0";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "reset";
    .port_info 10 /INPUT 1 "C1";
    .port_info 11 /INPUT 1 "C0";
P_0x5eefddc029c0 .param/l "HOLD" 0 3 16, C4<11>;
P_0x5eefddc02a00 .param/l "LOAD" 0 3 13, C4<00>;
P_0x5eefddc02a40 .param/l "RST" 0 3 14, C4<01>;
P_0x5eefddc02a80 .param/l "SHIFT" 0 3 15, C4<10>;
v0x5eefddbfe0e0_0 .net "C0", 0 0, v0x5eefddc1a460_0;  1 drivers
v0x5eefddc19a70_0 .net "C1", 0 0, v0x5eefddc1a520_0;  1 drivers
v0x5eefddc19b30_0 .net "D0", 0 0, v0x5eefddc1a5f0_0;  1 drivers
v0x5eefddc19bd0_0 .net "D1", 0 0, v0x5eefddc1a6f0_0;  1 drivers
v0x5eefddc19c90_0 .net "D2", 0 0, v0x5eefddc1a7c0_0;  1 drivers
v0x5eefddc19da0_0 .net "D3", 0 0, v0x5eefddc1a860_0;  1 drivers
v0x5eefddc19e60_0 .var "Q0", 0 0;
v0x5eefddc19f20_0 .var "Q1", 0 0;
v0x5eefddc19fe0_0 .var "Q2", 0 0;
v0x5eefddc1a0a0_0 .var "Q3", 0 0;
v0x5eefddc1a160_0 .net "clk", 0 0, v0x5eefddc1ac70_0;  1 drivers
v0x5eefddc1a220_0 .net "reset", 0 0, v0x5eefddc1ad40_0;  1 drivers
E_0x5eefddbf9f40 .event posedge, v0x5eefddc1a220_0, v0x5eefddc1a160_0;
    .scope S_0x5eefddbecb60;
T_0 ;
    %wait E_0x5eefddbf9f40;
    %load/vec4 v0x5eefddc1a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19fe0_0, 0;
    %assign/vec4 v0x5eefddc1a0a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5eefddc19a70_0;
    %load/vec4 v0x5eefddbfe0e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %load/vec4 v0x5eefddc1a0a0_0;
    %load/vec4 v0x5eefddc19fe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5eefddc19f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5eefddc19e60_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19fe0_0, 0;
    %assign/vec4 v0x5eefddc1a0a0_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19fe0_0, 0;
    %assign/vec4 v0x5eefddc1a0a0_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x5eefddc19da0_0;
    %load/vec4 v0x5eefddc19c90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5eefddc19bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5eefddc19b30_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19fe0_0, 0;
    %assign/vec4 v0x5eefddc1a0a0_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5eefddc1a0a0_0;
    %load/vec4 v0x5eefddc1a0a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5eefddc19fe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5eefddc19f20_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19fe0_0, 0;
    %assign/vec4 v0x5eefddc1a0a0_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x5eefddc1a0a0_0;
    %load/vec4 v0x5eefddc19fe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5eefddc19f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5eefddc19e60_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5eefddc19fe0_0, 0;
    %assign/vec4 v0x5eefddc1a0a0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5eefddbec9d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1ac70_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5eefddc1ac70_0;
    %inv;
    %store/vec4 v0x5eefddc1ac70_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x5eefddbec9d0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eefddc1ad40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1a860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1a7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1a6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1a460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1ad40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eefddc1a860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1a7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eefddc1a6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eefddc1a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1a460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eefddc1a520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1a460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1a860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eefddc1a7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1a6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eefddc1a5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eefddc1a520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eefddc1a460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1a520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eefddc1a460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eefddc1ad40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eefddc1ad40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5eefddbec9d0;
T_3 ;
    %vpi_call 2 72 "$display", "clk | reset | C1 C0 | D3 D2 D1 D0 | Q3 Q2 Q1 Q0" {0 0 0};
    %vpi_call 2 73 "$monitor", "%b |  %b   | %b %b |  %b %b %b %b | %b %b %b %b", v0x5eefddc1ac70_0, v0x5eefddc1ad40_0, v0x5eefddc1a520_0, v0x5eefddc1a460_0, v0x5eefddc1a860_0, v0x5eefddc1a7c0_0, v0x5eefddc1a6f0_0, v0x5eefddc1a5f0_0, v0x5eefddc1aba0_0, v0x5eefddc1aad0_0, v0x5eefddc1aa00_0, v0x5eefddc1a930_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testAreg.v";
    "areg.v";
