# VLSI-project
Hardware Description language used: Verilog HDL.
1-bit Half adder and full adder designed using all 3 styles (structural, behavioral, dataflow) and tested by generating stimulus using testbench
>required softwares: Quartus prime, ModelSIM - intel FPGA started edition, Notepad++. 

