{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354033657758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354033657758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:27:37 2012 " "Processing started: Tue Nov 27 11:27:37 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354033657758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354033657758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_4 -c lab_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_4 -c lab_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354033657758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1354033658554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab_4 " "Found entity 1: lab_4" {  } { { "lab_4.bdf" "" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033658589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033658589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_pll-SYN " "Found design unit 1: sdram_pll-SYN" {  } { { "sdram_pll.vhd" "" { Text "C:/ECT363/Lab6/sdram_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033658931 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "sdram_pll.vhd" "" { Text "C:/ECT363/Lab6/sdram_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033658931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033658931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_4 " "Elaborating entity \"lab_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1354033659341 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segment_display.vhd 30 15 " "Using design file segment_display.vhd, which is not specified as a design file for the current project, but contains definitions for 30 design units and 15 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_pio_s1_arbitrator-europa " "Found design unit 1: button_pio_s1_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_0_jtag_debug_module_arbitrator-europa " "Found design unit 2: cpu_0_jtag_debug_module_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 313 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_0_data_master_arbitrator-europa " "Found design unit 3: cpu_0_data_master_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 749 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_0_instruction_master_arbitrator-europa " "Found design unit 4: cpu_0_instruction_master_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_0_avalon_jtag_slave_arbitrator-europa " "Found design unit 5: jtag_uart_0_avalon_jtag_slave_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1376 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 lcd_display_control_slave_arbitrator-europa " "Found design unit 6: lcd_display_control_slave_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 led_pio_s1_arbitrator-europa " "Found design unit 7: led_pio_s1_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1896 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa " "Found design unit 8: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa " "Found design unit 9: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2505 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 sdram_0_s1_arbitrator-europa " "Found design unit 10: sdram_0_s1_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2911 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 seven_seg_pio_s1_arbitrator-europa " "Found design unit 11: seven_seg_pio_s1_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 sys_clk_timer_s1_arbitrator-europa " "Found design unit 12: sys_clk_timer_s1_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 sysid_control_slave_arbitrator-europa " "Found design unit 13: sysid_control_slave_arbitrator-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3875 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 segment_display_reset_clk_0_domain_synch_module-europa " "Found design unit 14: segment_display_reset_clk_0_domain_synch_module-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 4095 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 segment_display-europa " "Found design unit 15: segment_display-europa" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 4178 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_pio_s1_arbitrator " "Found entity 1: button_pio_s1_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_jtag_debug_module_arbitrator " "Found entity 2: cpu_0_jtag_debug_module_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_data_master_arbitrator " "Found entity 3: cpu_0_data_master_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_instruction_master_arbitrator " "Found entity 4: cpu_0_instruction_master_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_avalon_jtag_slave_arbitrator " "Found entity 5: jtag_uart_0_avalon_jtag_slave_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "6 lcd_display_control_slave_arbitrator " "Found entity 6: lcd_display_control_slave_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "7 led_pio_s1_arbitrator " "Found entity 7: led_pio_s1_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 1867 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "8 rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module " "Found entity 8: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "9 rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module " "Found entity 9: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "10 sdram_0_s1_arbitrator " "Found entity 10: sdram_0_s1_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "11 seven_seg_pio_s1_arbitrator " "Found entity 11: seven_seg_pio_s1_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "12 sys_clk_timer_s1_arbitrator " "Found entity 12: sys_clk_timer_s1_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "13 sysid_control_slave_arbitrator " "Found entity 13: sysid_control_slave_arbitrator" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3850 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "14 segment_display_reset_clk_0_domain_synch_module " "Found entity 14: segment_display_reset_clk_0_domain_synch_module" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 4082 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""} { "Info" "ISGN_ENTITY_NAME" "15 segment_display " "Found entity 15: segment_display" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 4143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033659361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_display segment_display:inst2 " "Elaborating entity \"segment_display\" for hierarchy \"segment_display:inst2\"" {  } { { "lab_4.bdf" "inst2" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 304 528 968 720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033659376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pio_s1_arbitrator segment_display:inst2\|button_pio_s1_arbitrator:the_button_pio_s1 " "Elaborating entity \"button_pio_s1_arbitrator\" for hierarchy \"segment_display:inst2\|button_pio_s1_arbitrator:the_button_pio_s1\"" {  } { { "segment_display.vhd" "the_button_pio_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 4951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033659381 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033659382 "|lab_4|segment_display:inst2|button_pio_s1_arbitrator:the_button_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033659382 "|lab_4|segment_display:inst2|button_pio_s1_arbitrator:the_button_pio_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "button_pio.vhd 2 1 " "Using design file button_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_pio-europa " "Found design unit 1: button_pio-europa" {  } { { "button_pio.vhd" "" { Text "C:/ECT363/Lab6/button_pio.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033659389 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_pio " "Found entity 1: button_pio" {  } { { "button_pio.vhd" "" { Text "C:/ECT363/Lab6/button_pio.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033659389 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033659389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pio segment_display:inst2\|button_pio:the_button_pio " "Elaborating entity \"button_pio\" for hierarchy \"segment_display:inst2\|button_pio:the_button_pio\"" {  } { { "segment_display.vhd" "the_button_pio" { Text "C:/ECT363/Lab6/segment_display.vhd" 4973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033659390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator segment_display:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"segment_display:inst2\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "segment_display.vhd" "the_cpu_0_jtag_debug_module" { Text "C:/ECT363/Lab6/segment_display.vhd" 4984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033659391 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033659392 "|lab_4|segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033659393 "|lab_4|segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator segment_display:inst2\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"segment_display:inst2\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "segment_display.vhd" "the_cpu_0_data_master" { Text "C:/ECT363/Lab6/segment_display.vhd" 5025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033659393 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033659396 "|lab_4|segment_display:inst2|cpu_0_data_master_arbitrator:the_cpu_0_data_master"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033659396 "|lab_4|segment_display:inst2|cpu_0_data_master_arbitrator:the_cpu_0_data_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator segment_display:inst2\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"segment_display:inst2\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "segment_display.vhd" "the_cpu_0_instruction_master" { Text "C:/ECT363/Lab6/segment_display.vhd" 5107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033659396 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033659398 "|lab_4|segment_display:inst2|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033659398 "|lab_4|segment_display:inst2|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0.vhd 60 30 " "Found 60 design units, including 30 entities, in source file cpu_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_ic_data_module-europa " "Found design unit 1: cpu_0_ic_data_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_0_ic_tag_module-europa " "Found design unit 2: cpu_0_ic_tag_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_0_bht_module-europa " "Found design unit 3: cpu_0_bht_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_0_register_bank_a_module-europa " "Found design unit 4: cpu_0_register_bank_a_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_0_register_bank_b_module-europa " "Found design unit 5: cpu_0_register_bank_b_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 453 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_0_dc_tag_module-europa " "Found design unit 6: cpu_0_dc_tag_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 552 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_0_dc_data_module-europa " "Found design unit 7: cpu_0_dc_data_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 652 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_0_dc_victim_module-europa " "Found design unit 8: cpu_0_dc_victim_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 754 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_0_nios2_oci_debug-europa " "Found design unit 9: cpu_0_nios2_oci_debug-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 861 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_0_ociram_lpm_dram_bdp_component_module-europa " "Found design unit 10: cpu_0_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 979 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_0_nios2_ocimem-europa " "Found design unit 11: cpu_0_nios2_ocimem-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_0_nios2_avalon_reg-europa " "Found design unit 12: cpu_0_nios2_avalon_reg-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1284 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_0_nios2_oci_break-europa " "Found design unit 13: cpu_0_nios2_oci_break-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1397 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_0_nios2_oci_xbrk-europa " "Found design unit 14: cpu_0_nios2_oci_xbrk-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1815 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_0_nios2_oci_match_single-europa " "Found design unit 15: cpu_0_nios2_oci_match_single-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_0_nios2_oci_match_paired-europa " "Found design unit 16: cpu_0_nios2_oci_match_paired-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_0_nios2_oci_dbrk-europa " "Found design unit 17: cpu_0_nios2_oci_dbrk-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_0_nios2_oci_itrace-europa " "Found design unit 18: cpu_0_nios2_oci_itrace-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2492 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_0_nios2_oci_td_mode-europa " "Found design unit 19: cpu_0_nios2_oci_td_mode-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_0_nios2_oci_dtrace-europa " "Found design unit 20: cpu_0_nios2_oci_dtrace-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2873 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_0_nios2_oci_compute_tm_count-europa " "Found design unit 21: cpu_0_nios2_oci_compute_tm_count-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_0_nios2_oci_fifowp_inc-europa " "Found design unit 22: cpu_0_nios2_oci_fifowp_inc-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 cpu_0_nios2_oci_fifocount_inc-europa " "Found design unit 23: cpu_0_nios2_oci_fifocount_inc-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 cpu_0_nios2_oci_fifo-europa " "Found design unit 24: cpu_0_nios2_oci_fifo-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3171 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 cpu_0_nios2_oci_pib-europa " "Found design unit 25: cpu_0_nios2_oci_pib-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3639 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 cpu_0_traceram_lpm_dram_bdp_component_module-europa " "Found design unit 26: cpu_0_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3727 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 cpu_0_nios2_oci_im-europa " "Found design unit 27: cpu_0_nios2_oci_im-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3865 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 cpu_0_nios2_performance_monitors-europa " "Found design unit 28: cpu_0_nios2_performance_monitors-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4011 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 cpu_0_nios2_oci-europa " "Found design unit 29: cpu_0_nios2_oci-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4092 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 cpu_0-europa " "Found design unit 30: cpu_0-europa" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4940 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_ic_data_module " "Found entity 1: cpu_0_ic_data_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_ic_tag_module " "Found entity 2: cpu_0_ic_tag_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_bht_module " "Found entity 3: cpu_0_bht_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_register_bank_a_module " "Found entity 4: cpu_0_register_bank_a_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_register_bank_b_module " "Found entity 5: cpu_0_register_bank_b_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_dc_tag_module " "Found entity 6: cpu_0_dc_tag_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 534 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_dc_data_module " "Found entity 7: cpu_0_dc_data_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 633 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_dc_victim_module " "Found entity 8: cpu_0_dc_victim_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_debug " "Found entity 9: cpu_0_nios2_oci_debug" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_ociram_lpm_dram_bdp_component_module " "Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_ocimem " "Found entity 11: cpu_0_nios2_ocimem" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1095 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_avalon_reg " "Found entity 12: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_break " "Found entity 13: cpu_0_nios2_oci_break" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_xbrk " "Found entity 14: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_match_single " "Found entity 15: cpu_0_nios2_oci_match_single" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_match_paired " "Found entity 16: cpu_0_nios2_oci_match_paired" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_dbrk " "Found entity 17: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_nios2_oci_itrace " "Found entity 18: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_td_mode " "Found entity 19: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2774 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_nios2_oci_dtrace " "Found entity 20: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci_compute_tm_count " "Found entity 21: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2961 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0_nios2_oci_fifowp_inc " "Found entity 22: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3042 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_0_nios2_oci_fifocount_inc " "Found entity 23: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3093 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_0_nios2_oci_fifo " "Found entity 24: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_0_nios2_oci_pib " "Found entity 25: cpu_0_nios2_oci_pib" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu_0_traceram_lpm_dram_bdp_component_module " "Found entity 26: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "27 cpu_0_nios2_oci_im " "Found entity 27: cpu_0_nios2_oci_im" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "28 cpu_0_nios2_performance_monitors " "Found entity 28: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "29 cpu_0_nios2_oci " "Found entity 29: cpu_0_nios2_oci" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""} { "Info" "ISGN_ENTITY_NAME" "30 cpu_0 " "Found entity 30: cpu_0" {  } { { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033660626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 segment_display:inst2\|cpu_0:the_cpu_0 " "Elaborating entity \"cpu_0\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\"" {  } { { "segment_display.vhd" "the_cpu_0" { Text "C:/ECT363/Lab6/segment_display.vhd" 5137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033660671 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_test_bench.vhd 2 1 " "Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_test_bench-europa " "Found design unit 1: cpu_0_test_bench-europa" {  } { { "cpu_0_test_bench.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_test_bench.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033660713 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_test_bench.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033660713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Elaborating entity \"cpu_0_test_bench\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_test_bench" { Text "C:/ECT363/Lab6/cpu_0.vhd" 7449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033660716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_data_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data " "Elaborating entity \"cpu_0_ic_data_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\"" {  } { { "cpu_0.vhd" "cpu_0_ic_data" { Text "C:/ECT363/Lab6/cpu_0.vhd" 8533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033660718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033660759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033660823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033660824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_tag_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag " "Elaborating entity \"cpu_0_ic_tag_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\"" {  } { { "cpu_0.vhd" "cpu_0_ic_tag" { Text "C:/ECT363/Lab6/cpu_0.vhd" 8600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033660826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033660839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g5g1 " "Found entity 1: altsyncram_g5g1" {  } { { "db/altsyncram_g5g1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_g5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033660901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g5g1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_g5g1:auto_generated " "Elaborating entity \"altsyncram_g5g1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_g5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033660901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_bht_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht " "Elaborating entity \"cpu_0_bht_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\"" {  } { { "cpu_0.vhd" "cpu_0_bht" { Text "C:/ECT363/Lab6/cpu_0.vhd" 8784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033660904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033660909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8pf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8pf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8pf1 " "Found entity 1: altsyncram_8pf1" {  } { { "db/altsyncram_8pf1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_8pf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033660963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033660963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8pf1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\|altsyncram_8pf1:auto_generated " "Elaborating entity \"altsyncram_8pf1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\|altsyncram_8pf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033660963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_a" { Text "C:/ECT363/Lab6/cpu_0.vhd" 8937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033660965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033660971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87f1 " "Found entity 1: altsyncram_87f1" {  } { { "db/altsyncram_87f1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_87f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_87f1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_87f1:auto_generated " "Elaborating entity \"altsyncram_87f1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_87f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_b" { Text "C:/ECT363/Lab6/cpu_0.vhd" 8952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97f1 " "Found entity 1: altsyncram_97f1" {  } { { "db/altsyncram_97f1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_97f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97f1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_97f1:auto_generated " "Elaborating entity \"altsyncram_97f1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_97f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_dc_tag_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag " "Elaborating entity \"cpu_0_dc_tag_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\"" {  } { { "cpu_0.vhd" "cpu_0_dc_tag" { Text "C:/ECT363/Lab6/cpu_0.vhd" 9437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ef1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ef1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ef1 " "Found entity 1: altsyncram_4ef1" {  } { { "db/altsyncram_4ef1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_4ef1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ef1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4ef1:auto_generated " "Elaborating entity \"altsyncram_4ef1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4ef1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_dc_data_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data " "Elaborating entity \"cpu_0_dc_data_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\"" {  } { { "cpu_0.vhd" "cpu_0_dc_data" { Text "C:/ECT363/Lab6/cpu_0.vhd" 9466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f1 " "Found entity 1: altsyncram_29f1" {  } { { "db/altsyncram_29f1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_29f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated " "Elaborating entity \"altsyncram_29f1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_dc_victim_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim " "Elaborating entity \"cpu_0_dc_victim_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\"" {  } { { "cpu_0.vhd" "cpu_0_dc_victim" { Text "C:/ECT363/Lab6/cpu_0.vhd" 9486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vc1 " "Found entity 1: altsyncram_9vc1" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_9vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vc1 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated " "Elaborating entity \"altsyncram_9vc1\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661329 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_mult_cell.vhd 2 1 " "Using design file cpu_0_mult_cell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_mult_cell-europa " "Found design unit 1: cpu_0_mult_cell-europa" {  } { { "cpu_0_mult_cell.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_mult_cell.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033661338 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_mult_cell " "Found entity 1: cpu_0_mult_cell" {  } { { "cpu_0_mult_cell.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_mult_cell.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033661338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_mult_cell segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell " "Elaborating entity \"cpu_0_mult_cell\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\"" {  } { { "cpu_0.vhd" "the_cpu_0_mult_cell" { Text "C:/ECT363/Lab6/cpu_0.vhd" 11268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661338 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033661339 "|lab_4|segment_display:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033661339 "|lab_4|segment_display:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborating entity \"altmult_add\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_0_mult_cell.vhd" "the_altmult_add_part_1" { Text "C:/ECT363/Lab6/cpu_0_mult_cell.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_l0u2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_l0u2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_l0u2 " "Found entity 1: mult_add_l0u2" {  } { { "db/mult_add_l0u2.tdf" "" { Text "C:/ECT363/Lab6/db/mult_add_l0u2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_l0u2 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_l0u2:auto_generated " "Elaborating entity \"mult_add_l0u2\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_l0u2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_2o81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_2o81 " "Found entity 1: ded_mult_2o81" {  } { { "db/ded_mult_2o81.tdf" "" { Text "C:/ECT363/Lab6/db/ded_mult_2o81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_2o81 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_l0u2:auto_generated\|ded_mult_2o81:ded_mult1 " "Elaborating entity \"ded_mult_2o81\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_l0u2:auto_generated\|ded_mult_2o81:ded_mult1\"" {  } { { "db/mult_add_l0u2.tdf" "ded_mult1" { Text "C:/ECT363/Lab6/db/mult_add_l0u2.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/ECT363/Lab6/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_l0u2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_l0u2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_2o81.tdf" "pre_result" { Text "C:/ECT363/Lab6/db/ded_mult_2o81.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborating entity \"altmult_add\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_0_mult_cell.vhd" "the_altmult_add_part_2" { Text "C:/ECT363/Lab6/cpu_0_mult_cell.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_n0u2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_n0u2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_n0u2 " "Found entity 1: mult_add_n0u2" {  } { { "db/mult_add_n0u2.tdf" "" { Text "C:/ECT363/Lab6/db/mult_add_n0u2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_n0u2 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_n0u2:auto_generated " "Elaborating entity \"mult_add_n0u2\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_n0u2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci" { Text "C:/ECT363/Lab6/cpu_0.vhd" 11495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_debug" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_ocimem" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_ociram_lpm_dram_bdp_component" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c572 " "Found entity 1: altsyncram_c572" {  } { { "db/altsyncram_c572.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_c572.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c572 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated " "Elaborating entity \"altsyncram_c572\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_avalon_reg" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_break" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_xbrk" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dbrk" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_match_single segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\|cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"cpu_0_nios2_oci_match_single\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\|cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit0_match_single\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_dbrk_hit0_match_single" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_match_paired segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\|cpu_0_nios2_oci_match_paired:cpu_0_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"cpu_0_nios2_oci_match_paired\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\|cpu_0_nios2_oci_match_paired:cpu_0_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_dbrk_hit0_match_paired" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_itrace" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dtrace" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/ECT363/Lab6/cpu_0.vhd" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_fifo" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661665 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_oci_test_bench.vhd 2 1 " "Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_oci_test_bench-europa " "Found design unit 1: cpu_0_oci_test_bench-europa" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_oci_test_bench.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033661673 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_oci_test_bench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033661673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_oci_test_bench" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_pib" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_im" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/ECT363/Lab6/cpu_0.vhd" 3774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Elaborating entity \"altsyncram_e502\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661752 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_wrapper.vhd 2 1 " "Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_wrapper-europa " "Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_wrapper.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033661762 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_wrapper.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661762 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033661762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.vhd" "the_cpu_0_jtag_debug_module_wrapper" { Text "C:/ECT363/Lab6/cpu_0.vhd" 4832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661763 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0_jtag_debug_module_wrapper.vhd(313) " "VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(313): ignored assignment of value to null range" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_wrapper.vhd" 313 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1 1354033661765 "|lab_4|segment_display:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_tck.vhd 2 1 " "Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_tck-europa " "Found design unit 1: cpu_0_jtag_debug_module_tck-europa" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_tck.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033661772 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_tck.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033661772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_tck" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_wrapper.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "the_altera_std_synchronizer" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661784 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_sysclk.vhd 2 1 " "Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_sysclk-europa " "Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_sysclk.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033661795 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_sysclk.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661795 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033661795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_sysclk" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_wrapper.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "cpu_0_jtag_debug_module_phy" { Text "C:/ECT363/Lab6/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"segment_display:inst2\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_avalon_jtag_slave_arbitrator segment_display:inst2\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave " "Elaborating entity \"jtag_uart_0_avalon_jtag_slave_arbitrator\" for hierarchy \"segment_display:inst2\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave\"" {  } { { "segment_display.vhd" "the_jtag_uart_0_avalon_jtag_slave" { Text "C:/ECT363/Lab6/segment_display.vhd" 5169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661814 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033661815 "|lab_4|segment_display:inst2|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033661815 "|lab_4|segment_display:inst2|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart_0.vhd 14 7 " "Using design file jtag_uart_0.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_0_log_module-europa " "Found design unit 1: jtag_uart_0_log_module-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_0_sim_scfifo_w-europa " "Found design unit 2: jtag_uart_0_sim_scfifo_w-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_0_scfifo_w-europa " "Found design unit 3: jtag_uart_0_scfifo_w-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_0_drom_module-europa " "Found design unit 4: jtag_uart_0_drom_module-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 458 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_0_sim_scfifo_r-europa " "Found design unit 5: jtag_uart_0_sim_scfifo_r-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 846 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_0_scfifo_r-europa " "Found design unit 6: jtag_uart_0_scfifo_r-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 963 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart_0-europa " "Found design unit 7: jtag_uart_0-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 944 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661825 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033661825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0 segment_display:inst2\|jtag_uart_0:the_jtag_uart_0 " "Elaborating entity \"jtag_uart_0\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\"" {  } { { "segment_display.vhd" "the_jtag_uart_0" { Text "C:/ECT363/Lab6/segment_display.vhd" 5204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661828 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033661829 "|lab_4|segment_display:inst|jtag_uart_0:the_jtag_uart_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033661829 "|lab_4|segment_display:inst|jtag_uart_0:the_jtag_uart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_w segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w " "Elaborating entity \"jtag_uart_0_scfifo_w\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart_0.vhd" "the_jtag_uart_0_scfifo_w" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.vhd" "wfifo" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 391 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1354033661876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033661876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033661876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033661876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033661876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033661876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033661876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033661876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033661876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033661876 ""}  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 391 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1354033661876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/ECT363/Lab6/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/ECT363/Lab6/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/ECT363/Lab6/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/ECT363/Lab6/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/ECT363/Lab6/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/ECT363/Lab6/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033661996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033661996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/ECT363/Lab6/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033661997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/ECT363/Lab6/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033662048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033662048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/ECT363/Lab6/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/ECT363/Lab6/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033662102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033662102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/ECT363/Lab6/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/ECT363/Lab6/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033662153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033662153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/ECT363/Lab6/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_r segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r " "Elaborating entity \"jtag_uart_0_scfifo_r\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart_0.vhd" "the_jtag_uart_0_scfifo_r" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.vhd" "jtag_uart_0_alt_jtag_atlantic" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1354033662251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"segment_display:inst2\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 1 " "Parameter \"INSTANCE_ID\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662252 ""}  } { { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1354033662252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_control_slave_arbitrator segment_display:inst2\|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave " "Elaborating entity \"lcd_display_control_slave_arbitrator\" for hierarchy \"segment_display:inst2\|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\"" {  } { { "segment_display.vhd" "the_lcd_display_control_slave" { Text "C:/ECT363/Lab6/segment_display.vhd" 5222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662256 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662257 "|lab_4|segment_display:inst2|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662257 "|lab_4|segment_display:inst2|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display.vhd 2 1 " "Using design file lcd_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display-europa " "Found design unit 1: lcd_display-europa" {  } { { "lcd_display.vhd" "" { Text "C:/ECT363/Lab6/lcd_display.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033662265 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "lcd_display.vhd" "" { Text "C:/ECT363/Lab6/lcd_display.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033662265 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033662265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display segment_display:inst2\|lcd_display:the_lcd_display " "Elaborating entity \"lcd_display\" for hierarchy \"segment_display:inst2\|lcd_display:the_lcd_display\"" {  } { { "segment_display.vhd" "the_lcd_display" { Text "C:/ECT363/Lab6/segment_display.vhd" 5251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_pio_s1_arbitrator segment_display:inst2\|led_pio_s1_arbitrator:the_led_pio_s1 " "Elaborating entity \"led_pio_s1_arbitrator\" for hierarchy \"segment_display:inst2\|led_pio_s1_arbitrator:the_led_pio_s1\"" {  } { { "segment_display.vhd" "the_led_pio_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 5269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662267 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662268 "|lab_4|segment_display:inst2|led_pio_s1_arbitrator:the_led_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662268 "|lab_4|segment_display:inst2|led_pio_s1_arbitrator:the_led_pio_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "led_pio.vhd 2 1 " "Using design file led_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_pio-europa " "Found design unit 1: led_pio-europa" {  } { { "led_pio.vhd" "" { Text "C:/ECT363/Lab6/led_pio.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033662275 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_pio " "Found entity 1: led_pio" {  } { { "led_pio.vhd" "" { Text "C:/ECT363/Lab6/led_pio.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033662275 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033662275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_pio segment_display:inst2\|led_pio:the_led_pio " "Elaborating entity \"led_pio\" for hierarchy \"segment_display:inst2\|led_pio:the_led_pio\"" {  } { { "segment_display.vhd" "the_led_pio" { Text "C:/ECT363/Lab6/segment_display.vhd" 5295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_s1_arbitrator segment_display:inst2\|sdram_0_s1_arbitrator:the_sdram_0_s1 " "Elaborating entity \"sdram_0_s1_arbitrator\" for hierarchy \"segment_display:inst2\|sdram_0_s1_arbitrator:the_sdram_0_s1\"" {  } { { "segment_display.vhd" "the_sdram_0_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 5309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662277 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662279 "|lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662279 "|lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module segment_display:inst2\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1 " "Elaborating entity \"rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module\" for hierarchy \"segment_display:inst2\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1\"" {  } { { "segment_display.vhd" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 3111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662279 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662280 "|lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662280 "|lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module segment_display:inst2\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1 " "Elaborating entity \"rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module\" for hierarchy \"segment_display:inst2\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1\"" {  } { { "segment_display.vhd" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662281 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662282 "|lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662282 "|lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_0.vhd 4 2 " "Using design file sdram_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_0_input_efifo_module-europa " "Found design unit 1: sdram_0_input_efifo_module-europa" {  } { { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033662290 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdram_0-europa " "Found design unit 2: sdram_0-europa" {  } { { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 199 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033662290 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_0_input_efifo_module " "Found entity 1: sdram_0_input_efifo_module" {  } { { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033662290 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_0 " "Found entity 2: sdram_0" {  } { { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033662290 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033662290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0 segment_display:inst2\|sdram_0:the_sdram_0 " "Elaborating entity \"sdram_0\" for hierarchy \"segment_display:inst2\|sdram_0:the_sdram_0\"" {  } { { "segment_display.vhd" "the_sdram_0" { Text "C:/ECT363/Lab6/segment_display.vhd" 5352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662293 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662307 "|lab_4|segment_display:inst2|sdram_0:the_sdram_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662307 "|lab_4|segment_display:inst2|sdram_0:the_sdram_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_input_efifo_module segment_display:inst2\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module " "Elaborating entity \"sdram_0_input_efifo_module\" for hierarchy \"segment_display:inst2\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\"" {  } { { "sdram_0.vhd" "the_sdram_0_input_efifo_module" { Text "C:/ECT363/Lab6/sdram_0.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662308 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662309 "|lab_4|segment_display:inst2|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662309 "|lab_4|segment_display:inst2|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_pio_s1_arbitrator segment_display:inst2\|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1 " "Elaborating entity \"seven_seg_pio_s1_arbitrator\" for hierarchy \"segment_display:inst2\|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1\"" {  } { { "segment_display.vhd" "the_seven_seg_pio_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 5378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662310 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662311 "|lab_4|segment_display:inst2|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662311 "|lab_4|segment_display:inst2|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_pio.vhd 2 1 " "Using design file seven_seg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_pio-europa " "Found design unit 1: seven_seg_pio-europa" {  } { { "seven_seg_pio.vhd" "" { Text "C:/ECT363/Lab6/seven_seg_pio.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033662319 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_pio " "Found entity 1: seven_seg_pio" {  } { { "seven_seg_pio.vhd" "" { Text "C:/ECT363/Lab6/seven_seg_pio.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033662319 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033662319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_pio segment_display:inst2\|seven_seg_pio:the_seven_seg_pio " "Elaborating entity \"seven_seg_pio\" for hierarchy \"segment_display:inst2\|seven_seg_pio:the_seven_seg_pio\"" {  } { { "segment_display.vhd" "the_seven_seg_pio" { Text "C:/ECT363/Lab6/segment_display.vhd" 5404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer_s1_arbitrator segment_display:inst2\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1 " "Elaborating entity \"sys_clk_timer_s1_arbitrator\" for hierarchy \"segment_display:inst2\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\"" {  } { { "segment_display.vhd" "the_sys_clk_timer_s1" { Text "C:/ECT363/Lab6/segment_display.vhd" 5418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662321 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662322 "|lab_4|segment_display:inst2|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662322 "|lab_4|segment_display:inst2|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "sys_clk_timer.vhd 2 1 " "Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_clk_timer-europa " "Found design unit 1: sys_clk_timer-europa" {  } { { "sys_clk_timer.vhd" "" { Text "C:/ECT363/Lab6/sys_clk_timer.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033662329 ""} { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_timer " "Found entity 1: sys_clk_timer" {  } { { "sys_clk_timer.vhd" "" { Text "C:/ECT363/Lab6/sys_clk_timer.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033662329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033662329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer segment_display:inst2\|sys_clk_timer:the_sys_clk_timer " "Elaborating entity \"sys_clk_timer\" for hierarchy \"segment_display:inst2\|sys_clk_timer:the_sys_clk_timer\"" {  } { { "segment_display.vhd" "the_sys_clk_timer" { Text "C:/ECT363/Lab6/segment_display.vhd" 5446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662331 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662332 "|lab_4|segment_display:inst|sys_clk_timer:the_sys_clk_timer"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662333 "|lab_4|segment_display:inst|sys_clk_timer:the_sys_clk_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator segment_display:inst2\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"segment_display:inst2\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "segment_display.vhd" "the_sysid_control_slave" { Text "C:/ECT363/Lab6/segment_display.vhd" 5460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662333 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662334 "|lab_4|segment_display:inst2|sysid_control_slave_arbitrator:the_sysid_control_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1354033662334 "|lab_4|segment_display:inst2|sysid_control_slave_arbitrator:the_sysid_control_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.vhd 2 1 " "Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysid-europa " "Found design unit 1: sysid-europa" {  } { { "sysid.vhd" "" { Text "C:/ECT363/Lab6/sysid.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354033662341 ""} { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Found entity 1: sysid" {  } { { "sysid.vhd" "" { Text "C:/ECT363/Lab6/sysid.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033662341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1354033662341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid segment_display:inst2\|sysid:the_sysid " "Elaborating entity \"sysid\" for hierarchy \"segment_display:inst2\|sysid:the_sysid\"" {  } { { "segment_display.vhd" "the_sysid" { Text "C:/ECT363/Lab6/segment_display.vhd" 5482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_display_reset_clk_0_domain_synch_module segment_display:inst2\|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch " "Elaborating entity \"segment_display_reset_clk_0_domain_synch_module\" for hierarchy \"segment_display:inst2\|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch\"" {  } { { "segment_display.vhd" "segment_display_reset_clk_0_domain_synch" { Text "C:/ECT363/Lab6/segment_display.vhd" 5492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:inst4 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:inst4\"" {  } { { "lab_4.bdf" "inst4" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 80 608 848 232 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:inst4\|altpll:altpll_component\"" {  } { { "sdram_pll.vhd" "altpll_component" { Text "C:/ECT363/Lab6/sdram_pll.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1354033662377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:inst4\|altpll:altpll_component\"" {  } { { "sdram_pll.vhd" "" { Text "C:/ECT363/Lab6/sdram_pll.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1354033662381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:inst4\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 3000 " "Parameter \"clk0_phase_shift\" = \"3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033662382 ""}  } { { "sdram_pll.vhd" "" { Text "C:/ECT363/Lab6/sdram_pll.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1354033662382 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "segment_display:inst2\|cpu_0:the_cpu_0\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"segment_display:inst2\|cpu_0:the_cpu_0\|Add17\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add17" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1354033670758 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1354033670758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment_display:inst2\|cpu_0:the_cpu_0\|lpm_add_sub:Add17 " "Elaborated megafunction instantiation \"segment_display:inst2\|cpu_0:the_cpu_0\|lpm_add_sub:Add17\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1354033671038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment_display:inst2\|cpu_0:the_cpu_0\|lpm_add_sub:Add17 " "Instantiated megafunction \"segment_display:inst2\|cpu_0:the_cpu_0\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033671038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033671038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033671038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1354033671038 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1354033671038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/ECT363/Lab6/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354033671097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354033671097 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1 1354033671910 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "" 0 -1 1354033671910 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "" 0 -1 1354033672004 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "" 0 -1 1354033672004 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "" 0 -1 1354033672004 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "" 0 -1 1354033672019 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "" 0 -1 1354033672019 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1354033672019 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2122 -1 0 } } { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 452 -1 0 } } { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 2499 -1 0 } } { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 511 -1 0 } } { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1274 -1 0 } } { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3211 -1 0 } } { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 373 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 6952 -1 0 } } { "segment_display.vhd" "" { Text "C:/ECT363/Lab6/segment_display.vhd" 3009 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 7343 -1 0 } } { "sdram_0.vhd" "" { Text "C:/ECT363/Lab6/sdram_0.vhd" 319 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "jtag_uart_0.vhd" "" { Text "C:/ECT363/Lab6/jtag_uart_0.vhd" 1196 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 10650 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 7373 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 10834 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 1319 -1 0 } } { "cpu_0.vhd" "" { Text "C:/ECT363/Lab6/cpu_0.vhd" 7311 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "sys_clk_timer.vhd" "" { Text "C:/ECT363/Lab6/sys_clk_timer.vhd" 176 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1354033672253 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1354033672253 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "lab_4.bdf" "" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 528 184 360 544 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354033674281 "|lab_4|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "lab_4.bdf" "" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 552 184 360 568 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354033674281 "|lab_4|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "lab_4.bdf" "" { Schematic "C:/ECT363/Lab6/lab_4.bdf" { { 568 1144 1320 584 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1354033674281 "|lab_4|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1354033674281 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1354033677120 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sevenseg " "Ignored assignments for entity \"sevenseg\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME sopc -entity sevenseg -qip sevenseg.qip " "Assignment for entity set_global_assignment -name IP_TOOL_NAME sopc -entity sevenseg -qip sevenseg.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354033677386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.0sp2 -entity sevenseg -qip sevenseg.qip " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0sp2 -entity sevenseg -qip sevenseg.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354033677386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV sopc -entity sevenseg -qip sevenseg.qip " "Assignment for entity set_global_assignment -name IP_TOOL_ENV sopc -entity sevenseg -qip sevenseg.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1354033677386 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1354033677386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1354033678181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1354033678181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5903 " "Implemented 5903 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1354033678665 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1354033678665 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1354033678665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5528 " "Implemented 5528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1354033678665 ""} { "Info" "ICUT_CUT_TM_RAMS" "285 " "Implemented 285 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1354033678665 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1354033678665 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1354033678665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1354033678665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1354033678727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:27:58 2012 " "Processing ended: Tue Nov 27 11:27:58 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1354033678727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1354033678727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1354033678727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354033678727 ""}
