{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654512787243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654512787251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 03:53:07 2022 " "Processing started: Mon Jun 06 03:53:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654512787251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512787251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512787251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1654512787739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654512787739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796762 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "d_ff.sv(8) " "Verilog HDL information at d_ff.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "d_ff.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/d_ff.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654512796763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/d_ff.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796763 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff_testbench " "Found entity 2: d_ff_testbench" {  } { { "d_ff.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/d_ff.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_10_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsr_10_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_10_bit " "Found entity 1: LFSR_10_bit" {  } { { "LFSR_10_bit.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LFSR_10_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796765 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_10_bit_testbench " "Found entity 2: LFSR_10_bit_testbench" {  } { { "LFSR_10_bit.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LFSR_10_bit.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.sv 3 3 " "Found 3 design units, including 3 entities, in source file leddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDriver " "Found entity 1: LEDDriver" {  } { { "LEDDriver.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LEDDriver.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796767 ""} { "Info" "ISGN_ENTITY_NAME" "2 LEDDriver_Test " "Found entity 2: LEDDriver_Test" {  } { { "LEDDriver.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LEDDriver.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796767 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDDriver_TestPhysical " "Found entity 3: LEDDriver_TestPhysical" {  } { { "LEDDriver.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LEDDriver.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_test " "Found entity 1: LED_test" {  } { { "LED_test.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LED_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796769 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_test_testbench " "Found entity 2: LED_test_testbench" {  } { { "LED_test.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LED_test.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kinematics.sv 2 2 " "Found 2 design units, including 2 entities, in source file kinematics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kinematics " "Found entity 1: kinematics" {  } { { "kinematics.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/kinematics.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796771 ""} { "Info" "ISGN_ENTITY_NAME" "2 kinematics_testbench " "Found entity 2: kinematics_testbench" {  } { { "kinematics.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/kinematics.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "position.sv 2 2 " "Found 2 design units, including 2 entities, in source file position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 position " "Found entity 1: position" {  } { { "position.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/position.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796773 ""} { "Info" "ISGN_ENTITY_NAME" "2 position_testbench " "Found entity 2: position_testbench" {  } { { "position.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/position.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796773 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pipe_generator.sv(35) " "Verilog HDL information at pipe_generator.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "pipe_generator.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/pipe_generator.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654512796775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_generator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipe_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_generator " "Found entity 1: pipe_generator" {  } { { "pipe_generator.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/pipe_generator.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796775 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_generator_testbench " "Found entity 2: pipe_generator_testbench" {  } { { "pipe_generator.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/pipe_generator.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796775 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "board_state.sv(34) " "Verilog HDL information at board_state.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654512796777 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "board_state.sv(58) " "Verilog HDL information at board_state.sv(58): always construct contains both blocking and non-blocking assignments" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654512796777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_state.sv 2 2 " "Found 2 design units, including 2 entities, in source file board_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_state " "Found entity 1: board_state" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796777 ""} { "Info" "ISGN_ENTITY_NAME" "2 board_state_testbench " "Found entity 2: board_state_testbench" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_checker.sv 2 2 " "Found 2 design units, including 2 entities, in source file collision_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_checker " "Found entity 1: collision_checker" {  } { { "collision_checker.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/collision_checker.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796779 ""} { "Info" "ISGN_ENTITY_NAME" "2 collision_checker_testbench " "Found entity 2: collision_checker_testbench" {  } { { "collision_checker.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/collision_checker.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654512796779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_keeper.sv 0 0 " "Found 0 design units, including 0 entities, in source file score_keeper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796780 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK DE1_SoC.sv(62) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(62): created implicit net for \"CLK\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654512796780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654512796820 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "pos p1 position matching object in present scope does not have an equivalent data type DE1_SoC.sv(68) " "SystemVerilog error at DE1_SoC.sv(68): can't implicitly connect port \"pos\" on instance \"p1\" of module \"position\" - matching object in present scope does not have an equivalent data type" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 68 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796823 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "pos position.sv(12) " "HDL error at position.sv(12): see declaration for object \"pos\"" {  } { { "position.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/position.sv" 12 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654512796824 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "pos DE1_SoC.sv(20) " "HDL error at DE1_SoC.sv(20): see declaration for object \"pos\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 20 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654512796824 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654512796824 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796850 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654512796915 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 06 03:53:16 2022 " "Processing ended: Mon Jun 06 03:53:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654512796915 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654512796915 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654512796915 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654512796915 ""}
