{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643289535594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643289535594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 27 14:18:55 2022 " "Processing started: Thu Jan 27 14:18:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643289535594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643289535594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Neuron -c Neuron " "Command: quartus_map --read_settings_files=on --write_settings_files=off Neuron -c Neuron" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643289535594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643289535907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643289535907 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "v_equation.v(19) " "Verilog HDL information at v_equation.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "v_equation.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/v_equation.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643289542150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i v_equation.v(45) " "Verilog HDL Declaration information at v_equation.v(45): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "v_equation.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/v_equation.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643289542150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_equation.v 2 2 " "Found 2 design units, including 2 entities, in source file v_equation.v" { { "Info" "ISGN_ENTITY_NAME" "1 v_equation " "Found entity 1: v_equation" {  } { { "v_equation.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/v_equation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542151 ""} { "Info" "ISGN_ENTITY_NAME" "2 v_equation_testbench " "Found entity 2: v_equation_testbench" {  } { { "v_equation.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/v_equation.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643289542151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_equation.v 1 1 " "Found 1 design units, including 1 entities, in source file u_equation.v" { { "Info" "ISGN_ENTITY_NAME" "1 u_equation " "Found entity 1: u_equation" {  } { { "u_equation.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/u_equation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643289542153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store.v 2 2 " "Found 2 design units, including 2 entities, in source file store.v" { { "Info" "ISGN_ENTITY_NAME" "1 store " "Found entity 1: store" {  } { { "store.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/store.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542154 ""} { "Info" "ISGN_ENTITY_NAME" "2 store_testbench " "Found entity 2: store_testbench" {  } { { "store.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/store.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643289542154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 2 2 " "Found 2 design units, including 2 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542156 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAM_testbench " "Found entity 2: RAM_testbench" {  } { { "RAM.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/RAM.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643289542156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_design_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file neuron_design_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 neuron_design_file " "Found entity 1: neuron_design_file" {  } { { "neuron_design_file.bdf" "" { Schematic "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/neuron_design_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643289542157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_align.v 2 2 " "Found 2 design units, including 2 entities, in source file input_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_align " "Found entity 1: input_align" {  } { { "input_align.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/input_align.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542159 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_align_testbench " "Found entity 2: input_align_testbench" {  } { { "input_align.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/input_align.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643289542159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "izhneuron_verilog.v 2 2 " "Found 2 design units, including 2 entities, in source file izhneuron_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 izhneuron_verilog " "Found entity 1: izhneuron_verilog" {  } { { "izhneuron_verilog.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/izhneuron_verilog.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542160 ""} { "Info" "ISGN_ENTITY_NAME" "2 izhneuron_verilog_testbench " "Found entity 2: izhneuron_verilog_testbench" {  } { { "izhneuron_verilog.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/izhneuron_verilog.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643289542160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_store.v 2 2 " "Found 2 design units, including 2 entities, in source file neg_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_store " "Found entity 1: neg_store" {  } { { "neg_store.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/neg_store.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542162 ""} { "Info" "ISGN_ENTITY_NAME" "2 neg_store_testbench " "Found entity 2: neg_store_testbench" {  } { { "neg_store.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/neg_store.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289542162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643289542162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "izhneuron_verilog " "Elaborating entity \"izhneuron_verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643289542224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_equation u_equation:b2v_inst " "Elaborating entity \"u_equation\" for hierarchy \"u_equation:b2v_inst\"" {  } { { "izhneuron_verilog.v" "b2v_inst" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/izhneuron_verilog.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643289542231 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intermediate u_equation.v(18) " "Verilog HDL Always Construct warning at u_equation.v(18): inferring latch(es) for variable \"intermediate\", which holds its previous value in one or more paths through the always construct" {  } { { "u_equation.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/u_equation.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643289542240 "|izhneuron_verilog|u_equation:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store store:b2v_inst2 " "Elaborating entity \"store\" for hierarchy \"store:b2v_inst2\"" {  } { { "izhneuron_verilog.v" "b2v_inst2" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/izhneuron_verilog.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643289542241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg_store neg_store:b2v_inst3 " "Elaborating entity \"neg_store\" for hierarchy \"neg_store:b2v_inst3\"" {  } { { "izhneuron_verilog.v" "b2v_inst3" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/izhneuron_verilog.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643289542250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_align input_align:b2v_inst4 " "Elaborating entity \"input_align\" for hierarchy \"input_align:b2v_inst4\"" {  } { { "izhneuron_verilog.v" "b2v_inst4" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/izhneuron_verilog.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643289542259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:b2v_inst5 " "Elaborating entity \"RAM\" for hierarchy \"RAM:b2v_inst5\"" {  } { { "izhneuron_verilog.v" "b2v_inst5" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/izhneuron_verilog.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643289542267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v_equation v_equation:b2v_inst6 " "Elaborating entity \"v_equation\" for hierarchy \"v_equation:b2v_inst6\"" {  } { { "izhneuron_verilog.v" "b2v_inst6" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/izhneuron_verilog.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643289542278 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "v_equation:b2v_inst6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"v_equation:b2v_inst6\|Mult0\"" {  } { { "v_equation.v" "Mult0" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/v_equation.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643289542946 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1643289542946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "v_equation:b2v_inst6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"v_equation:b2v_inst6\|lpm_mult:Mult0\"" {  } { { "v_equation.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/v_equation.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643289542995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "v_equation:b2v_inst6\|lpm_mult:Mult0 " "Instantiated megafunction \"v_equation:b2v_inst6\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643289542996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643289542996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643289542996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643289542996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643289542996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643289542996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643289542996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643289542996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643289542996 ""}  } { { "v_equation.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/v_equation.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643289542996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/db/mult_t5t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643289543030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643289543030 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "v_equation:b2v_inst6\|lpm_mult:Mult0\|mult_t5t:auto_generated\|mac_mult7 " "Synthesized away node \"v_equation:b2v_inst6\|lpm_mult:Mult0\|mult_t5t:auto_generated\|mac_mult7\"" {  } { { "db/mult_t5t.tdf" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/db/mult_t5t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "v_equation.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/v_equation.v" 19 -1 0 } } { "izhneuron_verilog.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/izhneuron_verilog.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643289543058 "|izhneuron_verilog|v_equation:b2v_inst6|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "v_equation:b2v_inst6\|lpm_mult:Mult0\|mult_t5t:auto_generated\|mac_out8 " "Synthesized away node \"v_equation:b2v_inst6\|lpm_mult:Mult0\|mult_t5t:auto_generated\|mac_out8\"" {  } { { "db/mult_t5t.tdf" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/db/mult_t5t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "v_equation.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/v_equation.v" 19 -1 0 } } { "izhneuron_verilog.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/izhneuron_verilog.v" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643289543058 "|izhneuron_verilog|v_equation:b2v_inst6|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1643289543058 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1643289543058 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1643289543152 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1643289543152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643289543320 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/output_files/Neuron.map.smsg " "Generated suppressed messages file C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/output_files/Neuron.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643289543734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643289543864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643289543864 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AER_BUS\[2\] " "No output dependent on input pin \"AER_BUS\[2\]\"" {  } { { "izhneuron_verilog.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/izhneuron_verilog.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643289543974 "|izhneuron_verilog|AER_BUS[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AER_BUS\[3\] " "No output dependent on input pin \"AER_BUS\[3\]\"" {  } { { "izhneuron_verilog.v" "" { Text "C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/neuron/izhneuron_verilog.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643289543974 "|izhneuron_verilog|AER_BUS[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1643289543974 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "498 " "Implemented 498 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643289543975 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643289543975 ""} { "Info" "ICUT_CUT_TM_LCELLS" "468 " "Implemented 468 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643289543975 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1643289543975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643289543975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643289544001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 27 14:19:04 2022 " "Processing ended: Thu Jan 27 14:19:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643289544001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643289544001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643289544001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643289544001 ""}
