{"vcs1":{"timestamp_begin":1740055331.029807816, "rt":4.33, "ut":4.07, "st":0.21}}
{"vcselab":{"timestamp_begin":1740055335.440269983, "rt":0.27, "ut":0.14, "st":0.11}}
{"link":{"timestamp_begin":1740055335.767946081, "rt":0.24, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740055330.732871331}
{"VCS_COMP_START_TIME": 1740055330.732871331}
{"VCS_COMP_END_TIME": 1740055336.077607213}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287984}}
{"vcselab": {"peak_mem": 150348}}
