module hi_fanout (clk1);
 input clk1;

 wire hi_fanout_fanout8_net8;
 wire hi_fanout_fanout7_net7;
 wire hi_fanout_fanout6_net6;
 wire hi_fanout_fanout5_net5;
 wire hi_fanout_fanout4_net4;
 wire hi_fanout_fanout3_net3;
 wire hi_fanout_fanout2_net2;
 wire hi_fanout_fanout1_net1;
 wire net0;

 BUF_X1 fanout8 (.A(net0),
    .Z(hi_fanout_fanout8_net8));
 BUF_X1 fanout7 (.A(net8),
    .Z(hi_fanout_fanout7_net7));
 BUF_X1 fanout6 (.A(net8),
    .Z(hi_fanout_fanout6_net6));
 BUF_X1 fanout5 (.A(net8),
    .Z(hi_fanout_fanout5_net5));
 BUF_X1 fanout4 (.A(net0),
    .Z(hi_fanout_fanout4_net4));
 BUF_X1 fanout3 (.A(hi_fanout_fanout4_net4),
    .Z(hi_fanout_fanout3_net3));
 BUF_X1 fanout2 (.A(hi_fanout_fanout3_net3),
    .Z(hi_fanout_fanout2_net2));
 BUF_X1 fanout1 (.A(hi_fanout_fanout4_net4),
    .Z(hi_fanout_fanout1_net1));
 DFF_X1 drvr (.CK(clk1),
    .Q(net0));
 hi_fanout_child hi_fanout_inst1 (.net_i_6(hi_fanout_fanout7_net7),
    .net_i_5(hi_fanout_fanout6_net6),
    .net_i_4(hi_fanout_fanout5_net5),
    .net_i_3(hi_fanout_fanout4_net4),
    .net_i_2(hi_fanout_fanout3_net3),
    .net_i_1(hi_fanout_fanout2_net2),
    .net_i(hi_fanout_fanout1_net1),
    .clk1(clk1));
 hi_fanout_child_hi_fanout_inst2 hi_fanout_inst2 (.net_i_5(hi_fanout_fanout8_net8),
    .net_i_4(hi_fanout_fanout7_net7),
    .net_i_3(hi_fanout_fanout6_net6),
    .net_i_2(hi_fanout_fanout4_net4),
    .net_i_1(hi_fanout_fanout3_net3),
    .net_i(hi_fanout_fanout1_net1),
    .net0(net0),
    .clk1(clk1));
endmodule
module hi_fanout_child (net_i_6,
    net_i_5,
    net_i_4,
    net_i_3,
    net_i_2,
    net_i_1,
    net_i,
    clk1);
 input net_i_6;
 input net_i_5;
 input net_i_4;
 input net_i_3;
 input net_i_2;
 input net_i_1;
 input net_i;
 input clk1;


 DFF_X1 load0 (.D(net_i_1),
    .CK(clk1));
 DFF_X1 load1 (.D(net_i_1),
    .CK(clk1));
 DFF_X1 load10 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load11 (.D(net_i_1),
    .CK(clk1));
 DFF_X1 load12 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load13 (.D(net_i_1),
    .CK(clk1));
 DFF_X1 load14 (.D(net_i_1),
    .CK(clk1));
 DFF_X1 load15 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load16 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load17 (.D(net_i_2),
    .CK(clk1));
 DFF_X1 load18 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load19 (.D(net_i_1),
    .CK(clk1));
 DFF_X1 load2 (.D(net_i_2),
    .CK(clk1));
 DFF_X1 load20 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load21 (.D(net_i_2),
    .CK(clk1));
 DFF_X1 load22 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load23 (.D(net_i_1),
    .CK(clk1));
 DFF_X1 load24 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load25 (.D(net_i_1),
    .CK(clk1));
 DFF_X1 load26 (.D(net_i_5),
    .CK(clk1));
 DFF_X1 load27 (.D(net_i_2),
    .CK(clk1));
 DFF_X1 load28 (.D(net_i),
    .CK(clk1));
 DFF_X1 load29 (.D(net_i_6),
    .CK(clk1));
 DFF_X1 load3 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load30 (.D(net_i_1),
    .CK(clk1));
 DFF_X1 load31 (.D(net_i_5),
    .CK(clk1));
 DFF_X1 load32 (.D(net_i_2),
    .CK(clk1));
 DFF_X1 load33 (.D(net_i_3),
    .CK(clk1));
 DFF_X1 load34 (.D(net_i),
    .CK(clk1));
 DFF_X1 load4 (.D(net_i_6),
    .CK(clk1));
 DFF_X1 load5 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load6 (.D(net_i_1),
    .CK(clk1));
 DFF_X1 load7 (.D(net_i_5),
    .CK(clk1));
 DFF_X1 load8 (.D(net_i_2),
    .CK(clk1));
 DFF_X1 load9 (.D(net_i_3),
    .CK(clk1));
endmodule
module hi_fanout_child_hi_fanout_inst2 (net_i_5,
    net_i_4,
    net_i_3,
    net_i_2,
    net_i_1,
    net_i,
    net0,
    clk1);
 input net_i_5;
 input net_i_4;
 input net_i_3;
 input net_i_2;
 input net_i_1;
 input net_i;
 input net0;
 input clk1;


 DFF_X1 load0 (.D(net_i_5),
    .CK(clk1));
 DFF_X1 load1 (.D(net_i),
    .CK(clk1));
 DFF_X1 load10 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load11 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load12 (.D(net_i),
    .CK(clk1));
 DFF_X1 load13 (.D(net_i_3),
    .CK(clk1));
 DFF_X1 load14 (.D(net_i_1),
    .CK(clk1));
 DFF_X1 load15 (.D(net_i_2),
    .CK(clk1));
 DFF_X1 load16 (.D(net_i_5),
    .CK(clk1));
 DFF_X1 load17 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load18 (.D(net_i),
    .CK(clk1));
 DFF_X1 load19 (.D(net_i_2),
    .CK(clk1));
 DFF_X1 load2 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load20 (.D(net_i),
    .CK(clk1));
 DFF_X1 load21 (.D(net_i_3),
    .CK(clk1));
 DFF_X1 load22 (.D(net_i_1),
    .CK(clk1));
 DFF_X1 load23 (.D(net_i_5),
    .CK(clk1));
 DFF_X1 load24 (.D(net_i_2),
    .CK(clk1));
 DFF_X1 load25 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load26 (.D(net_i),
    .CK(clk1));
 DFF_X1 load27 (.D(net_i_5),
    .CK(clk1));
 DFF_X1 load28 (.D(net_i_2),
    .CK(clk1));
 DFF_X1 load29 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load3 (.D(net_i),
    .CK(clk1));
 DFF_X1 load30 (.D(net_i_5),
    .CK(clk1));
 DFF_X1 load31 (.D(net_i_2),
    .CK(clk1));
 DFF_X1 load32 (.D(net_i_5),
    .CK(clk1));
 DFF_X1 load33 (.D(net_i_2),
    .CK(clk1));
 DFF_X1 load34 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load4 (.D(net_i),
    .CK(clk1));
 DFF_X1 load5 (.D(net_i_5),
    .CK(clk1));
 DFF_X1 load6 (.D(net0),
    .CK(clk1));
 DFF_X1 load7 (.D(net0),
    .CK(clk1));
 DFF_X1 load8 (.D(net_i_4),
    .CK(clk1));
 DFF_X1 load9 (.D(net_i),
    .CK(clk1));
endmodule
