
g031k8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ed0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  08004f8c  08004f8c  00005f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800535c  0800535c  0000700c  2**0
                  CONTENTS
  4 .ARM          00000008  0800535c  0800535c  0000635c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005364  08005364  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005364  08005364  00006364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005368  08005368  00006368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800536c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  2000000c  08005378  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c8  08005378  000073c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001347b  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002551  00000000  00000000  0001a4af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001048  00000000  00000000  0001ca00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cca  00000000  00000000  0001da48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017647  00000000  00000000  0001e712  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000138ba  00000000  00000000  00035d59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a305  00000000  00000000  00049613  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e3918  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b14  00000000  00000000  000e395c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000e7470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004f74 	.word	0x08004f74

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08004f74 	.word	0x08004f74

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <__aeabi_uldivmod>:
 800021c:	2b00      	cmp	r3, #0
 800021e:	d111      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000220:	2a00      	cmp	r2, #0
 8000222:	d10f      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000224:	2900      	cmp	r1, #0
 8000226:	d100      	bne.n	800022a <__aeabi_uldivmod+0xe>
 8000228:	2800      	cmp	r0, #0
 800022a:	d002      	beq.n	8000232 <__aeabi_uldivmod+0x16>
 800022c:	2100      	movs	r1, #0
 800022e:	43c9      	mvns	r1, r1
 8000230:	0008      	movs	r0, r1
 8000232:	b407      	push	{r0, r1, r2}
 8000234:	4802      	ldr	r0, [pc, #8]	@ (8000240 <__aeabi_uldivmod+0x24>)
 8000236:	a102      	add	r1, pc, #8	@ (adr r1, 8000240 <__aeabi_uldivmod+0x24>)
 8000238:	1840      	adds	r0, r0, r1
 800023a:	9002      	str	r0, [sp, #8]
 800023c:	bd03      	pop	{r0, r1, pc}
 800023e:	46c0      	nop			@ (mov r8, r8)
 8000240:	ffffffd9 	.word	0xffffffd9
 8000244:	b403      	push	{r0, r1}
 8000246:	4668      	mov	r0, sp
 8000248:	b501      	push	{r0, lr}
 800024a:	9802      	ldr	r0, [sp, #8]
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	9b01      	ldr	r3, [sp, #4]
 8000252:	469e      	mov	lr, r3
 8000254:	b002      	add	sp, #8
 8000256:	bc0c      	pop	{r2, r3}
 8000258:	4770      	bx	lr
 800025a:	46c0      	nop			@ (mov r8, r8)

0800025c <__udivmoddi4>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	0004      	movs	r4, r0
 800026a:	000d      	movs	r5, r1
 800026c:	4692      	mov	sl, r2
 800026e:	4699      	mov	r9, r3
 8000270:	b083      	sub	sp, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d830      	bhi.n	80002d8 <__udivmoddi4+0x7c>
 8000276:	d02d      	beq.n	80002d4 <__udivmoddi4+0x78>
 8000278:	4649      	mov	r1, r9
 800027a:	4650      	mov	r0, sl
 800027c:	f000 f8ba 	bl	80003f4 <__clzdi2>
 8000280:	0029      	movs	r1, r5
 8000282:	0006      	movs	r6, r0
 8000284:	0020      	movs	r0, r4
 8000286:	f000 f8b5 	bl	80003f4 <__clzdi2>
 800028a:	1a33      	subs	r3, r6, r0
 800028c:	4698      	mov	r8, r3
 800028e:	3b20      	subs	r3, #32
 8000290:	d434      	bmi.n	80002fc <__udivmoddi4+0xa0>
 8000292:	469b      	mov	fp, r3
 8000294:	4653      	mov	r3, sl
 8000296:	465a      	mov	r2, fp
 8000298:	4093      	lsls	r3, r2
 800029a:	4642      	mov	r2, r8
 800029c:	001f      	movs	r7, r3
 800029e:	4653      	mov	r3, sl
 80002a0:	4093      	lsls	r3, r2
 80002a2:	001e      	movs	r6, r3
 80002a4:	42af      	cmp	r7, r5
 80002a6:	d83b      	bhi.n	8000320 <__udivmoddi4+0xc4>
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d100      	bne.n	80002ae <__udivmoddi4+0x52>
 80002ac:	e079      	b.n	80003a2 <__udivmoddi4+0x146>
 80002ae:	465b      	mov	r3, fp
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5e>
 80002b8:	e076      	b.n	80003a8 <__udivmoddi4+0x14c>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	465a      	mov	r2, fp
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4642      	mov	r2, r8
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e029      	b.n	8000328 <__udivmoddi4+0xcc>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9cf      	bls.n	8000278 <__udivmoddi4+0x1c>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8e>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b003      	add	sp, #12
 80002f0:	bcf0      	pop	{r4, r5, r6, r7}
 80002f2:	46bb      	mov	fp, r7
 80002f4:	46b2      	mov	sl, r6
 80002f6:	46a9      	mov	r9, r5
 80002f8:	46a0      	mov	r8, r4
 80002fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fc:	4642      	mov	r2, r8
 80002fe:	469b      	mov	fp, r3
 8000300:	2320      	movs	r3, #32
 8000302:	1a9b      	subs	r3, r3, r2
 8000304:	4652      	mov	r2, sl
 8000306:	40da      	lsrs	r2, r3
 8000308:	4641      	mov	r1, r8
 800030a:	0013      	movs	r3, r2
 800030c:	464a      	mov	r2, r9
 800030e:	408a      	lsls	r2, r1
 8000310:	0017      	movs	r7, r2
 8000312:	4642      	mov	r2, r8
 8000314:	431f      	orrs	r7, r3
 8000316:	4653      	mov	r3, sl
 8000318:	4093      	lsls	r3, r2
 800031a:	001e      	movs	r6, r3
 800031c:	42af      	cmp	r7, r5
 800031e:	d9c3      	bls.n	80002a8 <__udivmoddi4+0x4c>
 8000320:	2200      	movs	r2, #0
 8000322:	2300      	movs	r3, #0
 8000324:	9200      	str	r2, [sp, #0]
 8000326:	9301      	str	r3, [sp, #4]
 8000328:	4643      	mov	r3, r8
 800032a:	2b00      	cmp	r3, #0
 800032c:	d0d8      	beq.n	80002e0 <__udivmoddi4+0x84>
 800032e:	07fb      	lsls	r3, r7, #31
 8000330:	0872      	lsrs	r2, r6, #1
 8000332:	431a      	orrs	r2, r3
 8000334:	4646      	mov	r6, r8
 8000336:	087b      	lsrs	r3, r7, #1
 8000338:	e00e      	b.n	8000358 <__udivmoddi4+0xfc>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d101      	bne.n	8000342 <__udivmoddi4+0xe6>
 800033e:	42a2      	cmp	r2, r4
 8000340:	d80c      	bhi.n	800035c <__udivmoddi4+0x100>
 8000342:	1aa4      	subs	r4, r4, r2
 8000344:	419d      	sbcs	r5, r3
 8000346:	2001      	movs	r0, #1
 8000348:	1924      	adds	r4, r4, r4
 800034a:	416d      	adcs	r5, r5
 800034c:	2100      	movs	r1, #0
 800034e:	3e01      	subs	r6, #1
 8000350:	1824      	adds	r4, r4, r0
 8000352:	414d      	adcs	r5, r1
 8000354:	2e00      	cmp	r6, #0
 8000356:	d006      	beq.n	8000366 <__udivmoddi4+0x10a>
 8000358:	42ab      	cmp	r3, r5
 800035a:	d9ee      	bls.n	800033a <__udivmoddi4+0xde>
 800035c:	3e01      	subs	r6, #1
 800035e:	1924      	adds	r4, r4, r4
 8000360:	416d      	adcs	r5, r5
 8000362:	2e00      	cmp	r6, #0
 8000364:	d1f8      	bne.n	8000358 <__udivmoddi4+0xfc>
 8000366:	9800      	ldr	r0, [sp, #0]
 8000368:	9901      	ldr	r1, [sp, #4]
 800036a:	465b      	mov	r3, fp
 800036c:	1900      	adds	r0, r0, r4
 800036e:	4169      	adcs	r1, r5
 8000370:	2b00      	cmp	r3, #0
 8000372:	db24      	blt.n	80003be <__udivmoddi4+0x162>
 8000374:	002b      	movs	r3, r5
 8000376:	465a      	mov	r2, fp
 8000378:	4644      	mov	r4, r8
 800037a:	40d3      	lsrs	r3, r2
 800037c:	002a      	movs	r2, r5
 800037e:	40e2      	lsrs	r2, r4
 8000380:	001c      	movs	r4, r3
 8000382:	465b      	mov	r3, fp
 8000384:	0015      	movs	r5, r2
 8000386:	2b00      	cmp	r3, #0
 8000388:	db2a      	blt.n	80003e0 <__udivmoddi4+0x184>
 800038a:	0026      	movs	r6, r4
 800038c:	409e      	lsls	r6, r3
 800038e:	0033      	movs	r3, r6
 8000390:	0026      	movs	r6, r4
 8000392:	4647      	mov	r7, r8
 8000394:	40be      	lsls	r6, r7
 8000396:	0032      	movs	r2, r6
 8000398:	1a80      	subs	r0, r0, r2
 800039a:	4199      	sbcs	r1, r3
 800039c:	9000      	str	r0, [sp, #0]
 800039e:	9101      	str	r1, [sp, #4]
 80003a0:	e79e      	b.n	80002e0 <__udivmoddi4+0x84>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d8bc      	bhi.n	8000320 <__udivmoddi4+0xc4>
 80003a6:	e782      	b.n	80002ae <__udivmoddi4+0x52>
 80003a8:	4642      	mov	r2, r8
 80003aa:	2320      	movs	r3, #32
 80003ac:	2100      	movs	r1, #0
 80003ae:	1a9b      	subs	r3, r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	9100      	str	r1, [sp, #0]
 80003b4:	9201      	str	r2, [sp, #4]
 80003b6:	2201      	movs	r2, #1
 80003b8:	40da      	lsrs	r2, r3
 80003ba:	9201      	str	r2, [sp, #4]
 80003bc:	e785      	b.n	80002ca <__udivmoddi4+0x6e>
 80003be:	4642      	mov	r2, r8
 80003c0:	2320      	movs	r3, #32
 80003c2:	1a9b      	subs	r3, r3, r2
 80003c4:	002a      	movs	r2, r5
 80003c6:	4646      	mov	r6, r8
 80003c8:	409a      	lsls	r2, r3
 80003ca:	0023      	movs	r3, r4
 80003cc:	40f3      	lsrs	r3, r6
 80003ce:	4644      	mov	r4, r8
 80003d0:	4313      	orrs	r3, r2
 80003d2:	002a      	movs	r2, r5
 80003d4:	40e2      	lsrs	r2, r4
 80003d6:	001c      	movs	r4, r3
 80003d8:	465b      	mov	r3, fp
 80003da:	0015      	movs	r5, r2
 80003dc:	2b00      	cmp	r3, #0
 80003de:	dad4      	bge.n	800038a <__udivmoddi4+0x12e>
 80003e0:	4642      	mov	r2, r8
 80003e2:	002f      	movs	r7, r5
 80003e4:	2320      	movs	r3, #32
 80003e6:	0026      	movs	r6, r4
 80003e8:	4097      	lsls	r7, r2
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	40de      	lsrs	r6, r3
 80003ee:	003b      	movs	r3, r7
 80003f0:	4333      	orrs	r3, r6
 80003f2:	e7cd      	b.n	8000390 <__udivmoddi4+0x134>

080003f4 <__clzdi2>:
 80003f4:	b510      	push	{r4, lr}
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d103      	bne.n	8000402 <__clzdi2+0xe>
 80003fa:	f000 f807 	bl	800040c <__clzsi2>
 80003fe:	3020      	adds	r0, #32
 8000400:	e002      	b.n	8000408 <__clzdi2+0x14>
 8000402:	0008      	movs	r0, r1
 8000404:	f000 f802 	bl	800040c <__clzsi2>
 8000408:	bd10      	pop	{r4, pc}
 800040a:	46c0      	nop			@ (mov r8, r8)

0800040c <__clzsi2>:
 800040c:	211c      	movs	r1, #28
 800040e:	2301      	movs	r3, #1
 8000410:	041b      	lsls	r3, r3, #16
 8000412:	4298      	cmp	r0, r3
 8000414:	d301      	bcc.n	800041a <__clzsi2+0xe>
 8000416:	0c00      	lsrs	r0, r0, #16
 8000418:	3910      	subs	r1, #16
 800041a:	0a1b      	lsrs	r3, r3, #8
 800041c:	4298      	cmp	r0, r3
 800041e:	d301      	bcc.n	8000424 <__clzsi2+0x18>
 8000420:	0a00      	lsrs	r0, r0, #8
 8000422:	3908      	subs	r1, #8
 8000424:	091b      	lsrs	r3, r3, #4
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0x22>
 800042a:	0900      	lsrs	r0, r0, #4
 800042c:	3904      	subs	r1, #4
 800042e:	a202      	add	r2, pc, #8	@ (adr r2, 8000438 <__clzsi2+0x2c>)
 8000430:	5c10      	ldrb	r0, [r2, r0]
 8000432:	1840      	adds	r0, r0, r1
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			@ (mov r8, r8)
 8000438:	02020304 	.word	0x02020304
 800043c:	01010101 	.word	0x01010101
	...

08000448 <TIM16_callback>:
#include "TIMx_callbacks.h"

void TIM16_callback(TIM_HandleTypeDef *htim)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim16, (uint16_t)TIM16_final_start_value); //this line must go here, or at least very near the beginning!
 8000450:	4b39      	ldr	r3, [pc, #228]	@ (8000538 <TIM16_callback+0xf0>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	b29a      	uxth	r2, r3
 8000456:	4b39      	ldr	r3, [pc, #228]	@ (800053c <TIM16_callback+0xf4>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	625a      	str	r2, [r3, #36]	@ 0x24

	//interrupt flag is already cleared by stm32g0xx_it.c

	if(current_waveshape == TRIANGLE_MODE){
 800045c:	4b38      	ldr	r3, [pc, #224]	@ (8000540 <TIM16_callback+0xf8>)
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	b2db      	uxtb	r3, r3
 8000462:	2b00      	cmp	r3, #0
 8000464:	d109      	bne.n	800047a <TIM16_callback+0x32>
		duty = tri_table_one_quadrant[current_one_quadrant_index];
 8000466:	4b37      	ldr	r3, [pc, #220]	@ (8000544 <TIM16_callback+0xfc>)
 8000468:	781b      	ldrb	r3, [r3, #0]
 800046a:	b2db      	uxtb	r3, r3
 800046c:	001a      	movs	r2, r3
 800046e:	4b36      	ldr	r3, [pc, #216]	@ (8000548 <TIM16_callback+0x100>)
 8000470:	0052      	lsls	r2, r2, #1
 8000472:	5ad2      	ldrh	r2, [r2, r3]
 8000474:	4b35      	ldr	r3, [pc, #212]	@ (800054c <TIM16_callback+0x104>)
 8000476:	801a      	strh	r2, [r3, #0]
 8000478:	e016      	b.n	80004a8 <TIM16_callback+0x60>
	}
	else if(current_waveshape == SINE_MODE){
 800047a:	4b31      	ldr	r3, [pc, #196]	@ (8000540 <TIM16_callback+0xf8>)
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	b2db      	uxtb	r3, r3
 8000480:	2b01      	cmp	r3, #1
 8000482:	d109      	bne.n	8000498 <TIM16_callback+0x50>
		duty = sine_table_one_quadrant[current_one_quadrant_index];
 8000484:	4b2f      	ldr	r3, [pc, #188]	@ (8000544 <TIM16_callback+0xfc>)
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	b2db      	uxtb	r3, r3
 800048a:	001a      	movs	r2, r3
 800048c:	4b30      	ldr	r3, [pc, #192]	@ (8000550 <TIM16_callback+0x108>)
 800048e:	0052      	lsls	r2, r2, #1
 8000490:	5ad2      	ldrh	r2, [r2, r3]
 8000492:	4b2e      	ldr	r3, [pc, #184]	@ (800054c <TIM16_callback+0x104>)
 8000494:	801a      	strh	r2, [r3, #0]
 8000496:	e007      	b.n	80004a8 <TIM16_callback+0x60>
	}
	else if(current_waveshape == SQUARE_MODE){
 8000498:	4b29      	ldr	r3, [pc, #164]	@ (8000540 <TIM16_callback+0xf8>)
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	b2db      	uxtb	r3, r3
 800049e:	2b02      	cmp	r3, #2
 80004a0:	d102      	bne.n	80004a8 <TIM16_callback+0x60>
		duty = 1023;
 80004a2:	4b2a      	ldr	r3, [pc, #168]	@ (800054c <TIM16_callback+0x104>)
 80004a4:	4a2b      	ldr	r2, [pc, #172]	@ (8000554 <TIM16_callback+0x10c>)
 80004a6:	801a      	strh	r2, [r3, #0]
	}
	if(current_one_quadrant_index == MAX_QUADRANT_INDEX){
 80004a8:	4b26      	ldr	r3, [pc, #152]	@ (8000544 <TIM16_callback+0xfc>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	2b80      	cmp	r3, #128	@ 0x80
 80004b0:	d103      	bne.n	80004ba <TIM16_callback+0x72>
		current_quadrant = SECOND_QUADRANT;
 80004b2:	4b29      	ldr	r3, [pc, #164]	@ (8000558 <TIM16_callback+0x110>)
 80004b4:	2201      	movs	r2, #1
 80004b6:	701a      	strb	r2, [r3, #0]
 80004b8:	e013      	b.n	80004e2 <TIM16_callback+0x9a>
	}
	else if(current_one_quadrant_index == MIN_QUADRANT_INDEX){
 80004ba:	4b22      	ldr	r3, [pc, #136]	@ (8000544 <TIM16_callback+0xfc>)
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	b2db      	uxtb	r3, r3
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d10e      	bne.n	80004e2 <TIM16_callback+0x9a>
		current_quadrant = FIRST_QUADRANT;
 80004c4:	4b24      	ldr	r3, [pc, #144]	@ (8000558 <TIM16_callback+0x110>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	701a      	strb	r2, [r3, #0]
		if(current_halfcycle == FIRST_HALFCYCLE){
 80004ca:	4b24      	ldr	r3, [pc, #144]	@ (800055c <TIM16_callback+0x114>)
 80004cc:	781b      	ldrb	r3, [r3, #0]
 80004ce:	b2db      	uxtb	r3, r3
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d103      	bne.n	80004dc <TIM16_callback+0x94>
			current_halfcycle = SECOND_HALFCYCLE;
 80004d4:	4b21      	ldr	r3, [pc, #132]	@ (800055c <TIM16_callback+0x114>)
 80004d6:	2201      	movs	r2, #1
 80004d8:	701a      	strb	r2, [r3, #0]
 80004da:	e002      	b.n	80004e2 <TIM16_callback+0x9a>
		}
		else{
			current_halfcycle = FIRST_HALFCYCLE;
 80004dc:	4b1f      	ldr	r3, [pc, #124]	@ (800055c <TIM16_callback+0x114>)
 80004de:	2200      	movs	r2, #0
 80004e0:	701a      	strb	r2, [r3, #0]
		}
	}
	if(current_quadrant == FIRST_QUADRANT){
 80004e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000558 <TIM16_callback+0x110>)
 80004e4:	781b      	ldrb	r3, [r3, #0]
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d107      	bne.n	80004fc <TIM16_callback+0xb4>
		current_one_quadrant_index++;
 80004ec:	4b15      	ldr	r3, [pc, #84]	@ (8000544 <TIM16_callback+0xfc>)
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	b2db      	uxtb	r3, r3
 80004f2:	3301      	adds	r3, #1
 80004f4:	b2da      	uxtb	r2, r3
 80004f6:	4b13      	ldr	r3, [pc, #76]	@ (8000544 <TIM16_callback+0xfc>)
 80004f8:	701a      	strb	r2, [r3, #0]
 80004fa:	e006      	b.n	800050a <TIM16_callback+0xc2>
	}
	else{
		current_one_quadrant_index--;
 80004fc:	4b11      	ldr	r3, [pc, #68]	@ (8000544 <TIM16_callback+0xfc>)
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	b2db      	uxtb	r3, r3
 8000502:	3b01      	subs	r3, #1
 8000504:	b2da      	uxtb	r2, r3
 8000506:	4b0f      	ldr	r3, [pc, #60]	@ (8000544 <TIM16_callback+0xfc>)
 8000508:	701a      	strb	r2, [r3, #0]
	}
	if(current_halfcycle == SECOND_HALFCYCLE){
 800050a:	4b14      	ldr	r3, [pc, #80]	@ (800055c <TIM16_callback+0x114>)
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	b2db      	uxtb	r3, r3
 8000510:	2b01      	cmp	r3, #1
 8000512:	d107      	bne.n	8000524 <TIM16_callback+0xdc>
		duty = 1023 - duty;
 8000514:	4b0d      	ldr	r3, [pc, #52]	@ (800054c <TIM16_callback+0x104>)
 8000516:	881b      	ldrh	r3, [r3, #0]
 8000518:	b29b      	uxth	r3, r3
 800051a:	4a0e      	ldr	r2, [pc, #56]	@ (8000554 <TIM16_callback+0x10c>)
 800051c:	1ad3      	subs	r3, r2, r3
 800051e:	b29a      	uxth	r2, r3
 8000520:	4b0a      	ldr	r3, [pc, #40]	@ (800054c <TIM16_callback+0x104>)
 8000522:	801a      	strh	r2, [r3, #0]
		duty = 1023; //if depth is 0, just output 1023
	}
#endif

	//Write Duty
	__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, duty); //updates the CCR register of TIM14, which sets duty
 8000524:	4b09      	ldr	r3, [pc, #36]	@ (800054c <TIM16_callback+0x104>)
 8000526:	881b      	ldrh	r3, [r3, #0]
 8000528:	b29a      	uxth	r2, r3
 800052a:	4b0d      	ldr	r3, [pc, #52]	@ (8000560 <TIM16_callback+0x118>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000530:	46c0      	nop			@ (mov r8, r8)
 8000532:	46bd      	mov	sp, r7
 8000534:	b002      	add	sp, #8
 8000536:	bd80      	pop	{r7, pc}
 8000538:	200003b4 	.word	0x200003b4
 800053c:	200001a4 	.word	0x200001a4
 8000540:	200003b0 	.word	0x200003b0
 8000544:	200003b1 	.word	0x200003b1
 8000548:	08005090 	.word	0x08005090
 800054c:	200003b8 	.word	0x200003b8
 8000550:	08004f8c 	.word	0x08004f8c
 8000554:	000003ff 	.word	0x000003ff
 8000558:	200003b3 	.word	0x200003b3
 800055c:	200003b2 	.word	0x200003b2
 8000560:	200000e8 	.word	0x200000e8

08000564 <TIM17_callback>:

    return 1;
}

void TIM17_callback(TIM_HandleTypeDef *htim)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
	//Start ADC (in scan mode) conversion
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions);
 800056c:	4b05      	ldr	r3, [pc, #20]	@ (8000584 <TIM17_callback+0x20>)
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	001a      	movs	r2, r3
 8000572:	4905      	ldr	r1, [pc, #20]	@ (8000588 <TIM17_callback+0x24>)
 8000574:	4b05      	ldr	r3, [pc, #20]	@ (800058c <TIM17_callback+0x28>)
 8000576:	0018      	movs	r0, r3
 8000578:	f001 f920 	bl	80017bc <HAL_ADC_Start_DMA>

	//size_t tmr3_value = TMR3_OVERFLOW_COUNT; //-to be sorted

	//TMR3_Write(tmr3_value); //-to be sorted
	//TMR3_Start(); //time delay to allow ADCC conversion to complete, DMA is triggered on overflow. //-to be sorted
}
 800057c:	46c0      	nop			@ (mov r8, r8)
 800057e:	46bd      	mov	sp, r7
 8000580:	b002      	add	sp, #8
 8000582:	bd80      	pop	{r7, pc}
 8000584:	08005192 	.word	0x08005192
 8000588:	200003bc 	.word	0x200003bc
 800058c:	20000028 	.word	0x20000028

08000590 <SystemClock_Config>:
UART_HandleTypeDef huart2;


//FUNCTIONS
void SystemClock_Config(void)
{
 8000590:	b590      	push	{r4, r7, lr}
 8000592:	b093      	sub	sp, #76	@ 0x4c
 8000594:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000596:	2410      	movs	r4, #16
 8000598:	193b      	adds	r3, r7, r4
 800059a:	0018      	movs	r0, r3
 800059c:	2338      	movs	r3, #56	@ 0x38
 800059e:	001a      	movs	r2, r3
 80005a0:	2100      	movs	r1, #0
 80005a2:	f004 fcbb 	bl	8004f1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a6:	003b      	movs	r3, r7
 80005a8:	0018      	movs	r0, r3
 80005aa:	2310      	movs	r3, #16
 80005ac:	001a      	movs	r2, r3
 80005ae:	2100      	movs	r1, #0
 80005b0:	f004 fcb4 	bl	8004f1c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005b4:	2380      	movs	r3, #128	@ 0x80
 80005b6:	009b      	lsls	r3, r3, #2
 80005b8:	0018      	movs	r0, r3
 80005ba:	f002 f943 	bl	8002844 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005be:	193b      	adds	r3, r7, r4
 80005c0:	2202      	movs	r2, #2
 80005c2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c4:	193b      	adds	r3, r7, r4
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	0052      	lsls	r2, r2, #1
 80005ca:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80005cc:	0021      	movs	r1, r4
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	2200      	movs	r2, #0
 80005d2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	2240      	movs	r2, #64	@ 0x40
 80005d8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	2202      	movs	r2, #2
 80005de:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	2202      	movs	r2, #2
 80005e4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	2200      	movs	r2, #0
 80005ea:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80005ec:	187b      	adds	r3, r7, r1
 80005ee:	2208      	movs	r2, #8
 80005f0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005f2:	187b      	adds	r3, r7, r1
 80005f4:	2280      	movs	r2, #128	@ 0x80
 80005f6:	0292      	lsls	r2, r2, #10
 80005f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80005fa:	187b      	adds	r3, r7, r1
 80005fc:	22c0      	movs	r2, #192	@ 0xc0
 80005fe:	04d2      	lsls	r2, r2, #19
 8000600:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000602:	187b      	adds	r3, r7, r1
 8000604:	2280      	movs	r2, #128	@ 0x80
 8000606:	0592      	lsls	r2, r2, #22
 8000608:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800060a:	187b      	adds	r3, r7, r1
 800060c:	0018      	movs	r0, r3
 800060e:	f002 f965 	bl	80028dc <HAL_RCC_OscConfig>
 8000612:	1e03      	subs	r3, r0, #0
 8000614:	d001      	beq.n	800061a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000616:	f000 fb37 	bl	8000c88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800061a:	003b      	movs	r3, r7
 800061c:	2207      	movs	r2, #7
 800061e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000620:	003b      	movs	r3, r7
 8000622:	2202      	movs	r2, #2
 8000624:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000626:	003b      	movs	r3, r7
 8000628:	2200      	movs	r2, #0
 800062a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800062c:	003b      	movs	r3, r7
 800062e:	2200      	movs	r2, #0
 8000630:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000632:	003b      	movs	r3, r7
 8000634:	2102      	movs	r1, #2
 8000636:	0018      	movs	r0, r3
 8000638:	f002 fc6a 	bl	8002f10 <HAL_RCC_ClockConfig>
 800063c:	1e03      	subs	r3, r0, #0
 800063e:	d001      	beq.n	8000644 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000640:	f000 fb22 	bl	8000c88 <Error_Handler>
  }
}
 8000644:	46c0      	nop			@ (mov r8, r8)
 8000646:	46bd      	mov	sp, r7
 8000648:	b013      	add	sp, #76	@ 0x4c
 800064a:	bd90      	pop	{r4, r7, pc}

0800064c <MX_ADC1_Init>:

void MX_ADC1_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000652:	1d3b      	adds	r3, r7, #4
 8000654:	0018      	movs	r0, r3
 8000656:	230c      	movs	r3, #12
 8000658:	001a      	movs	r2, r3
 800065a:	2100      	movs	r1, #0
 800065c:	f004 fc5e 	bl	8004f1c <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000660:	4b4a      	ldr	r3, [pc, #296]	@ (800078c <MX_ADC1_Init+0x140>)
 8000662:	4a4b      	ldr	r2, [pc, #300]	@ (8000790 <MX_ADC1_Init+0x144>)
 8000664:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000666:	4b49      	ldr	r3, [pc, #292]	@ (800078c <MX_ADC1_Init+0x140>)
 8000668:	2280      	movs	r2, #128	@ 0x80
 800066a:	05d2      	lsls	r2, r2, #23
 800066c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800066e:	4b47      	ldr	r3, [pc, #284]	@ (800078c <MX_ADC1_Init+0x140>)
 8000670:	2200      	movs	r2, #0
 8000672:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000674:	4b45      	ldr	r3, [pc, #276]	@ (800078c <MX_ADC1_Init+0x140>)
 8000676:	2200      	movs	r2, #0
 8000678:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800067a:	4b44      	ldr	r3, [pc, #272]	@ (800078c <MX_ADC1_Init+0x140>)
 800067c:	2280      	movs	r2, #128	@ 0x80
 800067e:	0392      	lsls	r2, r2, #14
 8000680:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000682:	4b42      	ldr	r3, [pc, #264]	@ (800078c <MX_ADC1_Init+0x140>)
 8000684:	2208      	movs	r2, #8
 8000686:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000688:	4b40      	ldr	r3, [pc, #256]	@ (800078c <MX_ADC1_Init+0x140>)
 800068a:	2200      	movs	r2, #0
 800068c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800068e:	4b3f      	ldr	r3, [pc, #252]	@ (800078c <MX_ADC1_Init+0x140>)
 8000690:	2200      	movs	r2, #0
 8000692:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000694:	4b3d      	ldr	r3, [pc, #244]	@ (800078c <MX_ADC1_Init+0x140>)
 8000696:	2200      	movs	r2, #0
 8000698:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 4;
 800069a:	4b3c      	ldr	r3, [pc, #240]	@ (800078c <MX_ADC1_Init+0x140>)
 800069c:	2204      	movs	r2, #4
 800069e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006a0:	4b3a      	ldr	r3, [pc, #232]	@ (800078c <MX_ADC1_Init+0x140>)
 80006a2:	2220      	movs	r2, #32
 80006a4:	2100      	movs	r1, #0
 80006a6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006a8:	4b38      	ldr	r3, [pc, #224]	@ (800078c <MX_ADC1_Init+0x140>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006ae:	4b37      	ldr	r3, [pc, #220]	@ (800078c <MX_ADC1_Init+0x140>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006b4:	4b35      	ldr	r3, [pc, #212]	@ (800078c <MX_ADC1_Init+0x140>)
 80006b6:	222c      	movs	r2, #44	@ 0x2c
 80006b8:	2100      	movs	r1, #0
 80006ba:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006bc:	4b33      	ldr	r3, [pc, #204]	@ (800078c <MX_ADC1_Init+0x140>)
 80006be:	2200      	movs	r2, #0
 80006c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80006c2:	4b32      	ldr	r3, [pc, #200]	@ (800078c <MX_ADC1_Init+0x140>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80006c8:	4b30      	ldr	r3, [pc, #192]	@ (800078c <MX_ADC1_Init+0x140>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80006ce:	4b2f      	ldr	r3, [pc, #188]	@ (800078c <MX_ADC1_Init+0x140>)
 80006d0:	223c      	movs	r2, #60	@ 0x3c
 80006d2:	2100      	movs	r1, #0
 80006d4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80006d6:	4b2d      	ldr	r3, [pc, #180]	@ (800078c <MX_ADC1_Init+0x140>)
 80006d8:	2200      	movs	r2, #0
 80006da:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006dc:	4b2b      	ldr	r3, [pc, #172]	@ (800078c <MX_ADC1_Init+0x140>)
 80006de:	0018      	movs	r0, r3
 80006e0:	f000 fec4 	bl	800146c <HAL_ADC_Init>
 80006e4:	1e03      	subs	r3, r0, #0
 80006e6:	d001      	beq.n	80006ec <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80006e8:	f000 face 	bl	8000c88 <Error_Handler>
  }

  /** Configure Channel 0
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	2201      	movs	r2, #1
 80006f0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006f2:	1d3b      	adds	r3, r7, #4
 80006f4:	2200      	movs	r2, #0
 80006f6:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006fe:	1d3a      	adds	r2, r7, #4
 8000700:	4b22      	ldr	r3, [pc, #136]	@ (800078c <MX_ADC1_Init+0x140>)
 8000702:	0011      	movs	r1, r2
 8000704:	0018      	movs	r0, r3
 8000706:	f001 f8ff 	bl	8001908 <HAL_ADC_ConfigChannel>
 800070a:	1e03      	subs	r3, r0, #0
 800070c:	d001      	beq.n	8000712 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800070e:	f000 fabb 	bl	8000c88 <Error_Handler>
  }

  /** Configure Channel 1
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	4a1f      	ldr	r2, [pc, #124]	@ (8000794 <MX_ADC1_Init+0x148>)
 8000716:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000718:	1d3b      	adds	r3, r7, #4
 800071a:	2204      	movs	r2, #4
 800071c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	2200      	movs	r2, #0
 8000722:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000724:	1d3a      	adds	r2, r7, #4
 8000726:	4b19      	ldr	r3, [pc, #100]	@ (800078c <MX_ADC1_Init+0x140>)
 8000728:	0011      	movs	r1, r2
 800072a:	0018      	movs	r0, r3
 800072c:	f001 f8ec 	bl	8001908 <HAL_ADC_ConfigChannel>
 8000730:	1e03      	subs	r3, r0, #0
 8000732:	d001      	beq.n	8000738 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8000734:	f000 faa8 	bl	8000c88 <Error_Handler>
  }

  /** Configure Channel 4
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	4a17      	ldr	r2, [pc, #92]	@ (8000798 <MX_ADC1_Init+0x14c>)
 800073c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800073e:	1d3b      	adds	r3, r7, #4
 8000740:	2208      	movs	r2, #8
 8000742:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	2200      	movs	r2, #0
 8000748:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800074a:	1d3a      	adds	r2, r7, #4
 800074c:	4b0f      	ldr	r3, [pc, #60]	@ (800078c <MX_ADC1_Init+0x140>)
 800074e:	0011      	movs	r1, r2
 8000750:	0018      	movs	r0, r3
 8000752:	f001 f8d9 	bl	8001908 <HAL_ADC_ConfigChannel>
 8000756:	1e03      	subs	r3, r0, #0
 8000758:	d001      	beq.n	800075e <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 800075a:	f000 fa95 	bl	8000c88 <Error_Handler>
  }

  /** Configure Channel 5
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800075e:	1d3b      	adds	r3, r7, #4
 8000760:	4a0e      	ldr	r2, [pc, #56]	@ (800079c <MX_ADC1_Init+0x150>)
 8000762:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000764:	1d3b      	adds	r3, r7, #4
 8000766:	220c      	movs	r2, #12
 8000768:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800076a:	1d3b      	adds	r3, r7, #4
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000770:	1d3a      	adds	r2, r7, #4
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <MX_ADC1_Init+0x140>)
 8000774:	0011      	movs	r1, r2
 8000776:	0018      	movs	r0, r3
 8000778:	f001 f8c6 	bl	8001908 <HAL_ADC_ConfigChannel>
 800077c:	1e03      	subs	r3, r0, #0
 800077e:	d001      	beq.n	8000784 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8000780:	f000 fa82 	bl	8000c88 <Error_Handler>
  }
}
 8000784:	46c0      	nop			@ (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	b004      	add	sp, #16
 800078a:	bd80      	pop	{r7, pc}
 800078c:	20000028 	.word	0x20000028
 8000790:	40012400 	.word	0x40012400
 8000794:	04000002 	.word	0x04000002
 8000798:	10000010 	.word	0x10000010
 800079c:	14000020 	.word	0x14000020

080007a0 <MX_TIM14_Init>:

void MX_TIM14_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b088      	sub	sp, #32
 80007a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80007a6:	1d3b      	adds	r3, r7, #4
 80007a8:	0018      	movs	r0, r3
 80007aa:	231c      	movs	r3, #28
 80007ac:	001a      	movs	r2, r3
 80007ae:	2100      	movs	r1, #0
 80007b0:	f004 fbb4 	bl	8004f1c <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80007b4:	4b20      	ldr	r3, [pc, #128]	@ (8000838 <MX_TIM14_Init+0x98>)
 80007b6:	4a21      	ldr	r2, [pc, #132]	@ (800083c <MX_TIM14_Init+0x9c>)
 80007b8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 80007ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000838 <MX_TIM14_Init+0x98>)
 80007bc:	2200      	movs	r2, #0
 80007be:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000838 <MX_TIM14_Init+0x98>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1023;
 80007c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000838 <MX_TIM14_Init+0x98>)
 80007c8:	4a1d      	ldr	r2, [pc, #116]	@ (8000840 <MX_TIM14_Init+0xa0>)
 80007ca:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80007cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000838 <MX_TIM14_Init+0x98>)
 80007ce:	2280      	movs	r2, #128	@ 0x80
 80007d0:	0052      	lsls	r2, r2, #1
 80007d2:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007d4:	4b18      	ldr	r3, [pc, #96]	@ (8000838 <MX_TIM14_Init+0x98>)
 80007d6:	2280      	movs	r2, #128	@ 0x80
 80007d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80007da:	4b17      	ldr	r3, [pc, #92]	@ (8000838 <MX_TIM14_Init+0x98>)
 80007dc:	0018      	movs	r0, r3
 80007de:	f002 fd41 	bl	8003264 <HAL_TIM_Base_Init>
 80007e2:	1e03      	subs	r3, r0, #0
 80007e4:	d001      	beq.n	80007ea <MX_TIM14_Init+0x4a>
  {
    Error_Handler();
 80007e6:	f000 fa4f 	bl	8000c88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80007ea:	4b13      	ldr	r3, [pc, #76]	@ (8000838 <MX_TIM14_Init+0x98>)
 80007ec:	0018      	movs	r0, r3
 80007ee:	f002 fe0d 	bl	800340c <HAL_TIM_PWM_Init>
 80007f2:	1e03      	subs	r3, r0, #0
 80007f4:	d001      	beq.n	80007fa <MX_TIM14_Init+0x5a>
  {
    Error_Handler();
 80007f6:	f000 fa47 	bl	8000c88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	2260      	movs	r2, #96	@ 0x60
 80007fe:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 45;
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	222d      	movs	r2, #45	@ 0x2d
 8000804:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800080c:	1d3b      	adds	r3, r7, #4
 800080e:	2200      	movs	r2, #0
 8000810:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000812:	1d39      	adds	r1, r7, #4
 8000814:	4b08      	ldr	r3, [pc, #32]	@ (8000838 <MX_TIM14_Init+0x98>)
 8000816:	2200      	movs	r2, #0
 8000818:	0018      	movs	r0, r3
 800081a:	f002 ffef 	bl	80037fc <HAL_TIM_PWM_ConfigChannel>
 800081e:	1e03      	subs	r3, r0, #0
 8000820:	d001      	beq.n	8000826 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8000822:	f000 fa31 	bl	8000c88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000826:	4b04      	ldr	r3, [pc, #16]	@ (8000838 <MX_TIM14_Init+0x98>)
 8000828:	0018      	movs	r0, r3
 800082a:	f000 fb57 	bl	8000edc <HAL_TIM_MspPostInit>

}
 800082e:	46c0      	nop			@ (mov r8, r8)
 8000830:	46bd      	mov	sp, r7
 8000832:	b008      	add	sp, #32
 8000834:	bd80      	pop	{r7, pc}
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	200000e8 	.word	0x200000e8
 800083c:	40002000 	.word	0x40002000
 8000840:	000003ff 	.word	0x000003ff

08000844 <MX_TIM16_Init>:

void MX_TIM16_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b094      	sub	sp, #80	@ 0x50
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800084a:	2334      	movs	r3, #52	@ 0x34
 800084c:	18fb      	adds	r3, r7, r3
 800084e:	0018      	movs	r0, r3
 8000850:	231c      	movs	r3, #28
 8000852:	001a      	movs	r2, r3
 8000854:	2100      	movs	r1, #0
 8000856:	f004 fb61 	bl	8004f1c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800085a:	003b      	movs	r3, r7
 800085c:	0018      	movs	r0, r3
 800085e:	2334      	movs	r3, #52	@ 0x34
 8000860:	001a      	movs	r2, r3
 8000862:	2100      	movs	r1, #0
 8000864:	f004 fb5a 	bl	8004f1c <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000868:	4b3a      	ldr	r3, [pc, #232]	@ (8000954 <MX_TIM16_Init+0x110>)
 800086a:	4a3b      	ldr	r2, [pc, #236]	@ (8000958 <MX_TIM16_Init+0x114>)
 800086c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 800086e:	4b39      	ldr	r3, [pc, #228]	@ (8000954 <MX_TIM16_Init+0x110>)
 8000870:	2200      	movs	r2, #0
 8000872:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000874:	4b37      	ldr	r3, [pc, #220]	@ (8000954 <MX_TIM16_Init+0x110>)
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 255;
 800087a:	4b36      	ldr	r3, [pc, #216]	@ (8000954 <MX_TIM16_Init+0x110>)
 800087c:	22ff      	movs	r2, #255	@ 0xff
 800087e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000880:	4b34      	ldr	r3, [pc, #208]	@ (8000954 <MX_TIM16_Init+0x110>)
 8000882:	2280      	movs	r2, #128	@ 0x80
 8000884:	0092      	lsls	r2, r2, #2
 8000886:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000888:	4b32      	ldr	r3, [pc, #200]	@ (8000954 <MX_TIM16_Init+0x110>)
 800088a:	2200      	movs	r2, #0
 800088c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800088e:	4b31      	ldr	r3, [pc, #196]	@ (8000954 <MX_TIM16_Init+0x110>)
 8000890:	2280      	movs	r2, #128	@ 0x80
 8000892:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000894:	4b2f      	ldr	r3, [pc, #188]	@ (8000954 <MX_TIM16_Init+0x110>)
 8000896:	0018      	movs	r0, r3
 8000898:	f002 fce4 	bl	8003264 <HAL_TIM_Base_Init>
 800089c:	1e03      	subs	r3, r0, #0
 800089e:	d001      	beq.n	80008a4 <MX_TIM16_Init+0x60>
  {
    Error_Handler();
 80008a0:	f000 f9f2 	bl	8000c88 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 80008a4:	4b2b      	ldr	r3, [pc, #172]	@ (8000954 <MX_TIM16_Init+0x110>)
 80008a6:	0018      	movs	r0, r3
 80008a8:	f002 fd42 	bl	8003330 <HAL_TIM_OC_Init>
 80008ac:	1e03      	subs	r3, r0, #0
 80008ae:	d001      	beq.n	80008b4 <MX_TIM16_Init+0x70>
  {
    Error_Handler();
 80008b0:	f000 f9ea 	bl	8000c88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80008b4:	2134      	movs	r1, #52	@ 0x34
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	2200      	movs	r2, #0
 80008ba:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 255;
 80008bc:	187b      	adds	r3, r7, r1
 80008be:	22ff      	movs	r2, #255	@ 0xff
 80008c0:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	2200      	movs	r2, #0
 80008cc:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008ce:	187b      	adds	r3, r7, r1
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	2200      	movs	r2, #0
 80008d8:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008da:	187b      	adds	r3, r7, r1
 80008dc:	2200      	movs	r2, #0
 80008de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008e0:	1879      	adds	r1, r7, r1
 80008e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000954 <MX_TIM16_Init+0x110>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	0018      	movs	r0, r3
 80008e8:	f002 ff28 	bl	800373c <HAL_TIM_OC_ConfigChannel>
 80008ec:	1e03      	subs	r3, r0, #0
 80008ee:	d001      	beq.n	80008f4 <MX_TIM16_Init+0xb0>
  {
    Error_Handler();
 80008f0:	f000 f9ca 	bl	8000c88 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim16, TIM_CHANNEL_1);
 80008f4:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <MX_TIM16_Init+0x110>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	699a      	ldr	r2, [r3, #24]
 80008fa:	4b16      	ldr	r3, [pc, #88]	@ (8000954 <MX_TIM16_Init+0x110>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	2108      	movs	r1, #8
 8000900:	430a      	orrs	r2, r1
 8000902:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000904:	003b      	movs	r3, r7
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800090a:	003b      	movs	r3, r7
 800090c:	2200      	movs	r2, #0
 800090e:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000910:	003b      	movs	r3, r7
 8000912:	2200      	movs	r2, #0
 8000914:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000916:	003b      	movs	r3, r7
 8000918:	2200      	movs	r2, #0
 800091a:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800091c:	003b      	movs	r3, r7
 800091e:	2200      	movs	r2, #0
 8000920:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000922:	003b      	movs	r3, r7
 8000924:	2280      	movs	r2, #128	@ 0x80
 8000926:	0192      	lsls	r2, r2, #6
 8000928:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800092a:	003b      	movs	r3, r7
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000930:	003b      	movs	r3, r7
 8000932:	2200      	movs	r2, #0
 8000934:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8000936:	003a      	movs	r2, r7
 8000938:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <MX_TIM16_Init+0x110>)
 800093a:	0011      	movs	r1, r2
 800093c:	0018      	movs	r0, r3
 800093e:	f003 fd2f 	bl	80043a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000942:	1e03      	subs	r3, r0, #0
 8000944:	d001      	beq.n	800094a <MX_TIM16_Init+0x106>
  {
    Error_Handler();
 8000946:	f000 f99f 	bl	8000c88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800094a:	46c0      	nop			@ (mov r8, r8)
 800094c:	46bd      	mov	sp, r7
 800094e:	b014      	add	sp, #80	@ 0x50
 8000950:	bd80      	pop	{r7, pc}
 8000952:	46c0      	nop			@ (mov r8, r8)
 8000954:	200001a4 	.word	0x200001a4
 8000958:	40014400 	.word	0x40014400

0800095c <MX_TIM17_Init>:

void MX_TIM17_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b094      	sub	sp, #80	@ 0x50
 8000960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000962:	2334      	movs	r3, #52	@ 0x34
 8000964:	18fb      	adds	r3, r7, r3
 8000966:	0018      	movs	r0, r3
 8000968:	231c      	movs	r3, #28
 800096a:	001a      	movs	r2, r3
 800096c:	2100      	movs	r1, #0
 800096e:	f004 fad5 	bl	8004f1c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000972:	003b      	movs	r3, r7
 8000974:	0018      	movs	r0, r3
 8000976:	2334      	movs	r3, #52	@ 0x34
 8000978:	001a      	movs	r2, r3
 800097a:	2100      	movs	r1, #0
 800097c:	f004 face 	bl	8004f1c <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000980:	4b3a      	ldr	r3, [pc, #232]	@ (8000a6c <MX_TIM17_Init+0x110>)
 8000982:	4a3b      	ldr	r2, [pc, #236]	@ (8000a70 <MX_TIM17_Init+0x114>)
 8000984:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8000986:	4b39      	ldr	r3, [pc, #228]	@ (8000a6c <MX_TIM17_Init+0x110>)
 8000988:	2200      	movs	r2, #0
 800098a:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800098c:	4b37      	ldr	r3, [pc, #220]	@ (8000a6c <MX_TIM17_Init+0x110>)
 800098e:	2200      	movs	r2, #0
 8000990:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8000992:	4b36      	ldr	r3, [pc, #216]	@ (8000a6c <MX_TIM17_Init+0x110>)
 8000994:	4a37      	ldr	r2, [pc, #220]	@ (8000a74 <MX_TIM17_Init+0x118>)
 8000996:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000998:	4b34      	ldr	r3, [pc, #208]	@ (8000a6c <MX_TIM17_Init+0x110>)
 800099a:	2280      	movs	r2, #128	@ 0x80
 800099c:	0052      	lsls	r2, r2, #1
 800099e:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80009a0:	4b32      	ldr	r3, [pc, #200]	@ (8000a6c <MX_TIM17_Init+0x110>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a6:	4b31      	ldr	r3, [pc, #196]	@ (8000a6c <MX_TIM17_Init+0x110>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80009ac:	4b2f      	ldr	r3, [pc, #188]	@ (8000a6c <MX_TIM17_Init+0x110>)
 80009ae:	0018      	movs	r0, r3
 80009b0:	f002 fc58 	bl	8003264 <HAL_TIM_Base_Init>
 80009b4:	1e03      	subs	r3, r0, #0
 80009b6:	d001      	beq.n	80009bc <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 80009b8:	f000 f966 	bl	8000c88 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 80009bc:	4b2b      	ldr	r3, [pc, #172]	@ (8000a6c <MX_TIM17_Init+0x110>)
 80009be:	0018      	movs	r0, r3
 80009c0:	f002 fcb6 	bl	8003330 <HAL_TIM_OC_Init>
 80009c4:	1e03      	subs	r3, r0, #0
 80009c6:	d001      	beq.n	80009cc <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 80009c8:	f000 f95e 	bl	8000c88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80009cc:	2134      	movs	r1, #52	@ 0x34
 80009ce:	187b      	adds	r3, r7, r1
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 65535;
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	4a27      	ldr	r2, [pc, #156]	@ (8000a74 <MX_TIM17_Init+0x118>)
 80009d8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009da:	187b      	adds	r3, r7, r1
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80009e0:	187b      	adds	r3, r7, r1
 80009e2:	2200      	movs	r2, #0
 80009e4:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009e6:	187b      	adds	r3, r7, r1
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80009ec:	187b      	adds	r3, r7, r1
 80009ee:	2200      	movs	r2, #0
 80009f0:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80009f2:	187b      	adds	r3, r7, r1
 80009f4:	2200      	movs	r2, #0
 80009f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009f8:	1879      	adds	r1, r7, r1
 80009fa:	4b1c      	ldr	r3, [pc, #112]	@ (8000a6c <MX_TIM17_Init+0x110>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	0018      	movs	r0, r3
 8000a00:	f002 fe9c 	bl	800373c <HAL_TIM_OC_ConfigChannel>
 8000a04:	1e03      	subs	r3, r0, #0
 8000a06:	d001      	beq.n	8000a0c <MX_TIM17_Init+0xb0>
  {
    Error_Handler();
 8000a08:	f000 f93e 	bl	8000c88 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim17, TIM_CHANNEL_1);
 8000a0c:	4b17      	ldr	r3, [pc, #92]	@ (8000a6c <MX_TIM17_Init+0x110>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	699a      	ldr	r2, [r3, #24]
 8000a12:	4b16      	ldr	r3, [pc, #88]	@ (8000a6c <MX_TIM17_Init+0x110>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	2108      	movs	r1, #8
 8000a18:	430a      	orrs	r2, r1
 8000a1a:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a1c:	003b      	movs	r3, r7
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a22:	003b      	movs	r3, r7
 8000a24:	2200      	movs	r2, #0
 8000a26:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a28:	003b      	movs	r3, r7
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a2e:	003b      	movs	r3, r7
 8000a30:	2200      	movs	r2, #0
 8000a32:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a34:	003b      	movs	r3, r7
 8000a36:	2200      	movs	r2, #0
 8000a38:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a3a:	003b      	movs	r3, r7
 8000a3c:	2280      	movs	r2, #128	@ 0x80
 8000a3e:	0192      	lsls	r2, r2, #6
 8000a40:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000a42:	003b      	movs	r3, r7
 8000a44:	2200      	movs	r2, #0
 8000a46:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a48:	003b      	movs	r3, r7
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000a4e:	003a      	movs	r2, r7
 8000a50:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <MX_TIM17_Init+0x110>)
 8000a52:	0011      	movs	r1, r2
 8000a54:	0018      	movs	r0, r3
 8000a56:	f003 fca3 	bl	80043a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000a5a:	1e03      	subs	r3, r0, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_TIM17_Init+0x106>
  {
    Error_Handler();
 8000a5e:	f000 f913 	bl	8000c88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000a62:	46c0      	nop			@ (mov r8, r8)
 8000a64:	46bd      	mov	sp, r7
 8000a66:	b014      	add	sp, #80	@ 0x50
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	46c0      	nop			@ (mov r8, r8)
 8000a6c:	20000260 	.word	0x20000260
 8000a70:	40014800 	.word	0x40014800
 8000a74:	0000ffff 	.word	0x0000ffff

08000a78 <MX_USART2_UART_Init>:

void MX_USART2_UART_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8000a7c:	4b16      	ldr	r3, [pc, #88]	@ (8000ad8 <MX_USART2_UART_Init+0x60>)
 8000a7e:	4a17      	ldr	r2, [pc, #92]	@ (8000adc <MX_USART2_UART_Init+0x64>)
 8000a80:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a82:	4b15      	ldr	r3, [pc, #84]	@ (8000ad8 <MX_USART2_UART_Init+0x60>)
 8000a84:	22e1      	movs	r2, #225	@ 0xe1
 8000a86:	0252      	lsls	r2, r2, #9
 8000a88:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a8a:	4b13      	ldr	r3, [pc, #76]	@ (8000ad8 <MX_USART2_UART_Init+0x60>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a90:	4b11      	ldr	r3, [pc, #68]	@ (8000ad8 <MX_USART2_UART_Init+0x60>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a96:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <MX_USART2_UART_Init+0x60>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad8 <MX_USART2_UART_Init+0x60>)
 8000a9e:	220c      	movs	r2, #12
 8000aa0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ad8 <MX_USART2_UART_Init+0x60>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad8 <MX_USART2_UART_Init+0x60>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000aae:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad8 <MX_USART2_UART_Init+0x60>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ab4:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <MX_USART2_UART_Init+0x60>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000aba:	4b07      	ldr	r3, [pc, #28]	@ (8000ad8 <MX_USART2_UART_Init+0x60>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ac0:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <MX_USART2_UART_Init+0x60>)
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f003 fd28 	bl	8004518 <HAL_UART_Init>
 8000ac8:	1e03      	subs	r3, r0, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000acc:	f000 f8dc 	bl	8000c88 <Error_Handler>
  }
}
 8000ad0:	46c0      	nop			@ (mov r8, r8)
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	46c0      	nop			@ (mov r8, r8)
 8000ad8:	2000031c 	.word	0x2000031c
 8000adc:	40004400 	.word	0x40004400

08000ae0 <MX_DMA_Init>:

void MX_DMA_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ae6:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <MX_DMA_Init+0x48>)
 8000ae8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000aea:	4b0f      	ldr	r3, [pc, #60]	@ (8000b28 <MX_DMA_Init+0x48>)
 8000aec:	2101      	movs	r1, #1
 8000aee:	430a      	orrs	r2, r1
 8000af0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000af2:	4b0d      	ldr	r3, [pc, #52]	@ (8000b28 <MX_DMA_Init+0x48>)
 8000af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000af6:	2201      	movs	r2, #1
 8000af8:	4013      	ands	r3, r2
 8000afa:	607b      	str	r3, [r7, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000afe:	2200      	movs	r2, #0
 8000b00:	2100      	movs	r1, #0
 8000b02:	2009      	movs	r0, #9
 8000b04:	f001 fa98 	bl	8002038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b08:	2009      	movs	r0, #9
 8000b0a:	f001 faaa 	bl	8002062 <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_5_DMAMUX1_OVR_IRQn interrupt configuration */ //- i think to do with scan mode adc
  HAL_NVIC_SetPriority(DMA1_Ch4_5_DMAMUX1_OVR_IRQn, 0, 0);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2100      	movs	r1, #0
 8000b12:	200b      	movs	r0, #11
 8000b14:	f001 fa90 	bl	8002038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_5_DMAMUX1_OVR_IRQn);
 8000b18:	200b      	movs	r0, #11
 8000b1a:	f001 faa2 	bl	8002062 <HAL_NVIC_EnableIRQ>

}
 8000b1e:	46c0      	nop			@ (mov r8, r8)
 8000b20:	46bd      	mov	sp, r7
 8000b22:	b002      	add	sp, #8
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	46c0      	nop			@ (mov r8, r8)
 8000b28:	40021000 	.word	0x40021000

08000b2c <MX_GPIO_Init>:

void MX_GPIO_Init(void)
{
 8000b2c:	b590      	push	{r4, r7, lr}
 8000b2e:	b089      	sub	sp, #36	@ 0x24
 8000b30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b32:	240c      	movs	r4, #12
 8000b34:	193b      	adds	r3, r7, r4
 8000b36:	0018      	movs	r0, r3
 8000b38:	2314      	movs	r3, #20
 8000b3a:	001a      	movs	r2, r3
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	f004 f9ed 	bl	8004f1c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b42:	4b4e      	ldr	r3, [pc, #312]	@ (8000c7c <MX_GPIO_Init+0x150>)
 8000b44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b46:	4b4d      	ldr	r3, [pc, #308]	@ (8000c7c <MX_GPIO_Init+0x150>)
 8000b48:	2104      	movs	r1, #4
 8000b4a:	430a      	orrs	r2, r1
 8000b4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b4e:	4b4b      	ldr	r3, [pc, #300]	@ (8000c7c <MX_GPIO_Init+0x150>)
 8000b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b52:	2204      	movs	r2, #4
 8000b54:	4013      	ands	r3, r2
 8000b56:	60bb      	str	r3, [r7, #8]
 8000b58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b5a:	4b48      	ldr	r3, [pc, #288]	@ (8000c7c <MX_GPIO_Init+0x150>)
 8000b5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b5e:	4b47      	ldr	r3, [pc, #284]	@ (8000c7c <MX_GPIO_Init+0x150>)
 8000b60:	2120      	movs	r1, #32
 8000b62:	430a      	orrs	r2, r1
 8000b64:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b66:	4b45      	ldr	r3, [pc, #276]	@ (8000c7c <MX_GPIO_Init+0x150>)
 8000b68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b6a:	2220      	movs	r2, #32
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b72:	4b42      	ldr	r3, [pc, #264]	@ (8000c7c <MX_GPIO_Init+0x150>)
 8000b74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b76:	4b41      	ldr	r3, [pc, #260]	@ (8000c7c <MX_GPIO_Init+0x150>)
 8000b78:	2101      	movs	r1, #1
 8000b7a:	430a      	orrs	r2, r1
 8000b7c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b7e:	4b3f      	ldr	r3, [pc, #252]	@ (8000c7c <MX_GPIO_Init+0x150>)
 8000b80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b82:	2201      	movs	r2, #1
 8000b84:	4013      	ands	r3, r2
 8000b86:	603b      	str	r3, [r7, #0]
 8000b88:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000b8a:	4b3d      	ldr	r3, [pc, #244]	@ (8000c80 <MX_GPIO_Init+0x154>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2140      	movs	r1, #64	@ 0x40
 8000b90:	0018      	movs	r0, r3
 8000b92:	f001 fe39 	bl	8002808 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000b96:	193b      	adds	r3, r7, r4
 8000b98:	2204      	movs	r2, #4
 8000b9a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b9c:	193b      	adds	r3, r7, r4
 8000b9e:	2288      	movs	r2, #136	@ 0x88
 8000ba0:	0352      	lsls	r2, r2, #13
 8000ba2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	193b      	adds	r3, r7, r4
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 8000baa:	193b      	adds	r3, r7, r4
 8000bac:	4a35      	ldr	r2, [pc, #212]	@ (8000c84 <MX_GPIO_Init+0x158>)
 8000bae:	0019      	movs	r1, r3
 8000bb0:	0010      	movs	r0, r2
 8000bb2:	f001 fcc5 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */ // - on-board green LED
  GPIO_InitStruct.Pin = LD3_Pin;
 8000bb6:	193b      	adds	r3, r7, r4
 8000bb8:	2240      	movs	r2, #64	@ 0x40
 8000bba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bbc:	193b      	adds	r3, r7, r4
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	193b      	adds	r3, r7, r4
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000bc8:	193b      	adds	r3, r7, r4
 8000bca:	4a2d      	ldr	r2, [pc, #180]	@ (8000c80 <MX_GPIO_Init+0x154>)
 8000bcc:	0019      	movs	r1, r3
 8000bce:	0010      	movs	r0, r2
 8000bd0:	f001 fcb6 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH0_Pin */
  GPIO_InitStruct.Pin = ADC_CH0_Pin;
 8000bd4:	193b      	adds	r3, r7, r4
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bda:	193b      	adds	r3, r7, r4
 8000bdc:	2203      	movs	r2, #3
 8000bde:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	193b      	adds	r3, r7, r4
 8000be2:	2200      	movs	r2, #0
 8000be4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH0_GPIO_Port, &GPIO_InitStruct);
 8000be6:	193a      	adds	r2, r7, r4
 8000be8:	23a0      	movs	r3, #160	@ 0xa0
 8000bea:	05db      	lsls	r3, r3, #23
 8000bec:	0011      	movs	r1, r2
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f001 fca6 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH1_Pin */
  GPIO_InitStruct.Pin = ADC_CH1_Pin;
 8000bf4:	193b      	adds	r3, r7, r4
 8000bf6:	2202      	movs	r2, #2
 8000bf8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bfa:	193b      	adds	r3, r7, r4
 8000bfc:	2203      	movs	r2, #3
 8000bfe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	193b      	adds	r3, r7, r4
 8000c02:	2200      	movs	r2, #0
 8000c04:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH1_GPIO_Port, &GPIO_InitStruct);
 8000c06:	193a      	adds	r2, r7, r4
 8000c08:	23a0      	movs	r3, #160	@ 0xa0
 8000c0a:	05db      	lsls	r3, r3, #23
 8000c0c:	0011      	movs	r1, r2
 8000c0e:	0018      	movs	r0, r3
 8000c10:	f001 fc96 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH4_Pin */
  GPIO_InitStruct.Pin = ADC_CH4_Pin;
 8000c14:	193b      	adds	r3, r7, r4
 8000c16:	2210      	movs	r2, #16
 8000c18:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c1a:	193b      	adds	r3, r7, r4
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	193b      	adds	r3, r7, r4
 8000c22:	2200      	movs	r2, #0
 8000c24:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH4_GPIO_Port, &GPIO_InitStruct);
 8000c26:	193a      	adds	r2, r7, r4
 8000c28:	23a0      	movs	r3, #160	@ 0xa0
 8000c2a:	05db      	lsls	r3, r3, #23
 8000c2c:	0011      	movs	r1, r2
 8000c2e:	0018      	movs	r0, r3
 8000c30:	f001 fc86 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH5_Pin */
  GPIO_InitStruct.Pin = ADC_CH5_Pin;
 8000c34:	193b      	adds	r3, r7, r4
 8000c36:	2220      	movs	r2, #32
 8000c38:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c3a:	193b      	adds	r3, r7, r4
 8000c3c:	2203      	movs	r2, #3
 8000c3e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	193b      	adds	r3, r7, r4
 8000c42:	2200      	movs	r2, #0
 8000c44:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH5_GPIO_Port, &GPIO_InitStruct);
 8000c46:	193a      	adds	r2, r7, r4
 8000c48:	23a0      	movs	r3, #160	@ 0xa0
 8000c4a:	05db      	lsls	r3, r3, #23
 8000c4c:	0011      	movs	r1, r2
 8000c4e:	0018      	movs	r0, r3
 8000c50:	f001 fc76 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : TIM14_CH1_Pin */
  GPIO_InitStruct.Pin = TIM14_CH1_Pin;
 8000c54:	193b      	adds	r3, r7, r4
 8000c56:	2280      	movs	r2, #128	@ 0x80
 8000c58:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5a:	193b      	adds	r3, r7, r4
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	193b      	adds	r3, r7, r4
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TIM14_CH1_GPIO_Port, &GPIO_InitStruct);
 8000c66:	193a      	adds	r2, r7, r4
 8000c68:	23a0      	movs	r3, #160	@ 0xa0
 8000c6a:	05db      	lsls	r3, r3, #23
 8000c6c:	0011      	movs	r1, r2
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f001 fc66 	bl	8002540 <HAL_GPIO_Init>
}
 8000c74:	46c0      	nop			@ (mov r8, r8)
 8000c76:	46bd      	mov	sp, r7
 8000c78:	b009      	add	sp, #36	@ 0x24
 8000c7a:	bd90      	pop	{r4, r7, pc}
 8000c7c:	40021000 	.word	0x40021000
 8000c80:	50000800 	.word	0x50000800
 8000c84:	50001400 	.word	0x50001400

08000c88 <Error_Handler>:

void Error_Handler(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c8c:	b672      	cpsid	i
}
 8000c8e:	46c0      	nop			@ (mov r8, r8)
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c90:	46c0      	nop			@ (mov r8, r8)
 8000c92:	e7fd      	b.n	8000c90 <Error_Handler+0x8>

08000c94 <System_Init>:
  {

  }
}

void System_Init(void){
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c98:	f000 fa1a 	bl	80010d0 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000c9c:	f7ff fc78 	bl	8000590 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000ca0:	f7ff ff44 	bl	8000b2c <MX_GPIO_Init>
	MX_DMA_Init();
 8000ca4:	f7ff ff1c 	bl	8000ae0 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000ca8:	f7ff fee6 	bl	8000a78 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8000cac:	f7ff fcce 	bl	800064c <MX_ADC1_Init>
	MX_TIM14_Init();
 8000cb0:	f7ff fd76 	bl	80007a0 <MX_TIM14_Init>
	MX_TIM16_Init();
 8000cb4:	f7ff fdc6 	bl	8000844 <MX_TIM16_Init>
	MX_TIM17_Init();
 8000cb8:	f7ff fe50 	bl	800095c <MX_TIM17_Init>

	//Set callback function for TIM16 (freq. gen.) to the callback function in TIMx_callback.c for TIM16.
	//I believe the correct CallbackID is HAL_TIM_OC_DELAY_ELAPSED_CB_ID, but if this doesn't work maybe
	//HAL_TIM_PERIOD_ELAPSED_CB_ID will work. This should be basically the same because we've set up TIM16
	//in Output Compare mode, where the ARR and CRR are the same.
	HAL_TIM_RegisterCallback(&htim16, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM16_callback);
 8000cbc:	4a07      	ldr	r2, [pc, #28]	@ (8000cdc <System_Init+0x48>)
 8000cbe:	4b08      	ldr	r3, [pc, #32]	@ (8000ce0 <System_Init+0x4c>)
 8000cc0:	2114      	movs	r1, #20
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f002 feea 	bl	8003a9c <HAL_TIM_RegisterCallback>

	//Set callback function for TIM16 (adc trig.) to the callback function in TIMx_callback.c for TIM17.
	//I believe the correct CallbackID is HAL_TIM_OC_DELAY_ELAPSED_CB_ID, but if this doesn't work maybe
	//HAL_TIM_PERIOD_ELAPSED_CB_ID will work. This should be basically the same because we've set up TIM16
	//in Output Compare mode, where the ARR and CRR are the same.
	HAL_TIM_RegisterCallback(&htim17, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM17_callback);
 8000cc8:	4a06      	ldr	r2, [pc, #24]	@ (8000ce4 <System_Init+0x50>)
 8000cca:	4b07      	ldr	r3, [pc, #28]	@ (8000ce8 <System_Init+0x54>)
 8000ccc:	2114      	movs	r1, #20
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f002 fee4 	bl	8003a9c <HAL_TIM_RegisterCallback>
}
 8000cd4:	46c0      	nop			@ (mov r8, r8)
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	46c0      	nop			@ (mov r8, r8)
 8000cdc:	08000449 	.word	0x08000449
 8000ce0:	200001a4 	.word	0x200001a4
 8000ce4:	08000565 	.word	0x08000565
 8000ce8:	20000260 	.word	0x20000260

08000cec <main>:
//INCLUDES
#include "system.h"

int main(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
	System_Init();
 8000cf0:	f7ff ffd0 	bl	8000c94 <System_Init>

	while (1)
 8000cf4:	46c0      	nop			@ (mov r8, r8)
 8000cf6:	e7fd      	b.n	8000cf4 <main+0x8>

08000cf8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cfe:	4b0f      	ldr	r3, [pc, #60]	@ (8000d3c <HAL_MspInit+0x44>)
 8000d00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d02:	4b0e      	ldr	r3, [pc, #56]	@ (8000d3c <HAL_MspInit+0x44>)
 8000d04:	2101      	movs	r1, #1
 8000d06:	430a      	orrs	r2, r1
 8000d08:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <HAL_MspInit+0x44>)
 8000d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d0e:	2201      	movs	r2, #1
 8000d10:	4013      	ands	r3, r2
 8000d12:	607b      	str	r3, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d16:	4b09      	ldr	r3, [pc, #36]	@ (8000d3c <HAL_MspInit+0x44>)
 8000d18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d1a:	4b08      	ldr	r3, [pc, #32]	@ (8000d3c <HAL_MspInit+0x44>)
 8000d1c:	2180      	movs	r1, #128	@ 0x80
 8000d1e:	0549      	lsls	r1, r1, #21
 8000d20:	430a      	orrs	r2, r1
 8000d22:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d24:	4b05      	ldr	r3, [pc, #20]	@ (8000d3c <HAL_MspInit+0x44>)
 8000d26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d28:	2380      	movs	r3, #128	@ 0x80
 8000d2a:	055b      	lsls	r3, r3, #21
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	603b      	str	r3, [r7, #0]
 8000d30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d32:	46c0      	nop			@ (mov r8, r8)
 8000d34:	46bd      	mov	sp, r7
 8000d36:	b002      	add	sp, #8
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	46c0      	nop			@ (mov r8, r8)
 8000d3c:	40021000 	.word	0x40021000

08000d40 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d40:	b590      	push	{r4, r7, lr}
 8000d42:	b08b      	sub	sp, #44	@ 0x2c
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d48:	2414      	movs	r4, #20
 8000d4a:	193b      	adds	r3, r7, r4
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	2314      	movs	r3, #20
 8000d50:	001a      	movs	r2, r3
 8000d52:	2100      	movs	r1, #0
 8000d54:	f004 f8e2 	bl	8004f1c <memset>
  if(hadc->Instance==ADC1)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a2d      	ldr	r2, [pc, #180]	@ (8000e14 <HAL_ADC_MspInit+0xd4>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d154      	bne.n	8000e0c <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000d62:	4b2d      	ldr	r3, [pc, #180]	@ (8000e18 <HAL_ADC_MspInit+0xd8>)
 8000d64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d66:	4b2c      	ldr	r3, [pc, #176]	@ (8000e18 <HAL_ADC_MspInit+0xd8>)
 8000d68:	2180      	movs	r1, #128	@ 0x80
 8000d6a:	0349      	lsls	r1, r1, #13
 8000d6c:	430a      	orrs	r2, r1
 8000d6e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d70:	4b29      	ldr	r3, [pc, #164]	@ (8000e18 <HAL_ADC_MspInit+0xd8>)
 8000d72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d74:	2380      	movs	r3, #128	@ 0x80
 8000d76:	035b      	lsls	r3, r3, #13
 8000d78:	4013      	ands	r3, r2
 8000d7a:	613b      	str	r3, [r7, #16]
 8000d7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7e:	4b26      	ldr	r3, [pc, #152]	@ (8000e18 <HAL_ADC_MspInit+0xd8>)
 8000d80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d82:	4b25      	ldr	r3, [pc, #148]	@ (8000e18 <HAL_ADC_MspInit+0xd8>)
 8000d84:	2101      	movs	r1, #1
 8000d86:	430a      	orrs	r2, r1
 8000d88:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d8a:	4b23      	ldr	r3, [pc, #140]	@ (8000e18 <HAL_ADC_MspInit+0xd8>)
 8000d8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d8e:	2201      	movs	r2, #1
 8000d90:	4013      	ands	r3, r2
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000d96:	193b      	adds	r3, r7, r4
 8000d98:	2233      	movs	r2, #51	@ 0x33
 8000d9a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d9c:	193b      	adds	r3, r7, r4
 8000d9e:	2203      	movs	r2, #3
 8000da0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	193b      	adds	r3, r7, r4
 8000da4:	2200      	movs	r2, #0
 8000da6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da8:	193a      	adds	r2, r7, r4
 8000daa:	23a0      	movs	r3, #160	@ 0xa0
 8000dac:	05db      	lsls	r3, r3, #23
 8000dae:	0011      	movs	r1, r2
 8000db0:	0018      	movs	r0, r3
 8000db2:	f001 fbc5 	bl	8002540 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000db6:	4b19      	ldr	r3, [pc, #100]	@ (8000e1c <HAL_ADC_MspInit+0xdc>)
 8000db8:	4a19      	ldr	r2, [pc, #100]	@ (8000e20 <HAL_ADC_MspInit+0xe0>)
 8000dba:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000dbc:	4b17      	ldr	r3, [pc, #92]	@ (8000e1c <HAL_ADC_MspInit+0xdc>)
 8000dbe:	2205      	movs	r2, #5
 8000dc0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dc2:	4b16      	ldr	r3, [pc, #88]	@ (8000e1c <HAL_ADC_MspInit+0xdc>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dc8:	4b14      	ldr	r3, [pc, #80]	@ (8000e1c <HAL_ADC_MspInit+0xdc>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000dce:	4b13      	ldr	r3, [pc, #76]	@ (8000e1c <HAL_ADC_MspInit+0xdc>)
 8000dd0:	2280      	movs	r2, #128	@ 0x80
 8000dd2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dd4:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <HAL_ADC_MspInit+0xdc>)
 8000dd6:	2280      	movs	r2, #128	@ 0x80
 8000dd8:	0052      	lsls	r2, r2, #1
 8000dda:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8000e1c <HAL_ADC_MspInit+0xdc>)
 8000dde:	2280      	movs	r2, #128	@ 0x80
 8000de0:	00d2      	lsls	r2, r2, #3
 8000de2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000de4:	4b0d      	ldr	r3, [pc, #52]	@ (8000e1c <HAL_ADC_MspInit+0xdc>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000dea:	4b0c      	ldr	r3, [pc, #48]	@ (8000e1c <HAL_ADC_MspInit+0xdc>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000df0:	4b0a      	ldr	r3, [pc, #40]	@ (8000e1c <HAL_ADC_MspInit+0xdc>)
 8000df2:	0018      	movs	r0, r3
 8000df4:	f001 f952 	bl	800209c <HAL_DMA_Init>
 8000df8:	1e03      	subs	r3, r0, #0
 8000dfa:	d001      	beq.n	8000e00 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8000dfc:	f7ff ff44 	bl	8000c88 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	4a06      	ldr	r2, [pc, #24]	@ (8000e1c <HAL_ADC_MspInit+0xdc>)
 8000e04:	651a      	str	r2, [r3, #80]	@ 0x50
 8000e06:	4b05      	ldr	r3, [pc, #20]	@ (8000e1c <HAL_ADC_MspInit+0xdc>)
 8000e08:	687a      	ldr	r2, [r7, #4]
 8000e0a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000e0c:	46c0      	nop			@ (mov r8, r8)
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	b00b      	add	sp, #44	@ 0x2c
 8000e12:	bd90      	pop	{r4, r7, pc}
 8000e14:	40012400 	.word	0x40012400
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	2000008c 	.word	0x2000008c
 8000e20:	40020008 	.word	0x40020008

08000e24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b086      	sub	sp, #24
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a26      	ldr	r2, [pc, #152]	@ (8000ecc <HAL_TIM_Base_MspInit+0xa8>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d10e      	bne.n	8000e54 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000e36:	4b26      	ldr	r3, [pc, #152]	@ (8000ed0 <HAL_TIM_Base_MspInit+0xac>)
 8000e38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e3a:	4b25      	ldr	r3, [pc, #148]	@ (8000ed0 <HAL_TIM_Base_MspInit+0xac>)
 8000e3c:	2180      	movs	r1, #128	@ 0x80
 8000e3e:	0209      	lsls	r1, r1, #8
 8000e40:	430a      	orrs	r2, r1
 8000e42:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e44:	4b22      	ldr	r3, [pc, #136]	@ (8000ed0 <HAL_TIM_Base_MspInit+0xac>)
 8000e46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e48:	2380      	movs	r3, #128	@ 0x80
 8000e4a:	021b      	lsls	r3, r3, #8
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	617b      	str	r3, [r7, #20]
 8000e50:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000e52:	e036      	b.n	8000ec2 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM16)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a1e      	ldr	r2, [pc, #120]	@ (8000ed4 <HAL_TIM_Base_MspInit+0xb0>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d116      	bne.n	8000e8c <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000e5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed0 <HAL_TIM_Base_MspInit+0xac>)
 8000e60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e62:	4b1b      	ldr	r3, [pc, #108]	@ (8000ed0 <HAL_TIM_Base_MspInit+0xac>)
 8000e64:	2180      	movs	r1, #128	@ 0x80
 8000e66:	0289      	lsls	r1, r1, #10
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e6c:	4b18      	ldr	r3, [pc, #96]	@ (8000ed0 <HAL_TIM_Base_MspInit+0xac>)
 8000e6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e70:	2380      	movs	r3, #128	@ 0x80
 8000e72:	029b      	lsls	r3, r3, #10
 8000e74:	4013      	ands	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
 8000e78:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	2015      	movs	r0, #21
 8000e80:	f001 f8da 	bl	8002038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8000e84:	2015      	movs	r0, #21
 8000e86:	f001 f8ec 	bl	8002062 <HAL_NVIC_EnableIRQ>
}
 8000e8a:	e01a      	b.n	8000ec2 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM17)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a11      	ldr	r2, [pc, #68]	@ (8000ed8 <HAL_TIM_Base_MspInit+0xb4>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d115      	bne.n	8000ec2 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000e96:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed0 <HAL_TIM_Base_MspInit+0xac>)
 8000e98:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed0 <HAL_TIM_Base_MspInit+0xac>)
 8000e9c:	2180      	movs	r1, #128	@ 0x80
 8000e9e:	02c9      	lsls	r1, r1, #11
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed0 <HAL_TIM_Base_MspInit+0xac>)
 8000ea6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ea8:	2380      	movs	r3, #128	@ 0x80
 8000eaa:	02db      	lsls	r3, r3, #11
 8000eac:	4013      	ands	r3, r2
 8000eae:	60fb      	str	r3, [r7, #12]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	2016      	movs	r0, #22
 8000eb8:	f001 f8be 	bl	8002038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8000ebc:	2016      	movs	r0, #22
 8000ebe:	f001 f8d0 	bl	8002062 <HAL_NVIC_EnableIRQ>
}
 8000ec2:	46c0      	nop			@ (mov r8, r8)
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	b006      	add	sp, #24
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	46c0      	nop			@ (mov r8, r8)
 8000ecc:	40002000 	.word	0x40002000
 8000ed0:	40021000 	.word	0x40021000
 8000ed4:	40014400 	.word	0x40014400
 8000ed8:	40014800 	.word	0x40014800

08000edc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000edc:	b590      	push	{r4, r7, lr}
 8000ede:	b089      	sub	sp, #36	@ 0x24
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee4:	240c      	movs	r4, #12
 8000ee6:	193b      	adds	r3, r7, r4
 8000ee8:	0018      	movs	r0, r3
 8000eea:	2314      	movs	r3, #20
 8000eec:	001a      	movs	r2, r3
 8000eee:	2100      	movs	r1, #0
 8000ef0:	f004 f814 	bl	8004f1c <memset>
  if(htim->Instance==TIM14)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a14      	ldr	r2, [pc, #80]	@ (8000f4c <HAL_TIM_MspPostInit+0x70>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d122      	bne.n	8000f44 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM14_MspPostInit 0 */

  /* USER CODE END TIM14_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efe:	4b14      	ldr	r3, [pc, #80]	@ (8000f50 <HAL_TIM_MspPostInit+0x74>)
 8000f00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f02:	4b13      	ldr	r3, [pc, #76]	@ (8000f50 <HAL_TIM_MspPostInit+0x74>)
 8000f04:	2101      	movs	r1, #1
 8000f06:	430a      	orrs	r2, r1
 8000f08:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f0a:	4b11      	ldr	r3, [pc, #68]	@ (8000f50 <HAL_TIM_MspPostInit+0x74>)
 8000f0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f0e:	2201      	movs	r2, #1
 8000f10:	4013      	ands	r3, r2
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	68bb      	ldr	r3, [r7, #8]
    /**TIM14 GPIO Configuration
    PA7     ------> TIM14_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000f16:	0021      	movs	r1, r4
 8000f18:	187b      	adds	r3, r7, r1
 8000f1a:	2280      	movs	r2, #128	@ 0x80
 8000f1c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1e:	187b      	adds	r3, r7, r1
 8000f20:	2202      	movs	r2, #2
 8000f22:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f24:	187b      	adds	r3, r7, r1
 8000f26:	2200      	movs	r2, #0
 8000f28:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2a:	187b      	adds	r3, r7, r1
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 8000f30:	187b      	adds	r3, r7, r1
 8000f32:	2204      	movs	r2, #4
 8000f34:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f36:	187a      	adds	r2, r7, r1
 8000f38:	23a0      	movs	r3, #160	@ 0xa0
 8000f3a:	05db      	lsls	r3, r3, #23
 8000f3c:	0011      	movs	r1, r2
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f001 fafe 	bl	8002540 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8000f44:	46c0      	nop			@ (mov r8, r8)
 8000f46:	46bd      	mov	sp, r7
 8000f48:	b009      	add	sp, #36	@ 0x24
 8000f4a:	bd90      	pop	{r4, r7, pc}
 8000f4c:	40002000 	.word	0x40002000
 8000f50:	40021000 	.word	0x40021000

08000f54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f54:	b590      	push	{r4, r7, lr}
 8000f56:	b08b      	sub	sp, #44	@ 0x2c
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5c:	2414      	movs	r4, #20
 8000f5e:	193b      	adds	r3, r7, r4
 8000f60:	0018      	movs	r0, r3
 8000f62:	2314      	movs	r3, #20
 8000f64:	001a      	movs	r2, r3
 8000f66:	2100      	movs	r1, #0
 8000f68:	f003 ffd8 	bl	8004f1c <memset>
  if(huart->Instance==USART2)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a1b      	ldr	r2, [pc, #108]	@ (8000fe0 <HAL_UART_MspInit+0x8c>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d130      	bne.n	8000fd8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f76:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe4 <HAL_UART_MspInit+0x90>)
 8000f78:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe4 <HAL_UART_MspInit+0x90>)
 8000f7c:	2180      	movs	r1, #128	@ 0x80
 8000f7e:	0289      	lsls	r1, r1, #10
 8000f80:	430a      	orrs	r2, r1
 8000f82:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f84:	4b17      	ldr	r3, [pc, #92]	@ (8000fe4 <HAL_UART_MspInit+0x90>)
 8000f86:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f88:	2380      	movs	r3, #128	@ 0x80
 8000f8a:	029b      	lsls	r3, r3, #10
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	613b      	str	r3, [r7, #16]
 8000f90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f92:	4b14      	ldr	r3, [pc, #80]	@ (8000fe4 <HAL_UART_MspInit+0x90>)
 8000f94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f96:	4b13      	ldr	r3, [pc, #76]	@ (8000fe4 <HAL_UART_MspInit+0x90>)
 8000f98:	2101      	movs	r1, #1
 8000f9a:	430a      	orrs	r2, r1
 8000f9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f9e:	4b11      	ldr	r3, [pc, #68]	@ (8000fe4 <HAL_UART_MspInit+0x90>)
 8000fa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8000faa:	0021      	movs	r1, r4
 8000fac:	187b      	adds	r3, r7, r1
 8000fae:	220c      	movs	r2, #12
 8000fb0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb2:	187b      	adds	r3, r7, r1
 8000fb4:	2202      	movs	r2, #2
 8000fb6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb8:	187b      	adds	r3, r7, r1
 8000fba:	2200      	movs	r2, #0
 8000fbc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fbe:	187b      	adds	r3, r7, r1
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000fc4:	187b      	adds	r3, r7, r1
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fca:	187a      	adds	r2, r7, r1
 8000fcc:	23a0      	movs	r3, #160	@ 0xa0
 8000fce:	05db      	lsls	r3, r3, #23
 8000fd0:	0011      	movs	r1, r2
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	f001 fab4 	bl	8002540 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000fd8:	46c0      	nop			@ (mov r8, r8)
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	b00b      	add	sp, #44	@ 0x2c
 8000fde:	bd90      	pop	{r4, r7, pc}
 8000fe0:	40004400 	.word	0x40004400
 8000fe4:	40021000 	.word	0x40021000

08000fe8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fec:	46c0      	nop			@ (mov r8, r8)
 8000fee:	e7fd      	b.n	8000fec <NMI_Handler+0x4>

08000ff0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ff4:	46c0      	nop			@ (mov r8, r8)
 8000ff6:	e7fd      	b.n	8000ff4 <HardFault_Handler+0x4>

08000ff8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ffc:	46c0      	nop			@ (mov r8, r8)
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001006:	46c0      	nop			@ (mov r8, r8)
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001010:	f000 f8c8 	bl	80011a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001014:	46c0      	nop			@ (mov r8, r8)
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
	...

0800101c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001020:	4b03      	ldr	r3, [pc, #12]	@ (8001030 <DMA1_Channel1_IRQHandler+0x14>)
 8001022:	0018      	movs	r0, r3
 8001024:	f001 f94a 	bl	80022bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001028:	46c0      	nop			@ (mov r8, r8)
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	46c0      	nop			@ (mov r8, r8)
 8001030:	2000008c 	.word	0x2000008c

08001034 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5 and DMAMUX1 interrupts.
  */
void DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Ch4_5_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE BEGIN DMA1_Ch4_5_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_5_DMAMUX1_OVR_IRQn 1 */
}
 8001038:	46c0      	nop			@ (mov r8, r8)
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001044:	4b03      	ldr	r3, [pc, #12]	@ (8001054 <TIM16_IRQHandler+0x14>)
 8001046:	0018      	movs	r0, r3
 8001048:	f002 fa4e 	bl	80034e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 800104c:	46c0      	nop			@ (mov r8, r8)
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	46c0      	nop			@ (mov r8, r8)
 8001054:	200001a4 	.word	0x200001a4

08001058 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800105c:	4b03      	ldr	r3, [pc, #12]	@ (800106c <TIM17_IRQHandler+0x14>)
 800105e:	0018      	movs	r0, r3
 8001060:	f002 fa42 	bl	80034e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8001064:	46c0      	nop			@ (mov r8, r8)
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	46c0      	nop			@ (mov r8, r8)
 800106c:	20000260 	.word	0x20000260

08001070 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001074:	46c0      	nop			@ (mov r8, r8)
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800107c:	480d      	ldr	r0, [pc, #52]	@ (80010b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800107e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001080:	f7ff fff6 	bl	8001070 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001084:	480c      	ldr	r0, [pc, #48]	@ (80010b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001086:	490d      	ldr	r1, [pc, #52]	@ (80010bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001088:	4a0d      	ldr	r2, [pc, #52]	@ (80010c0 <LoopForever+0xe>)
  movs r3, #0
 800108a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800108c:	e002      	b.n	8001094 <LoopCopyDataInit>

0800108e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800108e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001090:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001092:	3304      	adds	r3, #4

08001094 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001094:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001096:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001098:	d3f9      	bcc.n	800108e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800109a:	4a0a      	ldr	r2, [pc, #40]	@ (80010c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800109c:	4c0a      	ldr	r4, [pc, #40]	@ (80010c8 <LoopForever+0x16>)
  movs r3, #0
 800109e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010a0:	e001      	b.n	80010a6 <LoopFillZerobss>

080010a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010a4:	3204      	adds	r2, #4

080010a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010a8:	d3fb      	bcc.n	80010a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80010aa:	f003 ff3f 	bl	8004f2c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80010ae:	f7ff fe1d 	bl	8000cec <main>

080010b2 <LoopForever>:

LoopForever:
  b LoopForever
 80010b2:	e7fe      	b.n	80010b2 <LoopForever>
  ldr   r0, =_estack
 80010b4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80010b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80010c0:	0800536c 	.word	0x0800536c
  ldr r2, =_sbss
 80010c4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80010c8:	200003c8 	.word	0x200003c8

080010cc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010cc:	e7fe      	b.n	80010cc <ADC1_IRQHandler>
	...

080010d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010d6:	1dfb      	adds	r3, r7, #7
 80010d8:	2200      	movs	r2, #0
 80010da:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010dc:	4b0b      	ldr	r3, [pc, #44]	@ (800110c <HAL_Init+0x3c>)
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	4b0a      	ldr	r3, [pc, #40]	@ (800110c <HAL_Init+0x3c>)
 80010e2:	2180      	movs	r1, #128	@ 0x80
 80010e4:	0049      	lsls	r1, r1, #1
 80010e6:	430a      	orrs	r2, r1
 80010e8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010ea:	2000      	movs	r0, #0
 80010ec:	f000 f810 	bl	8001110 <HAL_InitTick>
 80010f0:	1e03      	subs	r3, r0, #0
 80010f2:	d003      	beq.n	80010fc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80010f4:	1dfb      	adds	r3, r7, #7
 80010f6:	2201      	movs	r2, #1
 80010f8:	701a      	strb	r2, [r3, #0]
 80010fa:	e001      	b.n	8001100 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80010fc:	f7ff fdfc 	bl	8000cf8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001100:	1dfb      	adds	r3, r7, #7
 8001102:	781b      	ldrb	r3, [r3, #0]
}
 8001104:	0018      	movs	r0, r3
 8001106:	46bd      	mov	sp, r7
 8001108:	b002      	add	sp, #8
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40022000 	.word	0x40022000

08001110 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001110:	b590      	push	{r4, r7, lr}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001118:	230f      	movs	r3, #15
 800111a:	18fb      	adds	r3, r7, r3
 800111c:	2200      	movs	r2, #0
 800111e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001120:	4b1d      	ldr	r3, [pc, #116]	@ (8001198 <HAL_InitTick+0x88>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d02b      	beq.n	8001180 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001128:	4b1c      	ldr	r3, [pc, #112]	@ (800119c <HAL_InitTick+0x8c>)
 800112a:	681c      	ldr	r4, [r3, #0]
 800112c:	4b1a      	ldr	r3, [pc, #104]	@ (8001198 <HAL_InitTick+0x88>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	0019      	movs	r1, r3
 8001132:	23fa      	movs	r3, #250	@ 0xfa
 8001134:	0098      	lsls	r0, r3, #2
 8001136:	f7fe ffe5 	bl	8000104 <__udivsi3>
 800113a:	0003      	movs	r3, r0
 800113c:	0019      	movs	r1, r3
 800113e:	0020      	movs	r0, r4
 8001140:	f7fe ffe0 	bl	8000104 <__udivsi3>
 8001144:	0003      	movs	r3, r0
 8001146:	0018      	movs	r0, r3
 8001148:	f000 ff9b 	bl	8002082 <HAL_SYSTICK_Config>
 800114c:	1e03      	subs	r3, r0, #0
 800114e:	d112      	bne.n	8001176 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2b03      	cmp	r3, #3
 8001154:	d80a      	bhi.n	800116c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001156:	6879      	ldr	r1, [r7, #4]
 8001158:	2301      	movs	r3, #1
 800115a:	425b      	negs	r3, r3
 800115c:	2200      	movs	r2, #0
 800115e:	0018      	movs	r0, r3
 8001160:	f000 ff6a 	bl	8002038 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001164:	4b0e      	ldr	r3, [pc, #56]	@ (80011a0 <HAL_InitTick+0x90>)
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	e00d      	b.n	8001188 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800116c:	230f      	movs	r3, #15
 800116e:	18fb      	adds	r3, r7, r3
 8001170:	2201      	movs	r2, #1
 8001172:	701a      	strb	r2, [r3, #0]
 8001174:	e008      	b.n	8001188 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001176:	230f      	movs	r3, #15
 8001178:	18fb      	adds	r3, r7, r3
 800117a:	2201      	movs	r2, #1
 800117c:	701a      	strb	r2, [r3, #0]
 800117e:	e003      	b.n	8001188 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001180:	230f      	movs	r3, #15
 8001182:	18fb      	adds	r3, r7, r3
 8001184:	2201      	movs	r2, #1
 8001186:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001188:	230f      	movs	r3, #15
 800118a:	18fb      	adds	r3, r7, r3
 800118c:	781b      	ldrb	r3, [r3, #0]
}
 800118e:	0018      	movs	r0, r3
 8001190:	46bd      	mov	sp, r7
 8001192:	b005      	add	sp, #20
 8001194:	bd90      	pop	{r4, r7, pc}
 8001196:	46c0      	nop			@ (mov r8, r8)
 8001198:	20000008 	.word	0x20000008
 800119c:	20000000 	.word	0x20000000
 80011a0:	20000004 	.word	0x20000004

080011a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011a8:	4b05      	ldr	r3, [pc, #20]	@ (80011c0 <HAL_IncTick+0x1c>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	001a      	movs	r2, r3
 80011ae:	4b05      	ldr	r3, [pc, #20]	@ (80011c4 <HAL_IncTick+0x20>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	18d2      	adds	r2, r2, r3
 80011b4:	4b03      	ldr	r3, [pc, #12]	@ (80011c4 <HAL_IncTick+0x20>)
 80011b6:	601a      	str	r2, [r3, #0]
}
 80011b8:	46c0      	nop			@ (mov r8, r8)
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	46c0      	nop			@ (mov r8, r8)
 80011c0:	20000008 	.word	0x20000008
 80011c4:	200003c4 	.word	0x200003c4

080011c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  return uwTick;
 80011cc:	4b02      	ldr	r3, [pc, #8]	@ (80011d8 <HAL_GetTick+0x10>)
 80011ce:	681b      	ldr	r3, [r3, #0]
}
 80011d0:	0018      	movs	r0, r3
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	46c0      	nop			@ (mov r8, r8)
 80011d8:	200003c4 	.word	0x200003c4

080011dc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a05      	ldr	r2, [pc, #20]	@ (8001200 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80011ec:	401a      	ands	r2, r3
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	431a      	orrs	r2, r3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	601a      	str	r2, [r3, #0]
}
 80011f6:	46c0      	nop			@ (mov r8, r8)
 80011f8:	46bd      	mov	sp, r7
 80011fa:	b002      	add	sp, #8
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	46c0      	nop			@ (mov r8, r8)
 8001200:	fe3fffff 	.word	0xfe3fffff

08001204 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	23e0      	movs	r3, #224	@ 0xe0
 8001212:	045b      	lsls	r3, r3, #17
 8001214:	4013      	ands	r3, r2
}
 8001216:	0018      	movs	r0, r3
 8001218:	46bd      	mov	sp, r7
 800121a:	b002      	add	sp, #8
 800121c:	bd80      	pop	{r7, pc}

0800121e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	b084      	sub	sp, #16
 8001222:	af00      	add	r7, sp, #0
 8001224:	60f8      	str	r0, [r7, #12]
 8001226:	60b9      	str	r1, [r7, #8]
 8001228:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	68ba      	ldr	r2, [r7, #8]
 8001230:	2104      	movs	r1, #4
 8001232:	400a      	ands	r2, r1
 8001234:	2107      	movs	r1, #7
 8001236:	4091      	lsls	r1, r2
 8001238:	000a      	movs	r2, r1
 800123a:	43d2      	mvns	r2, r2
 800123c:	401a      	ands	r2, r3
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	2104      	movs	r1, #4
 8001242:	400b      	ands	r3, r1
 8001244:	6879      	ldr	r1, [r7, #4]
 8001246:	4099      	lsls	r1, r3
 8001248:	000b      	movs	r3, r1
 800124a:	431a      	orrs	r2, r3
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001250:	46c0      	nop			@ (mov r8, r8)
 8001252:	46bd      	mov	sp, r7
 8001254:	b004      	add	sp, #16
 8001256:	bd80      	pop	{r7, pc}

08001258 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	695b      	ldr	r3, [r3, #20]
 8001266:	683a      	ldr	r2, [r7, #0]
 8001268:	2104      	movs	r1, #4
 800126a:	400a      	ands	r2, r1
 800126c:	2107      	movs	r1, #7
 800126e:	4091      	lsls	r1, r2
 8001270:	000a      	movs	r2, r1
 8001272:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	2104      	movs	r1, #4
 8001278:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800127a:	40da      	lsrs	r2, r3
 800127c:	0013      	movs	r3, r2
}
 800127e:	0018      	movs	r0, r3
 8001280:	46bd      	mov	sp, r7
 8001282:	b002      	add	sp, #8
 8001284:	bd80      	pop	{r7, pc}

08001286 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	68da      	ldr	r2, [r3, #12]
 8001292:	23c0      	movs	r3, #192	@ 0xc0
 8001294:	011b      	lsls	r3, r3, #4
 8001296:	4013      	ands	r3, r2
 8001298:	d101      	bne.n	800129e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800129a:	2301      	movs	r3, #1
 800129c:	e000      	b.n	80012a0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800129e:	2300      	movs	r3, #0
}
 80012a0:	0018      	movs	r0, r3
 80012a2:	46bd      	mov	sp, r7
 80012a4:	b002      	add	sp, #8
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012b8:	68ba      	ldr	r2, [r7, #8]
 80012ba:	211f      	movs	r1, #31
 80012bc:	400a      	ands	r2, r1
 80012be:	210f      	movs	r1, #15
 80012c0:	4091      	lsls	r1, r2
 80012c2:	000a      	movs	r2, r1
 80012c4:	43d2      	mvns	r2, r2
 80012c6:	401a      	ands	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	0e9b      	lsrs	r3, r3, #26
 80012cc:	210f      	movs	r1, #15
 80012ce:	4019      	ands	r1, r3
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	201f      	movs	r0, #31
 80012d4:	4003      	ands	r3, r0
 80012d6:	4099      	lsls	r1, r3
 80012d8:	000b      	movs	r3, r1
 80012da:	431a      	orrs	r2, r3
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80012e0:	46c0      	nop			@ (mov r8, r8)
 80012e2:	46bd      	mov	sp, r7
 80012e4:	b004      	add	sp, #16
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	035b      	lsls	r3, r3, #13
 80012fa:	0b5b      	lsrs	r3, r3, #13
 80012fc:	431a      	orrs	r2, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001302:	46c0      	nop			@ (mov r8, r8)
 8001304:	46bd      	mov	sp, r7
 8001306:	b002      	add	sp, #8
 8001308:	bd80      	pop	{r7, pc}

0800130a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	b082      	sub	sp, #8
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
 8001312:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	0352      	lsls	r2, r2, #13
 800131c:	0b52      	lsrs	r2, r2, #13
 800131e:	43d2      	mvns	r2, r2
 8001320:	401a      	ands	r2, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001326:	46c0      	nop			@ (mov r8, r8)
 8001328:	46bd      	mov	sp, r7
 800132a:	b002      	add	sp, #8
 800132c:	bd80      	pop	{r7, pc}
	...

08001330 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	695b      	ldr	r3, [r3, #20]
 8001340:	68ba      	ldr	r2, [r7, #8]
 8001342:	0212      	lsls	r2, r2, #8
 8001344:	43d2      	mvns	r2, r2
 8001346:	401a      	ands	r2, r3
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	021b      	lsls	r3, r3, #8
 800134c:	6879      	ldr	r1, [r7, #4]
 800134e:	400b      	ands	r3, r1
 8001350:	4904      	ldr	r1, [pc, #16]	@ (8001364 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001352:	400b      	ands	r3, r1
 8001354:	431a      	orrs	r2, r3
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800135a:	46c0      	nop			@ (mov r8, r8)
 800135c:	46bd      	mov	sp, r7
 800135e:	b004      	add	sp, #16
 8001360:	bd80      	pop	{r7, pc}
 8001362:	46c0      	nop			@ (mov r8, r8)
 8001364:	07ffff00 	.word	0x07ffff00

08001368 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	4a05      	ldr	r2, [pc, #20]	@ (800138c <LL_ADC_EnableInternalRegulator+0x24>)
 8001376:	4013      	ands	r3, r2
 8001378:	2280      	movs	r2, #128	@ 0x80
 800137a:	0552      	lsls	r2, r2, #21
 800137c:	431a      	orrs	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001382:	46c0      	nop			@ (mov r8, r8)
 8001384:	46bd      	mov	sp, r7
 8001386:	b002      	add	sp, #8
 8001388:	bd80      	pop	{r7, pc}
 800138a:	46c0      	nop			@ (mov r8, r8)
 800138c:	6fffffe8 	.word	0x6fffffe8

08001390 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689a      	ldr	r2, [r3, #8]
 800139c:	2380      	movs	r3, #128	@ 0x80
 800139e:	055b      	lsls	r3, r3, #21
 80013a0:	401a      	ands	r2, r3
 80013a2:	2380      	movs	r3, #128	@ 0x80
 80013a4:	055b      	lsls	r3, r3, #21
 80013a6:	429a      	cmp	r2, r3
 80013a8:	d101      	bne.n	80013ae <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80013aa:	2301      	movs	r3, #1
 80013ac:	e000      	b.n	80013b0 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80013ae:	2300      	movs	r3, #0
}
 80013b0:	0018      	movs	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	b002      	add	sp, #8
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	4a04      	ldr	r2, [pc, #16]	@ (80013d8 <LL_ADC_Enable+0x20>)
 80013c6:	4013      	ands	r3, r2
 80013c8:	2201      	movs	r2, #1
 80013ca:	431a      	orrs	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80013d0:	46c0      	nop			@ (mov r8, r8)
 80013d2:	46bd      	mov	sp, r7
 80013d4:	b002      	add	sp, #8
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	7fffffe8 	.word	0x7fffffe8

080013dc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	4a04      	ldr	r2, [pc, #16]	@ (80013fc <LL_ADC_Disable+0x20>)
 80013ea:	4013      	ands	r3, r2
 80013ec:	2202      	movs	r2, #2
 80013ee:	431a      	orrs	r2, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80013f4:	46c0      	nop			@ (mov r8, r8)
 80013f6:	46bd      	mov	sp, r7
 80013f8:	b002      	add	sp, #8
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	7fffffe8 	.word	0x7fffffe8

08001400 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	2201      	movs	r2, #1
 800140e:	4013      	ands	r3, r2
 8001410:	2b01      	cmp	r3, #1
 8001412:	d101      	bne.n	8001418 <LL_ADC_IsEnabled+0x18>
 8001414:	2301      	movs	r3, #1
 8001416:	e000      	b.n	800141a <LL_ADC_IsEnabled+0x1a>
 8001418:	2300      	movs	r3, #0
}
 800141a:	0018      	movs	r0, r3
 800141c:	46bd      	mov	sp, r7
 800141e:	b002      	add	sp, #8
 8001420:	bd80      	pop	{r7, pc}
	...

08001424 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	4a04      	ldr	r2, [pc, #16]	@ (8001444 <LL_ADC_REG_StartConversion+0x20>)
 8001432:	4013      	ands	r3, r2
 8001434:	2204      	movs	r2, #4
 8001436:	431a      	orrs	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800143c:	46c0      	nop			@ (mov r8, r8)
 800143e:	46bd      	mov	sp, r7
 8001440:	b002      	add	sp, #8
 8001442:	bd80      	pop	{r7, pc}
 8001444:	7fffffe8 	.word	0x7fffffe8

08001448 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	2204      	movs	r2, #4
 8001456:	4013      	ands	r3, r2
 8001458:	2b04      	cmp	r3, #4
 800145a:	d101      	bne.n	8001460 <LL_ADC_REG_IsConversionOngoing+0x18>
 800145c:	2301      	movs	r3, #1
 800145e:	e000      	b.n	8001462 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001460:	2300      	movs	r3, #0
}
 8001462:	0018      	movs	r0, r3
 8001464:	46bd      	mov	sp, r7
 8001466:	b002      	add	sp, #8
 8001468:	bd80      	pop	{r7, pc}
	...

0800146c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b088      	sub	sp, #32
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001474:	231f      	movs	r3, #31
 8001476:	18fb      	adds	r3, r7, r3
 8001478:	2200      	movs	r2, #0
 800147a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800147c:	2300      	movs	r3, #0
 800147e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001480:	2300      	movs	r3, #0
 8001482:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001484:	2300      	movs	r3, #0
 8001486:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d101      	bne.n	8001492 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e17f      	b.n	8001792 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001496:	2b00      	cmp	r3, #0
 8001498:	d10a      	bne.n	80014b0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	0018      	movs	r0, r3
 800149e:	f7ff fc4f 	bl	8000d40 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2254      	movs	r2, #84	@ 0x54
 80014ac:	2100      	movs	r1, #0
 80014ae:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	0018      	movs	r0, r3
 80014b6:	f7ff ff6b 	bl	8001390 <LL_ADC_IsInternalRegulatorEnabled>
 80014ba:	1e03      	subs	r3, r0, #0
 80014bc:	d115      	bne.n	80014ea <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	0018      	movs	r0, r3
 80014c4:	f7ff ff50 	bl	8001368 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80014c8:	4bb4      	ldr	r3, [pc, #720]	@ (800179c <HAL_ADC_Init+0x330>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	49b4      	ldr	r1, [pc, #720]	@ (80017a0 <HAL_ADC_Init+0x334>)
 80014ce:	0018      	movs	r0, r3
 80014d0:	f7fe fe18 	bl	8000104 <__udivsi3>
 80014d4:	0003      	movs	r3, r0
 80014d6:	3301      	adds	r3, #1
 80014d8:	005b      	lsls	r3, r3, #1
 80014da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80014dc:	e002      	b.n	80014e4 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	3b01      	subs	r3, #1
 80014e2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d1f9      	bne.n	80014de <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	0018      	movs	r0, r3
 80014f0:	f7ff ff4e 	bl	8001390 <LL_ADC_IsInternalRegulatorEnabled>
 80014f4:	1e03      	subs	r3, r0, #0
 80014f6:	d10f      	bne.n	8001518 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014fc:	2210      	movs	r2, #16
 80014fe:	431a      	orrs	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001508:	2201      	movs	r2, #1
 800150a:	431a      	orrs	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001510:	231f      	movs	r3, #31
 8001512:	18fb      	adds	r3, r7, r3
 8001514:	2201      	movs	r2, #1
 8001516:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	0018      	movs	r0, r3
 800151e:	f7ff ff93 	bl	8001448 <LL_ADC_REG_IsConversionOngoing>
 8001522:	0003      	movs	r3, r0
 8001524:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152a:	2210      	movs	r2, #16
 800152c:	4013      	ands	r3, r2
 800152e:	d000      	beq.n	8001532 <HAL_ADC_Init+0xc6>
 8001530:	e122      	b.n	8001778 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d000      	beq.n	800153a <HAL_ADC_Init+0xce>
 8001538:	e11e      	b.n	8001778 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153e:	4a99      	ldr	r2, [pc, #612]	@ (80017a4 <HAL_ADC_Init+0x338>)
 8001540:	4013      	ands	r3, r2
 8001542:	2202      	movs	r2, #2
 8001544:	431a      	orrs	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	0018      	movs	r0, r3
 8001550:	f7ff ff56 	bl	8001400 <LL_ADC_IsEnabled>
 8001554:	1e03      	subs	r3, r0, #0
 8001556:	d000      	beq.n	800155a <HAL_ADC_Init+0xee>
 8001558:	e0ad      	b.n	80016b6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	7e1b      	ldrb	r3, [r3, #24]
 8001562:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001564:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	7e5b      	ldrb	r3, [r3, #25]
 800156a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800156c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	7e9b      	ldrb	r3, [r3, #26]
 8001572:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001574:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	2b00      	cmp	r3, #0
 800157c:	d002      	beq.n	8001584 <HAL_ADC_Init+0x118>
 800157e:	2380      	movs	r3, #128	@ 0x80
 8001580:	015b      	lsls	r3, r3, #5
 8001582:	e000      	b.n	8001586 <HAL_ADC_Init+0x11a>
 8001584:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001586:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800158c:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	691b      	ldr	r3, [r3, #16]
 8001592:	2b00      	cmp	r3, #0
 8001594:	da04      	bge.n	80015a0 <HAL_ADC_Init+0x134>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	691b      	ldr	r3, [r3, #16]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	085b      	lsrs	r3, r3, #1
 800159e:	e001      	b.n	80015a4 <HAL_ADC_Init+0x138>
 80015a0:	2380      	movs	r3, #128	@ 0x80
 80015a2:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80015a4:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	212c      	movs	r1, #44	@ 0x2c
 80015aa:	5c5b      	ldrb	r3, [r3, r1]
 80015ac:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80015ae:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2220      	movs	r2, #32
 80015ba:	5c9b      	ldrb	r3, [r3, r2]
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d115      	bne.n	80015ec <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	7e9b      	ldrb	r3, [r3, #26]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d105      	bne.n	80015d4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	2280      	movs	r2, #128	@ 0x80
 80015cc:	0252      	lsls	r2, r2, #9
 80015ce:	4313      	orrs	r3, r2
 80015d0:	61bb      	str	r3, [r7, #24]
 80015d2:	e00b      	b.n	80015ec <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015d8:	2220      	movs	r2, #32
 80015da:	431a      	orrs	r2, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015e4:	2201      	movs	r2, #1
 80015e6:	431a      	orrs	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d00a      	beq.n	800160a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015f8:	23e0      	movs	r3, #224	@ 0xe0
 80015fa:	005b      	lsls	r3, r3, #1
 80015fc:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001602:	4313      	orrs	r3, r2
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	4313      	orrs	r3, r2
 8001608:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	4a65      	ldr	r2, [pc, #404]	@ (80017a8 <HAL_ADC_Init+0x33c>)
 8001612:	4013      	ands	r3, r2
 8001614:	0019      	movs	r1, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	69ba      	ldr	r2, [r7, #24]
 800161c:	430a      	orrs	r2, r1
 800161e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	0f9b      	lsrs	r3, r3, #30
 8001626:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800162c:	4313      	orrs	r3, r2
 800162e:	697a      	ldr	r2, [r7, #20]
 8001630:	4313      	orrs	r3, r2
 8001632:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	223c      	movs	r2, #60	@ 0x3c
 8001638:	5c9b      	ldrb	r3, [r3, r2]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d111      	bne.n	8001662 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	0f9b      	lsrs	r3, r3, #30
 8001644:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800164a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001650:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001656:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	4313      	orrs	r3, r2
 800165c:	2201      	movs	r2, #1
 800165e:	4313      	orrs	r3, r2
 8001660:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	691b      	ldr	r3, [r3, #16]
 8001668:	4a50      	ldr	r2, [pc, #320]	@ (80017ac <HAL_ADC_Init+0x340>)
 800166a:	4013      	ands	r3, r2
 800166c:	0019      	movs	r1, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	697a      	ldr	r2, [r7, #20]
 8001674:	430a      	orrs	r2, r1
 8001676:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	685a      	ldr	r2, [r3, #4]
 800167c:	23c0      	movs	r3, #192	@ 0xc0
 800167e:	061b      	lsls	r3, r3, #24
 8001680:	429a      	cmp	r2, r3
 8001682:	d018      	beq.n	80016b6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001688:	2380      	movs	r3, #128	@ 0x80
 800168a:	05db      	lsls	r3, r3, #23
 800168c:	429a      	cmp	r2, r3
 800168e:	d012      	beq.n	80016b6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001694:	2380      	movs	r3, #128	@ 0x80
 8001696:	061b      	lsls	r3, r3, #24
 8001698:	429a      	cmp	r2, r3
 800169a:	d00c      	beq.n	80016b6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800169c:	4b44      	ldr	r3, [pc, #272]	@ (80017b0 <HAL_ADC_Init+0x344>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a44      	ldr	r2, [pc, #272]	@ (80017b4 <HAL_ADC_Init+0x348>)
 80016a2:	4013      	ands	r3, r2
 80016a4:	0019      	movs	r1, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685a      	ldr	r2, [r3, #4]
 80016aa:	23f0      	movs	r3, #240	@ 0xf0
 80016ac:	039b      	lsls	r3, r3, #14
 80016ae:	401a      	ands	r2, r3
 80016b0:	4b3f      	ldr	r3, [pc, #252]	@ (80017b0 <HAL_ADC_Init+0x344>)
 80016b2:	430a      	orrs	r2, r1
 80016b4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6818      	ldr	r0, [r3, #0]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016be:	001a      	movs	r2, r3
 80016c0:	2100      	movs	r1, #0
 80016c2:	f7ff fdac 	bl	800121e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6818      	ldr	r0, [r3, #0]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016ce:	493a      	ldr	r1, [pc, #232]	@ (80017b8 <HAL_ADC_Init+0x34c>)
 80016d0:	001a      	movs	r2, r3
 80016d2:	f7ff fda4 	bl	800121e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	691b      	ldr	r3, [r3, #16]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d109      	bne.n	80016f2 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2110      	movs	r1, #16
 80016ea:	4249      	negs	r1, r1
 80016ec:	430a      	orrs	r2, r1
 80016ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80016f0:	e018      	b.n	8001724 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	691a      	ldr	r2, [r3, #16]
 80016f6:	2380      	movs	r3, #128	@ 0x80
 80016f8:	039b      	lsls	r3, r3, #14
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d112      	bne.n	8001724 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	69db      	ldr	r3, [r3, #28]
 8001708:	3b01      	subs	r3, #1
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	221c      	movs	r2, #28
 800170e:	4013      	ands	r3, r2
 8001710:	2210      	movs	r2, #16
 8001712:	4252      	negs	r2, r2
 8001714:	409a      	lsls	r2, r3
 8001716:	0011      	movs	r1, r2
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	430a      	orrs	r2, r1
 8001722:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2100      	movs	r1, #0
 800172a:	0018      	movs	r0, r3
 800172c:	f7ff fd94 	bl	8001258 <LL_ADC_GetSamplingTimeCommonChannels>
 8001730:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001736:	429a      	cmp	r2, r3
 8001738:	d10b      	bne.n	8001752 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2200      	movs	r2, #0
 800173e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001744:	2203      	movs	r2, #3
 8001746:	4393      	bics	r3, r2
 8001748:	2201      	movs	r2, #1
 800174a:	431a      	orrs	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001750:	e01c      	b.n	800178c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001756:	2212      	movs	r2, #18
 8001758:	4393      	bics	r3, r2
 800175a:	2210      	movs	r2, #16
 800175c:	431a      	orrs	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001766:	2201      	movs	r2, #1
 8001768:	431a      	orrs	r2, r3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800176e:	231f      	movs	r3, #31
 8001770:	18fb      	adds	r3, r7, r3
 8001772:	2201      	movs	r2, #1
 8001774:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001776:	e009      	b.n	800178c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800177c:	2210      	movs	r2, #16
 800177e:	431a      	orrs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001784:	231f      	movs	r3, #31
 8001786:	18fb      	adds	r3, r7, r3
 8001788:	2201      	movs	r2, #1
 800178a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800178c:	231f      	movs	r3, #31
 800178e:	18fb      	adds	r3, r7, r3
 8001790:	781b      	ldrb	r3, [r3, #0]
}
 8001792:	0018      	movs	r0, r3
 8001794:	46bd      	mov	sp, r7
 8001796:	b008      	add	sp, #32
 8001798:	bd80      	pop	{r7, pc}
 800179a:	46c0      	nop			@ (mov r8, r8)
 800179c:	20000000 	.word	0x20000000
 80017a0:	00030d40 	.word	0x00030d40
 80017a4:	fffffefd 	.word	0xfffffefd
 80017a8:	ffde0201 	.word	0xffde0201
 80017ac:	1ffffc02 	.word	0x1ffffc02
 80017b0:	40012708 	.word	0x40012708
 80017b4:	ffc3ffff 	.word	0xffc3ffff
 80017b8:	07ffff04 	.word	0x07ffff04

080017bc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80017bc:	b5b0      	push	{r4, r5, r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	0018      	movs	r0, r3
 80017ce:	f7ff fe3b 	bl	8001448 <LL_ADC_REG_IsConversionOngoing>
 80017d2:	1e03      	subs	r3, r0, #0
 80017d4:	d16c      	bne.n	80018b0 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2254      	movs	r2, #84	@ 0x54
 80017da:	5c9b      	ldrb	r3, [r3, r2]
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d101      	bne.n	80017e4 <HAL_ADC_Start_DMA+0x28>
 80017e0:	2302      	movs	r3, #2
 80017e2:	e06c      	b.n	80018be <HAL_ADC_Start_DMA+0x102>
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2254      	movs	r2, #84	@ 0x54
 80017e8:	2101      	movs	r1, #1
 80017ea:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	2201      	movs	r2, #1
 80017f4:	4013      	ands	r3, r2
 80017f6:	d113      	bne.n	8001820 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	0018      	movs	r0, r3
 80017fe:	f7ff fdff 	bl	8001400 <LL_ADC_IsEnabled>
 8001802:	1e03      	subs	r3, r0, #0
 8001804:	d004      	beq.n	8001810 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	0018      	movs	r0, r3
 800180c:	f7ff fde6 	bl	80013dc <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	68da      	ldr	r2, [r3, #12]
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2101      	movs	r1, #1
 800181c:	430a      	orrs	r2, r1
 800181e:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001820:	2517      	movs	r5, #23
 8001822:	197c      	adds	r4, r7, r5
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	0018      	movs	r0, r3
 8001828:	f000 fa46 	bl	8001cb8 <ADC_Enable>
 800182c:	0003      	movs	r3, r0
 800182e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001830:	002c      	movs	r4, r5
 8001832:	193b      	adds	r3, r7, r4
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d13e      	bne.n	80018b8 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800183e:	4a22      	ldr	r2, [pc, #136]	@ (80018c8 <HAL_ADC_Start_DMA+0x10c>)
 8001840:	4013      	ands	r3, r2
 8001842:	2280      	movs	r2, #128	@ 0x80
 8001844:	0052      	lsls	r2, r2, #1
 8001846:	431a      	orrs	r2, r3
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	2200      	movs	r2, #0
 8001850:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001856:	4a1d      	ldr	r2, [pc, #116]	@ (80018cc <HAL_ADC_Start_DMA+0x110>)
 8001858:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800185e:	4a1c      	ldr	r2, [pc, #112]	@ (80018d0 <HAL_ADC_Start_DMA+0x114>)
 8001860:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001866:	4a1b      	ldr	r2, [pc, #108]	@ (80018d4 <HAL_ADC_Start_DMA+0x118>)
 8001868:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	221c      	movs	r2, #28
 8001870:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	2254      	movs	r2, #84	@ 0x54
 8001876:	2100      	movs	r1, #0
 8001878:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	685a      	ldr	r2, [r3, #4]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2110      	movs	r1, #16
 8001886:	430a      	orrs	r2, r1
 8001888:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	3340      	adds	r3, #64	@ 0x40
 8001894:	0019      	movs	r1, r3
 8001896:	68ba      	ldr	r2, [r7, #8]
 8001898:	193c      	adds	r4, r7, r4
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	f000 fc88 	bl	80021b0 <HAL_DMA_Start_IT>
 80018a0:	0003      	movs	r3, r0
 80018a2:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	0018      	movs	r0, r3
 80018aa:	f7ff fdbb 	bl	8001424 <LL_ADC_REG_StartConversion>
 80018ae:	e003      	b.n	80018b8 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80018b0:	2317      	movs	r3, #23
 80018b2:	18fb      	adds	r3, r7, r3
 80018b4:	2202      	movs	r2, #2
 80018b6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80018b8:	2317      	movs	r3, #23
 80018ba:	18fb      	adds	r3, r7, r3
 80018bc:	781b      	ldrb	r3, [r3, #0]
}
 80018be:	0018      	movs	r0, r3
 80018c0:	46bd      	mov	sp, r7
 80018c2:	b006      	add	sp, #24
 80018c4:	bdb0      	pop	{r4, r5, r7, pc}
 80018c6:	46c0      	nop			@ (mov r8, r8)
 80018c8:	fffff0fe 	.word	0xfffff0fe
 80018cc:	08001dc5 	.word	0x08001dc5
 80018d0:	08001e8d 	.word	0x08001e8d
 80018d4:	08001eab 	.word	0x08001eab

080018d8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80018e0:	46c0      	nop			@ (mov r8, r8)
 80018e2:	46bd      	mov	sp, r7
 80018e4:	b002      	add	sp, #8
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80018f0:	46c0      	nop			@ (mov r8, r8)
 80018f2:	46bd      	mov	sp, r7
 80018f4:	b002      	add	sp, #8
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001900:	46c0      	nop			@ (mov r8, r8)
 8001902:	46bd      	mov	sp, r7
 8001904:	b002      	add	sp, #8
 8001906:	bd80      	pop	{r7, pc}

08001908 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001912:	2317      	movs	r3, #23
 8001914:	18fb      	adds	r3, r7, r3
 8001916:	2200      	movs	r2, #0
 8001918:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2254      	movs	r2, #84	@ 0x54
 8001922:	5c9b      	ldrb	r3, [r3, r2]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d101      	bne.n	800192c <HAL_ADC_ConfigChannel+0x24>
 8001928:	2302      	movs	r3, #2
 800192a:	e1c0      	b.n	8001cae <HAL_ADC_ConfigChannel+0x3a6>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2254      	movs	r2, #84	@ 0x54
 8001930:	2101      	movs	r1, #1
 8001932:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	0018      	movs	r0, r3
 800193a:	f7ff fd85 	bl	8001448 <LL_ADC_REG_IsConversionOngoing>
 800193e:	1e03      	subs	r3, r0, #0
 8001940:	d000      	beq.n	8001944 <HAL_ADC_ConfigChannel+0x3c>
 8001942:	e1a3      	b.n	8001c8c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	2b02      	cmp	r3, #2
 800194a:	d100      	bne.n	800194e <HAL_ADC_ConfigChannel+0x46>
 800194c:	e143      	b.n	8001bd6 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	691a      	ldr	r2, [r3, #16]
 8001952:	2380      	movs	r3, #128	@ 0x80
 8001954:	061b      	lsls	r3, r3, #24
 8001956:	429a      	cmp	r2, r3
 8001958:	d004      	beq.n	8001964 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800195e:	4ac1      	ldr	r2, [pc, #772]	@ (8001c64 <HAL_ADC_ConfigChannel+0x35c>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d108      	bne.n	8001976 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	0019      	movs	r1, r3
 800196e:	0010      	movs	r0, r2
 8001970:	f7ff fcba 	bl	80012e8 <LL_ADC_REG_SetSequencerChAdd>
 8001974:	e0c9      	b.n	8001b0a <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	211f      	movs	r1, #31
 8001980:	400b      	ands	r3, r1
 8001982:	210f      	movs	r1, #15
 8001984:	4099      	lsls	r1, r3
 8001986:	000b      	movs	r3, r1
 8001988:	43db      	mvns	r3, r3
 800198a:	4013      	ands	r3, r2
 800198c:	0019      	movs	r1, r3
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	035b      	lsls	r3, r3, #13
 8001994:	0b5b      	lsrs	r3, r3, #13
 8001996:	d105      	bne.n	80019a4 <HAL_ADC_ConfigChannel+0x9c>
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	0e9b      	lsrs	r3, r3, #26
 800199e:	221f      	movs	r2, #31
 80019a0:	4013      	ands	r3, r2
 80019a2:	e098      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2201      	movs	r2, #1
 80019aa:	4013      	ands	r3, r2
 80019ac:	d000      	beq.n	80019b0 <HAL_ADC_ConfigChannel+0xa8>
 80019ae:	e091      	b.n	8001ad4 <HAL_ADC_ConfigChannel+0x1cc>
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2202      	movs	r2, #2
 80019b6:	4013      	ands	r3, r2
 80019b8:	d000      	beq.n	80019bc <HAL_ADC_ConfigChannel+0xb4>
 80019ba:	e089      	b.n	8001ad0 <HAL_ADC_ConfigChannel+0x1c8>
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2204      	movs	r2, #4
 80019c2:	4013      	ands	r3, r2
 80019c4:	d000      	beq.n	80019c8 <HAL_ADC_ConfigChannel+0xc0>
 80019c6:	e081      	b.n	8001acc <HAL_ADC_ConfigChannel+0x1c4>
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2208      	movs	r2, #8
 80019ce:	4013      	ands	r3, r2
 80019d0:	d000      	beq.n	80019d4 <HAL_ADC_ConfigChannel+0xcc>
 80019d2:	e079      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x1c0>
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2210      	movs	r2, #16
 80019da:	4013      	ands	r3, r2
 80019dc:	d000      	beq.n	80019e0 <HAL_ADC_ConfigChannel+0xd8>
 80019de:	e071      	b.n	8001ac4 <HAL_ADC_ConfigChannel+0x1bc>
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2220      	movs	r2, #32
 80019e6:	4013      	ands	r3, r2
 80019e8:	d000      	beq.n	80019ec <HAL_ADC_ConfigChannel+0xe4>
 80019ea:	e069      	b.n	8001ac0 <HAL_ADC_ConfigChannel+0x1b8>
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2240      	movs	r2, #64	@ 0x40
 80019f2:	4013      	ands	r3, r2
 80019f4:	d000      	beq.n	80019f8 <HAL_ADC_ConfigChannel+0xf0>
 80019f6:	e061      	b.n	8001abc <HAL_ADC_ConfigChannel+0x1b4>
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2280      	movs	r2, #128	@ 0x80
 80019fe:	4013      	ands	r3, r2
 8001a00:	d000      	beq.n	8001a04 <HAL_ADC_ConfigChannel+0xfc>
 8001a02:	e059      	b.n	8001ab8 <HAL_ADC_ConfigChannel+0x1b0>
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	2380      	movs	r3, #128	@ 0x80
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	d151      	bne.n	8001ab4 <HAL_ADC_ConfigChannel+0x1ac>
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	2380      	movs	r3, #128	@ 0x80
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d149      	bne.n	8001ab0 <HAL_ADC_ConfigChannel+0x1a8>
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	2380      	movs	r3, #128	@ 0x80
 8001a22:	00db      	lsls	r3, r3, #3
 8001a24:	4013      	ands	r3, r2
 8001a26:	d141      	bne.n	8001aac <HAL_ADC_ConfigChannel+0x1a4>
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	2380      	movs	r3, #128	@ 0x80
 8001a2e:	011b      	lsls	r3, r3, #4
 8001a30:	4013      	ands	r3, r2
 8001a32:	d139      	bne.n	8001aa8 <HAL_ADC_ConfigChannel+0x1a0>
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	2380      	movs	r3, #128	@ 0x80
 8001a3a:	015b      	lsls	r3, r3, #5
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	d131      	bne.n	8001aa4 <HAL_ADC_ConfigChannel+0x19c>
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	2380      	movs	r3, #128	@ 0x80
 8001a46:	019b      	lsls	r3, r3, #6
 8001a48:	4013      	ands	r3, r2
 8001a4a:	d129      	bne.n	8001aa0 <HAL_ADC_ConfigChannel+0x198>
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	2380      	movs	r3, #128	@ 0x80
 8001a52:	01db      	lsls	r3, r3, #7
 8001a54:	4013      	ands	r3, r2
 8001a56:	d121      	bne.n	8001a9c <HAL_ADC_ConfigChannel+0x194>
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	2380      	movs	r3, #128	@ 0x80
 8001a5e:	021b      	lsls	r3, r3, #8
 8001a60:	4013      	ands	r3, r2
 8001a62:	d119      	bne.n	8001a98 <HAL_ADC_ConfigChannel+0x190>
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	2380      	movs	r3, #128	@ 0x80
 8001a6a:	025b      	lsls	r3, r3, #9
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d111      	bne.n	8001a94 <HAL_ADC_ConfigChannel+0x18c>
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	2380      	movs	r3, #128	@ 0x80
 8001a76:	029b      	lsls	r3, r3, #10
 8001a78:	4013      	ands	r3, r2
 8001a7a:	d109      	bne.n	8001a90 <HAL_ADC_ConfigChannel+0x188>
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	2380      	movs	r3, #128	@ 0x80
 8001a82:	02db      	lsls	r3, r3, #11
 8001a84:	4013      	ands	r3, r2
 8001a86:	d001      	beq.n	8001a8c <HAL_ADC_ConfigChannel+0x184>
 8001a88:	2312      	movs	r3, #18
 8001a8a:	e024      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	e022      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001a90:	2311      	movs	r3, #17
 8001a92:	e020      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001a94:	2310      	movs	r3, #16
 8001a96:	e01e      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001a98:	230f      	movs	r3, #15
 8001a9a:	e01c      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001a9c:	230e      	movs	r3, #14
 8001a9e:	e01a      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001aa0:	230d      	movs	r3, #13
 8001aa2:	e018      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001aa4:	230c      	movs	r3, #12
 8001aa6:	e016      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001aa8:	230b      	movs	r3, #11
 8001aaa:	e014      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001aac:	230a      	movs	r3, #10
 8001aae:	e012      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001ab0:	2309      	movs	r3, #9
 8001ab2:	e010      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001ab4:	2308      	movs	r3, #8
 8001ab6:	e00e      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001ab8:	2307      	movs	r3, #7
 8001aba:	e00c      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001abc:	2306      	movs	r3, #6
 8001abe:	e00a      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001ac0:	2305      	movs	r3, #5
 8001ac2:	e008      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001ac4:	2304      	movs	r3, #4
 8001ac6:	e006      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e004      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001acc:	2302      	movs	r3, #2
 8001ace:	e002      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e000      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x1ce>
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	6852      	ldr	r2, [r2, #4]
 8001ada:	201f      	movs	r0, #31
 8001adc:	4002      	ands	r2, r0
 8001ade:	4093      	lsls	r3, r2
 8001ae0:	000a      	movs	r2, r1
 8001ae2:	431a      	orrs	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	089b      	lsrs	r3, r3, #2
 8001aee:	1c5a      	adds	r2, r3, #1
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	69db      	ldr	r3, [r3, #28]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d808      	bhi.n	8001b0a <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6818      	ldr	r0, [r3, #0]
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	6859      	ldr	r1, [r3, #4]
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	001a      	movs	r2, r3
 8001b06:	f7ff fbcf 	bl	80012a8 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6818      	ldr	r0, [r3, #0]
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	6819      	ldr	r1, [r3, #0]
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	001a      	movs	r2, r3
 8001b18:	f7ff fc0a 	bl	8001330 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	db00      	blt.n	8001b26 <HAL_ADC_ConfigChannel+0x21e>
 8001b24:	e0bc      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001b26:	4b50      	ldr	r3, [pc, #320]	@ (8001c68 <HAL_ADC_ConfigChannel+0x360>)
 8001b28:	0018      	movs	r0, r3
 8001b2a:	f7ff fb6b 	bl	8001204 <LL_ADC_GetCommonPathInternalCh>
 8001b2e:	0003      	movs	r3, r0
 8001b30:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a4d      	ldr	r2, [pc, #308]	@ (8001c6c <HAL_ADC_ConfigChannel+0x364>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d122      	bne.n	8001b82 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	2380      	movs	r3, #128	@ 0x80
 8001b40:	041b      	lsls	r3, r3, #16
 8001b42:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b44:	d11d      	bne.n	8001b82 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	2280      	movs	r2, #128	@ 0x80
 8001b4a:	0412      	lsls	r2, r2, #16
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	4a46      	ldr	r2, [pc, #280]	@ (8001c68 <HAL_ADC_ConfigChannel+0x360>)
 8001b50:	0019      	movs	r1, r3
 8001b52:	0010      	movs	r0, r2
 8001b54:	f7ff fb42 	bl	80011dc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b58:	4b45      	ldr	r3, [pc, #276]	@ (8001c70 <HAL_ADC_ConfigChannel+0x368>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4945      	ldr	r1, [pc, #276]	@ (8001c74 <HAL_ADC_ConfigChannel+0x36c>)
 8001b5e:	0018      	movs	r0, r3
 8001b60:	f7fe fad0 	bl	8000104 <__udivsi3>
 8001b64:	0003      	movs	r3, r0
 8001b66:	1c5a      	adds	r2, r3, #1
 8001b68:	0013      	movs	r3, r2
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	189b      	adds	r3, r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b72:	e002      	b.n	8001b7a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d1f9      	bne.n	8001b74 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b80:	e08e      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a3c      	ldr	r2, [pc, #240]	@ (8001c78 <HAL_ADC_ConfigChannel+0x370>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d10e      	bne.n	8001baa <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	2380      	movs	r3, #128	@ 0x80
 8001b90:	045b      	lsls	r3, r3, #17
 8001b92:	4013      	ands	r3, r2
 8001b94:	d109      	bne.n	8001baa <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	2280      	movs	r2, #128	@ 0x80
 8001b9a:	0452      	lsls	r2, r2, #17
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	4a32      	ldr	r2, [pc, #200]	@ (8001c68 <HAL_ADC_ConfigChannel+0x360>)
 8001ba0:	0019      	movs	r1, r3
 8001ba2:	0010      	movs	r0, r2
 8001ba4:	f7ff fb1a 	bl	80011dc <LL_ADC_SetCommonPathInternalCh>
 8001ba8:	e07a      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a33      	ldr	r2, [pc, #204]	@ (8001c7c <HAL_ADC_ConfigChannel+0x374>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d000      	beq.n	8001bb6 <HAL_ADC_ConfigChannel+0x2ae>
 8001bb4:	e074      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	2380      	movs	r3, #128	@ 0x80
 8001bba:	03db      	lsls	r3, r3, #15
 8001bbc:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001bbe:	d000      	beq.n	8001bc2 <HAL_ADC_ConfigChannel+0x2ba>
 8001bc0:	e06e      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	2280      	movs	r2, #128	@ 0x80
 8001bc6:	03d2      	lsls	r2, r2, #15
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	4a27      	ldr	r2, [pc, #156]	@ (8001c68 <HAL_ADC_ConfigChannel+0x360>)
 8001bcc:	0019      	movs	r1, r3
 8001bce:	0010      	movs	r0, r2
 8001bd0:	f7ff fb04 	bl	80011dc <LL_ADC_SetCommonPathInternalCh>
 8001bd4:	e064      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	691a      	ldr	r2, [r3, #16]
 8001bda:	2380      	movs	r3, #128	@ 0x80
 8001bdc:	061b      	lsls	r3, r3, #24
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d004      	beq.n	8001bec <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001be6:	4a1f      	ldr	r2, [pc, #124]	@ (8001c64 <HAL_ADC_ConfigChannel+0x35c>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d107      	bne.n	8001bfc <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	0019      	movs	r1, r3
 8001bf6:	0010      	movs	r0, r2
 8001bf8:	f7ff fb87 	bl	800130a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	da4d      	bge.n	8001ca0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c04:	4b18      	ldr	r3, [pc, #96]	@ (8001c68 <HAL_ADC_ConfigChannel+0x360>)
 8001c06:	0018      	movs	r0, r3
 8001c08:	f7ff fafc 	bl	8001204 <LL_ADC_GetCommonPathInternalCh>
 8001c0c:	0003      	movs	r3, r0
 8001c0e:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a15      	ldr	r2, [pc, #84]	@ (8001c6c <HAL_ADC_ConfigChannel+0x364>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d108      	bne.n	8001c2c <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	4a18      	ldr	r2, [pc, #96]	@ (8001c80 <HAL_ADC_ConfigChannel+0x378>)
 8001c1e:	4013      	ands	r3, r2
 8001c20:	4a11      	ldr	r2, [pc, #68]	@ (8001c68 <HAL_ADC_ConfigChannel+0x360>)
 8001c22:	0019      	movs	r1, r3
 8001c24:	0010      	movs	r0, r2
 8001c26:	f7ff fad9 	bl	80011dc <LL_ADC_SetCommonPathInternalCh>
 8001c2a:	e039      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a11      	ldr	r2, [pc, #68]	@ (8001c78 <HAL_ADC_ConfigChannel+0x370>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d108      	bne.n	8001c48 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	4a12      	ldr	r2, [pc, #72]	@ (8001c84 <HAL_ADC_ConfigChannel+0x37c>)
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	4a0a      	ldr	r2, [pc, #40]	@ (8001c68 <HAL_ADC_ConfigChannel+0x360>)
 8001c3e:	0019      	movs	r1, r3
 8001c40:	0010      	movs	r0, r2
 8001c42:	f7ff facb 	bl	80011dc <LL_ADC_SetCommonPathInternalCh>
 8001c46:	e02b      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a0b      	ldr	r2, [pc, #44]	@ (8001c7c <HAL_ADC_ConfigChannel+0x374>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d126      	bne.n	8001ca0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	4a0c      	ldr	r2, [pc, #48]	@ (8001c88 <HAL_ADC_ConfigChannel+0x380>)
 8001c56:	4013      	ands	r3, r2
 8001c58:	4a03      	ldr	r2, [pc, #12]	@ (8001c68 <HAL_ADC_ConfigChannel+0x360>)
 8001c5a:	0019      	movs	r1, r3
 8001c5c:	0010      	movs	r0, r2
 8001c5e:	f7ff fabd 	bl	80011dc <LL_ADC_SetCommonPathInternalCh>
 8001c62:	e01d      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x398>
 8001c64:	80000004 	.word	0x80000004
 8001c68:	40012708 	.word	0x40012708
 8001c6c:	b0001000 	.word	0xb0001000
 8001c70:	20000000 	.word	0x20000000
 8001c74:	00030d40 	.word	0x00030d40
 8001c78:	b8004000 	.word	0xb8004000
 8001c7c:	b4002000 	.word	0xb4002000
 8001c80:	ff7fffff 	.word	0xff7fffff
 8001c84:	feffffff 	.word	0xfeffffff
 8001c88:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c90:	2220      	movs	r2, #32
 8001c92:	431a      	orrs	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001c98:	2317      	movs	r3, #23
 8001c9a:	18fb      	adds	r3, r7, r3
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2254      	movs	r2, #84	@ 0x54
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001ca8:	2317      	movs	r3, #23
 8001caa:	18fb      	adds	r3, r7, r3
 8001cac:	781b      	ldrb	r3, [r3, #0]
}
 8001cae:	0018      	movs	r0, r3
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	b006      	add	sp, #24
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	46c0      	nop			@ (mov r8, r8)

08001cb8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	0018      	movs	r0, r3
 8001cca:	f7ff fb99 	bl	8001400 <LL_ADC_IsEnabled>
 8001cce:	1e03      	subs	r3, r0, #0
 8001cd0:	d000      	beq.n	8001cd4 <ADC_Enable+0x1c>
 8001cd2:	e069      	b.n	8001da8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	4a36      	ldr	r2, [pc, #216]	@ (8001db4 <ADC_Enable+0xfc>)
 8001cdc:	4013      	ands	r3, r2
 8001cde:	d00d      	beq.n	8001cfc <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce4:	2210      	movs	r2, #16
 8001ce6:	431a      	orrs	r2, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	431a      	orrs	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e056      	b.n	8001daa <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	0018      	movs	r0, r3
 8001d02:	f7ff fb59 	bl	80013b8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001d06:	4b2c      	ldr	r3, [pc, #176]	@ (8001db8 <ADC_Enable+0x100>)
 8001d08:	0018      	movs	r0, r3
 8001d0a:	f7ff fa7b 	bl	8001204 <LL_ADC_GetCommonPathInternalCh>
 8001d0e:	0002      	movs	r2, r0
 8001d10:	2380      	movs	r3, #128	@ 0x80
 8001d12:	041b      	lsls	r3, r3, #16
 8001d14:	4013      	ands	r3, r2
 8001d16:	d00f      	beq.n	8001d38 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d18:	4b28      	ldr	r3, [pc, #160]	@ (8001dbc <ADC_Enable+0x104>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4928      	ldr	r1, [pc, #160]	@ (8001dc0 <ADC_Enable+0x108>)
 8001d1e:	0018      	movs	r0, r3
 8001d20:	f7fe f9f0 	bl	8000104 <__udivsi3>
 8001d24:	0003      	movs	r3, r0
 8001d26:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001d28:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001d2a:	e002      	b.n	8001d32 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	3b01      	subs	r3, #1
 8001d30:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d1f9      	bne.n	8001d2c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	7e5b      	ldrb	r3, [r3, #25]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d033      	beq.n	8001da8 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001d40:	f7ff fa42 	bl	80011c8 <HAL_GetTick>
 8001d44:	0003      	movs	r3, r0
 8001d46:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d48:	e027      	b.n	8001d9a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	0018      	movs	r0, r3
 8001d50:	f7ff fb56 	bl	8001400 <LL_ADC_IsEnabled>
 8001d54:	1e03      	subs	r3, r0, #0
 8001d56:	d104      	bne.n	8001d62 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	0018      	movs	r0, r3
 8001d5e:	f7ff fb2b 	bl	80013b8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d62:	f7ff fa31 	bl	80011c8 <HAL_GetTick>
 8001d66:	0002      	movs	r2, r0
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d914      	bls.n	8001d9a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2201      	movs	r2, #1
 8001d78:	4013      	ands	r3, r2
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d00d      	beq.n	8001d9a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d82:	2210      	movs	r2, #16
 8001d84:	431a      	orrs	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d8e:	2201      	movs	r2, #1
 8001d90:	431a      	orrs	r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e007      	b.n	8001daa <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2201      	movs	r2, #1
 8001da2:	4013      	ands	r3, r2
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d1d0      	bne.n	8001d4a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	0018      	movs	r0, r3
 8001dac:	46bd      	mov	sp, r7
 8001dae:	b004      	add	sp, #16
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	46c0      	nop			@ (mov r8, r8)
 8001db4:	80000017 	.word	0x80000017
 8001db8:	40012708 	.word	0x40012708
 8001dbc:	20000000 	.word	0x20000000
 8001dc0:	00030d40 	.word	0x00030d40

08001dc4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd6:	2250      	movs	r2, #80	@ 0x50
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d141      	bne.n	8001e60 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de0:	2280      	movs	r2, #128	@ 0x80
 8001de2:	0092      	lsls	r2, r2, #2
 8001de4:	431a      	orrs	r2, r3
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	0018      	movs	r0, r3
 8001df0:	f7ff fa49 	bl	8001286 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001df4:	1e03      	subs	r3, r0, #0
 8001df6:	d02e      	beq.n	8001e56 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	7e9b      	ldrb	r3, [r3, #26]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d12a      	bne.n	8001e56 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2208      	movs	r2, #8
 8001e08:	4013      	ands	r3, r2
 8001e0a:	2b08      	cmp	r3, #8
 8001e0c:	d123      	bne.n	8001e56 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	0018      	movs	r0, r3
 8001e14:	f7ff fb18 	bl	8001448 <LL_ADC_REG_IsConversionOngoing>
 8001e18:	1e03      	subs	r3, r0, #0
 8001e1a:	d110      	bne.n	8001e3e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	685a      	ldr	r2, [r3, #4]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	210c      	movs	r1, #12
 8001e28:	438a      	bics	r2, r1
 8001e2a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e30:	4a15      	ldr	r2, [pc, #84]	@ (8001e88 <ADC_DMAConvCplt+0xc4>)
 8001e32:	4013      	ands	r3, r2
 8001e34:	2201      	movs	r2, #1
 8001e36:	431a      	orrs	r2, r3
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	659a      	str	r2, [r3, #88]	@ 0x58
 8001e3c:	e00b      	b.n	8001e56 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e42:	2220      	movs	r2, #32
 8001e44:	431a      	orrs	r2, r3
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e4e:	2201      	movs	r2, #1
 8001e50:	431a      	orrs	r2, r3
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	0018      	movs	r0, r3
 8001e5a:	f7ff fd3d 	bl	80018d8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001e5e:	e00f      	b.n	8001e80 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e64:	2210      	movs	r2, #16
 8001e66:	4013      	ands	r3, r2
 8001e68:	d004      	beq.n	8001e74 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f7ff fd43 	bl	80018f8 <HAL_ADC_ErrorCallback>
}
 8001e72:	e005      	b.n	8001e80 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	0010      	movs	r0, r2
 8001e7e:	4798      	blx	r3
}
 8001e80:	46c0      	nop			@ (mov r8, r8)
 8001e82:	46bd      	mov	sp, r7
 8001e84:	b004      	add	sp, #16
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	fffffefe 	.word	0xfffffefe

08001e8c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e98:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	f7ff fd23 	bl	80018e8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ea2:	46c0      	nop			@ (mov r8, r8)
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	b004      	add	sp, #16
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b084      	sub	sp, #16
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ebc:	2240      	movs	r2, #64	@ 0x40
 8001ebe:	431a      	orrs	r2, r3
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ec8:	2204      	movs	r2, #4
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	f7ff fd10 	bl	80018f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ed8:	46c0      	nop			@ (mov r8, r8)
 8001eda:	46bd      	mov	sp, r7
 8001edc:	b004      	add	sp, #16
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	0002      	movs	r2, r0
 8001ee8:	1dfb      	adds	r3, r7, #7
 8001eea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001eec:	1dfb      	adds	r3, r7, #7
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ef2:	d809      	bhi.n	8001f08 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ef4:	1dfb      	adds	r3, r7, #7
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	001a      	movs	r2, r3
 8001efa:	231f      	movs	r3, #31
 8001efc:	401a      	ands	r2, r3
 8001efe:	4b04      	ldr	r3, [pc, #16]	@ (8001f10 <__NVIC_EnableIRQ+0x30>)
 8001f00:	2101      	movs	r1, #1
 8001f02:	4091      	lsls	r1, r2
 8001f04:	000a      	movs	r2, r1
 8001f06:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001f08:	46c0      	nop			@ (mov r8, r8)
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	b002      	add	sp, #8
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	e000e100 	.word	0xe000e100

08001f14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f14:	b590      	push	{r4, r7, lr}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	0002      	movs	r2, r0
 8001f1c:	6039      	str	r1, [r7, #0]
 8001f1e:	1dfb      	adds	r3, r7, #7
 8001f20:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001f22:	1dfb      	adds	r3, r7, #7
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f28:	d828      	bhi.n	8001f7c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f2a:	4a2f      	ldr	r2, [pc, #188]	@ (8001fe8 <__NVIC_SetPriority+0xd4>)
 8001f2c:	1dfb      	adds	r3, r7, #7
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	b25b      	sxtb	r3, r3
 8001f32:	089b      	lsrs	r3, r3, #2
 8001f34:	33c0      	adds	r3, #192	@ 0xc0
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	589b      	ldr	r3, [r3, r2]
 8001f3a:	1dfa      	adds	r2, r7, #7
 8001f3c:	7812      	ldrb	r2, [r2, #0]
 8001f3e:	0011      	movs	r1, r2
 8001f40:	2203      	movs	r2, #3
 8001f42:	400a      	ands	r2, r1
 8001f44:	00d2      	lsls	r2, r2, #3
 8001f46:	21ff      	movs	r1, #255	@ 0xff
 8001f48:	4091      	lsls	r1, r2
 8001f4a:	000a      	movs	r2, r1
 8001f4c:	43d2      	mvns	r2, r2
 8001f4e:	401a      	ands	r2, r3
 8001f50:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	019b      	lsls	r3, r3, #6
 8001f56:	22ff      	movs	r2, #255	@ 0xff
 8001f58:	401a      	ands	r2, r3
 8001f5a:	1dfb      	adds	r3, r7, #7
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	0018      	movs	r0, r3
 8001f60:	2303      	movs	r3, #3
 8001f62:	4003      	ands	r3, r0
 8001f64:	00db      	lsls	r3, r3, #3
 8001f66:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f68:	481f      	ldr	r0, [pc, #124]	@ (8001fe8 <__NVIC_SetPriority+0xd4>)
 8001f6a:	1dfb      	adds	r3, r7, #7
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	b25b      	sxtb	r3, r3
 8001f70:	089b      	lsrs	r3, r3, #2
 8001f72:	430a      	orrs	r2, r1
 8001f74:	33c0      	adds	r3, #192	@ 0xc0
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001f7a:	e031      	b.n	8001fe0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f7c:	4a1b      	ldr	r2, [pc, #108]	@ (8001fec <__NVIC_SetPriority+0xd8>)
 8001f7e:	1dfb      	adds	r3, r7, #7
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	0019      	movs	r1, r3
 8001f84:	230f      	movs	r3, #15
 8001f86:	400b      	ands	r3, r1
 8001f88:	3b08      	subs	r3, #8
 8001f8a:	089b      	lsrs	r3, r3, #2
 8001f8c:	3306      	adds	r3, #6
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	18d3      	adds	r3, r2, r3
 8001f92:	3304      	adds	r3, #4
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	1dfa      	adds	r2, r7, #7
 8001f98:	7812      	ldrb	r2, [r2, #0]
 8001f9a:	0011      	movs	r1, r2
 8001f9c:	2203      	movs	r2, #3
 8001f9e:	400a      	ands	r2, r1
 8001fa0:	00d2      	lsls	r2, r2, #3
 8001fa2:	21ff      	movs	r1, #255	@ 0xff
 8001fa4:	4091      	lsls	r1, r2
 8001fa6:	000a      	movs	r2, r1
 8001fa8:	43d2      	mvns	r2, r2
 8001faa:	401a      	ands	r2, r3
 8001fac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	019b      	lsls	r3, r3, #6
 8001fb2:	22ff      	movs	r2, #255	@ 0xff
 8001fb4:	401a      	ands	r2, r3
 8001fb6:	1dfb      	adds	r3, r7, #7
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	0018      	movs	r0, r3
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	4003      	ands	r3, r0
 8001fc0:	00db      	lsls	r3, r3, #3
 8001fc2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001fc4:	4809      	ldr	r0, [pc, #36]	@ (8001fec <__NVIC_SetPriority+0xd8>)
 8001fc6:	1dfb      	adds	r3, r7, #7
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	001c      	movs	r4, r3
 8001fcc:	230f      	movs	r3, #15
 8001fce:	4023      	ands	r3, r4
 8001fd0:	3b08      	subs	r3, #8
 8001fd2:	089b      	lsrs	r3, r3, #2
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	3306      	adds	r3, #6
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	18c3      	adds	r3, r0, r3
 8001fdc:	3304      	adds	r3, #4
 8001fde:	601a      	str	r2, [r3, #0]
}
 8001fe0:	46c0      	nop			@ (mov r8, r8)
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	b003      	add	sp, #12
 8001fe6:	bd90      	pop	{r4, r7, pc}
 8001fe8:	e000e100 	.word	0xe000e100
 8001fec:	e000ed00 	.word	0xe000ed00

08001ff0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	1e5a      	subs	r2, r3, #1
 8001ffc:	2380      	movs	r3, #128	@ 0x80
 8001ffe:	045b      	lsls	r3, r3, #17
 8002000:	429a      	cmp	r2, r3
 8002002:	d301      	bcc.n	8002008 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002004:	2301      	movs	r3, #1
 8002006:	e010      	b.n	800202a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002008:	4b0a      	ldr	r3, [pc, #40]	@ (8002034 <SysTick_Config+0x44>)
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	3a01      	subs	r2, #1
 800200e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002010:	2301      	movs	r3, #1
 8002012:	425b      	negs	r3, r3
 8002014:	2103      	movs	r1, #3
 8002016:	0018      	movs	r0, r3
 8002018:	f7ff ff7c 	bl	8001f14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800201c:	4b05      	ldr	r3, [pc, #20]	@ (8002034 <SysTick_Config+0x44>)
 800201e:	2200      	movs	r2, #0
 8002020:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002022:	4b04      	ldr	r3, [pc, #16]	@ (8002034 <SysTick_Config+0x44>)
 8002024:	2207      	movs	r2, #7
 8002026:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002028:	2300      	movs	r3, #0
}
 800202a:	0018      	movs	r0, r3
 800202c:	46bd      	mov	sp, r7
 800202e:	b002      	add	sp, #8
 8002030:	bd80      	pop	{r7, pc}
 8002032:	46c0      	nop			@ (mov r8, r8)
 8002034:	e000e010 	.word	0xe000e010

08002038 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	60b9      	str	r1, [r7, #8]
 8002040:	607a      	str	r2, [r7, #4]
 8002042:	210f      	movs	r1, #15
 8002044:	187b      	adds	r3, r7, r1
 8002046:	1c02      	adds	r2, r0, #0
 8002048:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800204a:	68ba      	ldr	r2, [r7, #8]
 800204c:	187b      	adds	r3, r7, r1
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	b25b      	sxtb	r3, r3
 8002052:	0011      	movs	r1, r2
 8002054:	0018      	movs	r0, r3
 8002056:	f7ff ff5d 	bl	8001f14 <__NVIC_SetPriority>
}
 800205a:	46c0      	nop			@ (mov r8, r8)
 800205c:	46bd      	mov	sp, r7
 800205e:	b004      	add	sp, #16
 8002060:	bd80      	pop	{r7, pc}

08002062 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b082      	sub	sp, #8
 8002066:	af00      	add	r7, sp, #0
 8002068:	0002      	movs	r2, r0
 800206a:	1dfb      	adds	r3, r7, #7
 800206c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800206e:	1dfb      	adds	r3, r7, #7
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	b25b      	sxtb	r3, r3
 8002074:	0018      	movs	r0, r3
 8002076:	f7ff ff33 	bl	8001ee0 <__NVIC_EnableIRQ>
}
 800207a:	46c0      	nop			@ (mov r8, r8)
 800207c:	46bd      	mov	sp, r7
 800207e:	b002      	add	sp, #8
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	0018      	movs	r0, r3
 800208e:	f7ff ffaf 	bl	8001ff0 <SysTick_Config>
 8002092:	0003      	movs	r3, r0
}
 8002094:	0018      	movs	r0, r3
 8002096:	46bd      	mov	sp, r7
 8002098:	b002      	add	sp, #8
 800209a:	bd80      	pop	{r7, pc}

0800209c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d101      	bne.n	80020ae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e077      	b.n	800219e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a3d      	ldr	r2, [pc, #244]	@ (80021a8 <HAL_DMA_Init+0x10c>)
 80020b4:	4694      	mov	ip, r2
 80020b6:	4463      	add	r3, ip
 80020b8:	2114      	movs	r1, #20
 80020ba:	0018      	movs	r0, r3
 80020bc:	f7fe f822 	bl	8000104 <__udivsi3>
 80020c0:	0003      	movs	r3, r0
 80020c2:	009a      	lsls	r2, r3, #2
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2225      	movs	r2, #37	@ 0x25
 80020cc:	2102      	movs	r1, #2
 80020ce:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4934      	ldr	r1, [pc, #208]	@ (80021ac <HAL_DMA_Init+0x110>)
 80020dc:	400a      	ands	r2, r1
 80020de:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6819      	ldr	r1, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	431a      	orrs	r2, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	691b      	ldr	r3, [r3, #16]
 80020f4:	431a      	orrs	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	695b      	ldr	r3, [r3, #20]
 80020fa:	431a      	orrs	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	431a      	orrs	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	69db      	ldr	r3, [r3, #28]
 8002106:	431a      	orrs	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	431a      	orrs	r2, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	430a      	orrs	r2, r1
 8002114:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	0018      	movs	r0, r3
 800211a:	f000 f9c1 	bl	80024a0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	689a      	ldr	r2, [r3, #8]
 8002122:	2380      	movs	r3, #128	@ 0x80
 8002124:	01db      	lsls	r3, r3, #7
 8002126:	429a      	cmp	r2, r3
 8002128:	d102      	bne.n	8002130 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685a      	ldr	r2, [r3, #4]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002138:	213f      	movs	r1, #63	@ 0x3f
 800213a:	400a      	ands	r2, r1
 800213c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002146:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d011      	beq.n	8002174 <HAL_DMA_Init+0xd8>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	2b04      	cmp	r3, #4
 8002156:	d80d      	bhi.n	8002174 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	0018      	movs	r0, r3
 800215c:	f000 f9cc 	bl	80024f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002170:	605a      	str	r2, [r3, #4]
 8002172:	e008      	b.n	8002186 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2225      	movs	r2, #37	@ 0x25
 8002190:	2101      	movs	r1, #1
 8002192:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2224      	movs	r2, #36	@ 0x24
 8002198:	2100      	movs	r1, #0
 800219a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800219c:	2300      	movs	r3, #0
}
 800219e:	0018      	movs	r0, r3
 80021a0:	46bd      	mov	sp, r7
 80021a2:	b002      	add	sp, #8
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	46c0      	nop			@ (mov r8, r8)
 80021a8:	bffdfff8 	.word	0xbffdfff8
 80021ac:	ffff800f 	.word	0xffff800f

080021b0 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
 80021bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021be:	2317      	movs	r3, #23
 80021c0:	18fb      	adds	r3, r7, r3
 80021c2:	2200      	movs	r2, #0
 80021c4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2224      	movs	r2, #36	@ 0x24
 80021ca:	5c9b      	ldrb	r3, [r3, r2]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d101      	bne.n	80021d4 <HAL_DMA_Start_IT+0x24>
 80021d0:	2302      	movs	r3, #2
 80021d2:	e06f      	b.n	80022b4 <HAL_DMA_Start_IT+0x104>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2224      	movs	r2, #36	@ 0x24
 80021d8:	2101      	movs	r1, #1
 80021da:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2225      	movs	r2, #37	@ 0x25
 80021e0:	5c9b      	ldrb	r3, [r3, r2]
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d157      	bne.n	8002298 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2225      	movs	r2, #37	@ 0x25
 80021ec:	2102      	movs	r1, #2
 80021ee:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2101      	movs	r1, #1
 8002202:	438a      	bics	r2, r1
 8002204:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	68b9      	ldr	r1, [r7, #8]
 800220c:	68f8      	ldr	r0, [r7, #12]
 800220e:	f000 f907 	bl	8002420 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	2b00      	cmp	r3, #0
 8002218:	d008      	beq.n	800222c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	210e      	movs	r1, #14
 8002226:	430a      	orrs	r2, r1
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	e00f      	b.n	800224c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2104      	movs	r1, #4
 8002238:	438a      	bics	r2, r1
 800223a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	210a      	movs	r1, #10
 8002248:	430a      	orrs	r2, r1
 800224a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	2380      	movs	r3, #128	@ 0x80
 8002254:	025b      	lsls	r3, r3, #9
 8002256:	4013      	ands	r3, r2
 8002258:	d008      	beq.n	800226c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002264:	2180      	movs	r1, #128	@ 0x80
 8002266:	0049      	lsls	r1, r1, #1
 8002268:	430a      	orrs	r2, r1
 800226a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002270:	2b00      	cmp	r3, #0
 8002272:	d008      	beq.n	8002286 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800227e:	2180      	movs	r1, #128	@ 0x80
 8002280:	0049      	lsls	r1, r1, #1
 8002282:	430a      	orrs	r2, r1
 8002284:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2101      	movs	r1, #1
 8002292:	430a      	orrs	r2, r1
 8002294:	601a      	str	r2, [r3, #0]
 8002296:	e00a      	b.n	80022ae <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2280      	movs	r2, #128	@ 0x80
 800229c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2224      	movs	r2, #36	@ 0x24
 80022a2:	2100      	movs	r1, #0
 80022a4:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80022a6:	2317      	movs	r3, #23
 80022a8:	18fb      	adds	r3, r7, r3
 80022aa:	2201      	movs	r2, #1
 80022ac:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80022ae:	2317      	movs	r3, #23
 80022b0:	18fb      	adds	r3, r7, r3
 80022b2:	781b      	ldrb	r3, [r3, #0]
}
 80022b4:	0018      	movs	r0, r3
 80022b6:	46bd      	mov	sp, r7
 80022b8:	b006      	add	sp, #24
 80022ba:	bd80      	pop	{r7, pc}

080022bc <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80022c4:	4b55      	ldr	r3, [pc, #340]	@ (800241c <HAL_DMA_IRQHandler+0x160>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d6:	221c      	movs	r2, #28
 80022d8:	4013      	ands	r3, r2
 80022da:	2204      	movs	r2, #4
 80022dc:	409a      	lsls	r2, r3
 80022de:	0013      	movs	r3, r2
 80022e0:	68fa      	ldr	r2, [r7, #12]
 80022e2:	4013      	ands	r3, r2
 80022e4:	d027      	beq.n	8002336 <HAL_DMA_IRQHandler+0x7a>
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	2204      	movs	r2, #4
 80022ea:	4013      	ands	r3, r2
 80022ec:	d023      	beq.n	8002336 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2220      	movs	r2, #32
 80022f6:	4013      	ands	r3, r2
 80022f8:	d107      	bne.n	800230a <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2104      	movs	r1, #4
 8002306:	438a      	bics	r2, r1
 8002308:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800230a:	4b44      	ldr	r3, [pc, #272]	@ (800241c <HAL_DMA_IRQHandler+0x160>)
 800230c:	6859      	ldr	r1, [r3, #4]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002312:	221c      	movs	r2, #28
 8002314:	4013      	ands	r3, r2
 8002316:	2204      	movs	r2, #4
 8002318:	409a      	lsls	r2, r3
 800231a:	4b40      	ldr	r3, [pc, #256]	@ (800241c <HAL_DMA_IRQHandler+0x160>)
 800231c:	430a      	orrs	r2, r1
 800231e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002324:	2b00      	cmp	r3, #0
 8002326:	d100      	bne.n	800232a <HAL_DMA_IRQHandler+0x6e>
 8002328:	e073      	b.n	8002412 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	0010      	movs	r0, r2
 8002332:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8002334:	e06d      	b.n	8002412 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233a:	221c      	movs	r2, #28
 800233c:	4013      	ands	r3, r2
 800233e:	2202      	movs	r2, #2
 8002340:	409a      	lsls	r2, r3
 8002342:	0013      	movs	r3, r2
 8002344:	68fa      	ldr	r2, [r7, #12]
 8002346:	4013      	ands	r3, r2
 8002348:	d02e      	beq.n	80023a8 <HAL_DMA_IRQHandler+0xec>
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	2202      	movs	r2, #2
 800234e:	4013      	ands	r3, r2
 8002350:	d02a      	beq.n	80023a8 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2220      	movs	r2, #32
 800235a:	4013      	ands	r3, r2
 800235c:	d10b      	bne.n	8002376 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	210a      	movs	r1, #10
 800236a:	438a      	bics	r2, r1
 800236c:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2225      	movs	r2, #37	@ 0x25
 8002372:	2101      	movs	r1, #1
 8002374:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002376:	4b29      	ldr	r3, [pc, #164]	@ (800241c <HAL_DMA_IRQHandler+0x160>)
 8002378:	6859      	ldr	r1, [r3, #4]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	221c      	movs	r2, #28
 8002380:	4013      	ands	r3, r2
 8002382:	2202      	movs	r2, #2
 8002384:	409a      	lsls	r2, r3
 8002386:	4b25      	ldr	r3, [pc, #148]	@ (800241c <HAL_DMA_IRQHandler+0x160>)
 8002388:	430a      	orrs	r2, r1
 800238a:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2224      	movs	r2, #36	@ 0x24
 8002390:	2100      	movs	r1, #0
 8002392:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002398:	2b00      	cmp	r3, #0
 800239a:	d03a      	beq.n	8002412 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	0010      	movs	r0, r2
 80023a4:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80023a6:	e034      	b.n	8002412 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ac:	221c      	movs	r2, #28
 80023ae:	4013      	ands	r3, r2
 80023b0:	2208      	movs	r2, #8
 80023b2:	409a      	lsls	r2, r3
 80023b4:	0013      	movs	r3, r2
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	4013      	ands	r3, r2
 80023ba:	d02b      	beq.n	8002414 <HAL_DMA_IRQHandler+0x158>
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	2208      	movs	r2, #8
 80023c0:	4013      	ands	r3, r2
 80023c2:	d027      	beq.n	8002414 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	210e      	movs	r1, #14
 80023d0:	438a      	bics	r2, r1
 80023d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80023d4:	4b11      	ldr	r3, [pc, #68]	@ (800241c <HAL_DMA_IRQHandler+0x160>)
 80023d6:	6859      	ldr	r1, [r3, #4]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023dc:	221c      	movs	r2, #28
 80023de:	4013      	ands	r3, r2
 80023e0:	2201      	movs	r2, #1
 80023e2:	409a      	lsls	r2, r3
 80023e4:	4b0d      	ldr	r3, [pc, #52]	@ (800241c <HAL_DMA_IRQHandler+0x160>)
 80023e6:	430a      	orrs	r2, r1
 80023e8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2225      	movs	r2, #37	@ 0x25
 80023f4:	2101      	movs	r1, #1
 80023f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2224      	movs	r2, #36	@ 0x24
 80023fc:	2100      	movs	r1, #0
 80023fe:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002404:	2b00      	cmp	r3, #0
 8002406:	d005      	beq.n	8002414 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	0010      	movs	r0, r2
 8002410:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002412:	46c0      	nop			@ (mov r8, r8)
 8002414:	46c0      	nop			@ (mov r8, r8)
}
 8002416:	46bd      	mov	sp, r7
 8002418:	b004      	add	sp, #16
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40020000 	.word	0x40020000

08002420 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
 800242c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002436:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800243c:	2b00      	cmp	r3, #0
 800243e:	d004      	beq.n	800244a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002448:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800244a:	4b14      	ldr	r3, [pc, #80]	@ (800249c <DMA_SetConfig+0x7c>)
 800244c:	6859      	ldr	r1, [r3, #4]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002452:	221c      	movs	r2, #28
 8002454:	4013      	ands	r3, r2
 8002456:	2201      	movs	r2, #1
 8002458:	409a      	lsls	r2, r3
 800245a:	4b10      	ldr	r3, [pc, #64]	@ (800249c <DMA_SetConfig+0x7c>)
 800245c:	430a      	orrs	r2, r1
 800245e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	2b10      	cmp	r3, #16
 800246e:	d108      	bne.n	8002482 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68ba      	ldr	r2, [r7, #8]
 800247e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002480:	e007      	b.n	8002492 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68ba      	ldr	r2, [r7, #8]
 8002488:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	60da      	str	r2, [r3, #12]
}
 8002492:	46c0      	nop			@ (mov r8, r8)
 8002494:	46bd      	mov	sp, r7
 8002496:	b004      	add	sp, #16
 8002498:	bd80      	pop	{r7, pc}
 800249a:	46c0      	nop			@ (mov r8, r8)
 800249c:	40020000 	.word	0x40020000

080024a0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ac:	089b      	lsrs	r3, r3, #2
 80024ae:	4a10      	ldr	r2, [pc, #64]	@ (80024f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80024b0:	4694      	mov	ip, r2
 80024b2:	4463      	add	r3, ip
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	001a      	movs	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	001a      	movs	r2, r3
 80024c2:	23ff      	movs	r3, #255	@ 0xff
 80024c4:	4013      	ands	r3, r2
 80024c6:	3b08      	subs	r3, #8
 80024c8:	2114      	movs	r1, #20
 80024ca:	0018      	movs	r0, r3
 80024cc:	f7fd fe1a 	bl	8000104 <__udivsi3>
 80024d0:	0003      	movs	r3, r0
 80024d2:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4a07      	ldr	r2, [pc, #28]	@ (80024f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80024d8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	221f      	movs	r2, #31
 80024de:	4013      	ands	r3, r2
 80024e0:	2201      	movs	r2, #1
 80024e2:	409a      	lsls	r2, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80024e8:	46c0      	nop			@ (mov r8, r8)
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b004      	add	sp, #16
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	10008200 	.word	0x10008200
 80024f4:	40020880 	.word	0x40020880

080024f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	223f      	movs	r2, #63	@ 0x3f
 8002506:	4013      	ands	r3, r2
 8002508:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	4a0a      	ldr	r2, [pc, #40]	@ (8002538 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800250e:	4694      	mov	ip, r2
 8002510:	4463      	add	r3, ip
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	001a      	movs	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a07      	ldr	r2, [pc, #28]	@ (800253c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800251e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	3b01      	subs	r3, #1
 8002524:	2203      	movs	r2, #3
 8002526:	4013      	ands	r3, r2
 8002528:	2201      	movs	r2, #1
 800252a:	409a      	lsls	r2, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8002530:	46c0      	nop			@ (mov r8, r8)
 8002532:	46bd      	mov	sp, r7
 8002534:	b004      	add	sp, #16
 8002536:	bd80      	pop	{r7, pc}
 8002538:	1000823f 	.word	0x1000823f
 800253c:	40020940 	.word	0x40020940

08002540 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800254a:	2300      	movs	r3, #0
 800254c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800254e:	e147      	b.n	80027e0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2101      	movs	r1, #1
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	4091      	lsls	r1, r2
 800255a:	000a      	movs	r2, r1
 800255c:	4013      	ands	r3, r2
 800255e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d100      	bne.n	8002568 <HAL_GPIO_Init+0x28>
 8002566:	e138      	b.n	80027da <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	2203      	movs	r2, #3
 800256e:	4013      	ands	r3, r2
 8002570:	2b01      	cmp	r3, #1
 8002572:	d005      	beq.n	8002580 <HAL_GPIO_Init+0x40>
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	2203      	movs	r2, #3
 800257a:	4013      	ands	r3, r2
 800257c:	2b02      	cmp	r3, #2
 800257e:	d130      	bne.n	80025e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	2203      	movs	r2, #3
 800258c:	409a      	lsls	r2, r3
 800258e:	0013      	movs	r3, r2
 8002590:	43da      	mvns	r2, r3
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	4013      	ands	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	68da      	ldr	r2, [r3, #12]
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	409a      	lsls	r2, r3
 80025a2:	0013      	movs	r3, r2
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80025b6:	2201      	movs	r2, #1
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	409a      	lsls	r2, r3
 80025bc:	0013      	movs	r3, r2
 80025be:	43da      	mvns	r2, r3
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	4013      	ands	r3, r2
 80025c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	091b      	lsrs	r3, r3, #4
 80025cc:	2201      	movs	r2, #1
 80025ce:	401a      	ands	r2, r3
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	409a      	lsls	r2, r3
 80025d4:	0013      	movs	r3, r2
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	4313      	orrs	r3, r2
 80025da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	2203      	movs	r2, #3
 80025e8:	4013      	ands	r3, r2
 80025ea:	2b03      	cmp	r3, #3
 80025ec:	d017      	beq.n	800261e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	2203      	movs	r2, #3
 80025fa:	409a      	lsls	r2, r3
 80025fc:	0013      	movs	r3, r2
 80025fe:	43da      	mvns	r2, r3
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	4013      	ands	r3, r2
 8002604:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	689a      	ldr	r2, [r3, #8]
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	409a      	lsls	r2, r3
 8002610:	0013      	movs	r3, r2
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	4313      	orrs	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2203      	movs	r2, #3
 8002624:	4013      	ands	r3, r2
 8002626:	2b02      	cmp	r3, #2
 8002628:	d123      	bne.n	8002672 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	08da      	lsrs	r2, r3, #3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3208      	adds	r2, #8
 8002632:	0092      	lsls	r2, r2, #2
 8002634:	58d3      	ldr	r3, [r2, r3]
 8002636:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	2207      	movs	r2, #7
 800263c:	4013      	ands	r3, r2
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	220f      	movs	r2, #15
 8002642:	409a      	lsls	r2, r3
 8002644:	0013      	movs	r3, r2
 8002646:	43da      	mvns	r2, r3
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	4013      	ands	r3, r2
 800264c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	691a      	ldr	r2, [r3, #16]
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	2107      	movs	r1, #7
 8002656:	400b      	ands	r3, r1
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	409a      	lsls	r2, r3
 800265c:	0013      	movs	r3, r2
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	4313      	orrs	r3, r2
 8002662:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	08da      	lsrs	r2, r3, #3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	3208      	adds	r2, #8
 800266c:	0092      	lsls	r2, r2, #2
 800266e:	6939      	ldr	r1, [r7, #16]
 8002670:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	2203      	movs	r2, #3
 800267e:	409a      	lsls	r2, r3
 8002680:	0013      	movs	r3, r2
 8002682:	43da      	mvns	r2, r3
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	4013      	ands	r3, r2
 8002688:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	2203      	movs	r2, #3
 8002690:	401a      	ands	r2, r3
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	005b      	lsls	r3, r3, #1
 8002696:	409a      	lsls	r2, r3
 8002698:	0013      	movs	r3, r2
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	4313      	orrs	r3, r2
 800269e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685a      	ldr	r2, [r3, #4]
 80026aa:	23c0      	movs	r3, #192	@ 0xc0
 80026ac:	029b      	lsls	r3, r3, #10
 80026ae:	4013      	ands	r3, r2
 80026b0:	d100      	bne.n	80026b4 <HAL_GPIO_Init+0x174>
 80026b2:	e092      	b.n	80027da <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80026b4:	4a50      	ldr	r2, [pc, #320]	@ (80027f8 <HAL_GPIO_Init+0x2b8>)
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	089b      	lsrs	r3, r3, #2
 80026ba:	3318      	adds	r3, #24
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	589b      	ldr	r3, [r3, r2]
 80026c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	2203      	movs	r2, #3
 80026c6:	4013      	ands	r3, r2
 80026c8:	00db      	lsls	r3, r3, #3
 80026ca:	220f      	movs	r2, #15
 80026cc:	409a      	lsls	r2, r3
 80026ce:	0013      	movs	r3, r2
 80026d0:	43da      	mvns	r2, r3
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	4013      	ands	r3, r2
 80026d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	23a0      	movs	r3, #160	@ 0xa0
 80026dc:	05db      	lsls	r3, r3, #23
 80026de:	429a      	cmp	r2, r3
 80026e0:	d013      	beq.n	800270a <HAL_GPIO_Init+0x1ca>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a45      	ldr	r2, [pc, #276]	@ (80027fc <HAL_GPIO_Init+0x2bc>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d00d      	beq.n	8002706 <HAL_GPIO_Init+0x1c6>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a44      	ldr	r2, [pc, #272]	@ (8002800 <HAL_GPIO_Init+0x2c0>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d007      	beq.n	8002702 <HAL_GPIO_Init+0x1c2>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a43      	ldr	r2, [pc, #268]	@ (8002804 <HAL_GPIO_Init+0x2c4>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d101      	bne.n	80026fe <HAL_GPIO_Init+0x1be>
 80026fa:	2303      	movs	r3, #3
 80026fc:	e006      	b.n	800270c <HAL_GPIO_Init+0x1cc>
 80026fe:	2305      	movs	r3, #5
 8002700:	e004      	b.n	800270c <HAL_GPIO_Init+0x1cc>
 8002702:	2302      	movs	r3, #2
 8002704:	e002      	b.n	800270c <HAL_GPIO_Init+0x1cc>
 8002706:	2301      	movs	r3, #1
 8002708:	e000      	b.n	800270c <HAL_GPIO_Init+0x1cc>
 800270a:	2300      	movs	r3, #0
 800270c:	697a      	ldr	r2, [r7, #20]
 800270e:	2103      	movs	r1, #3
 8002710:	400a      	ands	r2, r1
 8002712:	00d2      	lsls	r2, r2, #3
 8002714:	4093      	lsls	r3, r2
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	4313      	orrs	r3, r2
 800271a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800271c:	4936      	ldr	r1, [pc, #216]	@ (80027f8 <HAL_GPIO_Init+0x2b8>)
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	089b      	lsrs	r3, r3, #2
 8002722:	3318      	adds	r3, #24
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800272a:	4b33      	ldr	r3, [pc, #204]	@ (80027f8 <HAL_GPIO_Init+0x2b8>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	43da      	mvns	r2, r3
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	4013      	ands	r3, r2
 8002738:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	2380      	movs	r3, #128	@ 0x80
 8002740:	035b      	lsls	r3, r3, #13
 8002742:	4013      	ands	r3, r2
 8002744:	d003      	beq.n	800274e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	4313      	orrs	r3, r2
 800274c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800274e:	4b2a      	ldr	r3, [pc, #168]	@ (80027f8 <HAL_GPIO_Init+0x2b8>)
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002754:	4b28      	ldr	r3, [pc, #160]	@ (80027f8 <HAL_GPIO_Init+0x2b8>)
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	43da      	mvns	r2, r3
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	4013      	ands	r3, r2
 8002762:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	2380      	movs	r3, #128	@ 0x80
 800276a:	039b      	lsls	r3, r3, #14
 800276c:	4013      	ands	r3, r2
 800276e:	d003      	beq.n	8002778 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	4313      	orrs	r3, r2
 8002776:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002778:	4b1f      	ldr	r3, [pc, #124]	@ (80027f8 <HAL_GPIO_Init+0x2b8>)
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800277e:	4a1e      	ldr	r2, [pc, #120]	@ (80027f8 <HAL_GPIO_Init+0x2b8>)
 8002780:	2384      	movs	r3, #132	@ 0x84
 8002782:	58d3      	ldr	r3, [r2, r3]
 8002784:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	43da      	mvns	r2, r3
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	4013      	ands	r3, r2
 800278e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685a      	ldr	r2, [r3, #4]
 8002794:	2380      	movs	r3, #128	@ 0x80
 8002796:	029b      	lsls	r3, r3, #10
 8002798:	4013      	ands	r3, r2
 800279a:	d003      	beq.n	80027a4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800279c:	693a      	ldr	r2, [r7, #16]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80027a4:	4914      	ldr	r1, [pc, #80]	@ (80027f8 <HAL_GPIO_Init+0x2b8>)
 80027a6:	2284      	movs	r2, #132	@ 0x84
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80027ac:	4a12      	ldr	r2, [pc, #72]	@ (80027f8 <HAL_GPIO_Init+0x2b8>)
 80027ae:	2380      	movs	r3, #128	@ 0x80
 80027b0:	58d3      	ldr	r3, [r2, r3]
 80027b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	43da      	mvns	r2, r3
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	4013      	ands	r3, r2
 80027bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685a      	ldr	r2, [r3, #4]
 80027c2:	2380      	movs	r3, #128	@ 0x80
 80027c4:	025b      	lsls	r3, r3, #9
 80027c6:	4013      	ands	r3, r2
 80027c8:	d003      	beq.n	80027d2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027d2:	4909      	ldr	r1, [pc, #36]	@ (80027f8 <HAL_GPIO_Init+0x2b8>)
 80027d4:	2280      	movs	r2, #128	@ 0x80
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	3301      	adds	r3, #1
 80027de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	40da      	lsrs	r2, r3
 80027e8:	1e13      	subs	r3, r2, #0
 80027ea:	d000      	beq.n	80027ee <HAL_GPIO_Init+0x2ae>
 80027ec:	e6b0      	b.n	8002550 <HAL_GPIO_Init+0x10>
  }
}
 80027ee:	46c0      	nop			@ (mov r8, r8)
 80027f0:	46c0      	nop			@ (mov r8, r8)
 80027f2:	46bd      	mov	sp, r7
 80027f4:	b006      	add	sp, #24
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	40021800 	.word	0x40021800
 80027fc:	50000400 	.word	0x50000400
 8002800:	50000800 	.word	0x50000800
 8002804:	50000c00 	.word	0x50000c00

08002808 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	0008      	movs	r0, r1
 8002812:	0011      	movs	r1, r2
 8002814:	1cbb      	adds	r3, r7, #2
 8002816:	1c02      	adds	r2, r0, #0
 8002818:	801a      	strh	r2, [r3, #0]
 800281a:	1c7b      	adds	r3, r7, #1
 800281c:	1c0a      	adds	r2, r1, #0
 800281e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002820:	1c7b      	adds	r3, r7, #1
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d004      	beq.n	8002832 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002828:	1cbb      	adds	r3, r7, #2
 800282a:	881a      	ldrh	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002830:	e003      	b.n	800283a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002832:	1cbb      	adds	r3, r7, #2
 8002834:	881a      	ldrh	r2, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800283a:	46c0      	nop			@ (mov r8, r8)
 800283c:	46bd      	mov	sp, r7
 800283e:	b002      	add	sp, #8
 8002840:	bd80      	pop	{r7, pc}
	...

08002844 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800284c:	4b19      	ldr	r3, [pc, #100]	@ (80028b4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a19      	ldr	r2, [pc, #100]	@ (80028b8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002852:	4013      	ands	r3, r2
 8002854:	0019      	movs	r1, r3
 8002856:	4b17      	ldr	r3, [pc, #92]	@ (80028b4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	430a      	orrs	r2, r1
 800285c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	2380      	movs	r3, #128	@ 0x80
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	429a      	cmp	r2, r3
 8002866:	d11f      	bne.n	80028a8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002868:	4b14      	ldr	r3, [pc, #80]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	0013      	movs	r3, r2
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	189b      	adds	r3, r3, r2
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	4912      	ldr	r1, [pc, #72]	@ (80028c0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002876:	0018      	movs	r0, r3
 8002878:	f7fd fc44 	bl	8000104 <__udivsi3>
 800287c:	0003      	movs	r3, r0
 800287e:	3301      	adds	r3, #1
 8002880:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002882:	e008      	b.n	8002896 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d003      	beq.n	8002892 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	3b01      	subs	r3, #1
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	e001      	b.n	8002896 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e009      	b.n	80028aa <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002896:	4b07      	ldr	r3, [pc, #28]	@ (80028b4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002898:	695a      	ldr	r2, [r3, #20]
 800289a:	2380      	movs	r3, #128	@ 0x80
 800289c:	00db      	lsls	r3, r3, #3
 800289e:	401a      	ands	r2, r3
 80028a0:	2380      	movs	r3, #128	@ 0x80
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d0ed      	beq.n	8002884 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	0018      	movs	r0, r3
 80028ac:	46bd      	mov	sp, r7
 80028ae:	b004      	add	sp, #16
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	46c0      	nop			@ (mov r8, r8)
 80028b4:	40007000 	.word	0x40007000
 80028b8:	fffff9ff 	.word	0xfffff9ff
 80028bc:	20000000 	.word	0x20000000
 80028c0:	000f4240 	.word	0x000f4240

080028c4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80028c8:	4b03      	ldr	r3, [pc, #12]	@ (80028d8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80028ca:	689a      	ldr	r2, [r3, #8]
 80028cc:	23e0      	movs	r3, #224	@ 0xe0
 80028ce:	01db      	lsls	r3, r3, #7
 80028d0:	4013      	ands	r3, r2
}
 80028d2:	0018      	movs	r0, r3
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	40021000 	.word	0x40021000

080028dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b088      	sub	sp, #32
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e2fe      	b.n	8002eec <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2201      	movs	r2, #1
 80028f4:	4013      	ands	r3, r2
 80028f6:	d100      	bne.n	80028fa <HAL_RCC_OscConfig+0x1e>
 80028f8:	e07c      	b.n	80029f4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028fa:	4bc3      	ldr	r3, [pc, #780]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	2238      	movs	r2, #56	@ 0x38
 8002900:	4013      	ands	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002904:	4bc0      	ldr	r3, [pc, #768]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	2203      	movs	r2, #3
 800290a:	4013      	ands	r3, r2
 800290c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	2b10      	cmp	r3, #16
 8002912:	d102      	bne.n	800291a <HAL_RCC_OscConfig+0x3e>
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	2b03      	cmp	r3, #3
 8002918:	d002      	beq.n	8002920 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	2b08      	cmp	r3, #8
 800291e:	d10b      	bne.n	8002938 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002920:	4bb9      	ldr	r3, [pc, #740]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	2380      	movs	r3, #128	@ 0x80
 8002926:	029b      	lsls	r3, r3, #10
 8002928:	4013      	ands	r3, r2
 800292a:	d062      	beq.n	80029f2 <HAL_RCC_OscConfig+0x116>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d15e      	bne.n	80029f2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e2d9      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	2380      	movs	r3, #128	@ 0x80
 800293e:	025b      	lsls	r3, r3, #9
 8002940:	429a      	cmp	r2, r3
 8002942:	d107      	bne.n	8002954 <HAL_RCC_OscConfig+0x78>
 8002944:	4bb0      	ldr	r3, [pc, #704]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	4baf      	ldr	r3, [pc, #700]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 800294a:	2180      	movs	r1, #128	@ 0x80
 800294c:	0249      	lsls	r1, r1, #9
 800294e:	430a      	orrs	r2, r1
 8002950:	601a      	str	r2, [r3, #0]
 8002952:	e020      	b.n	8002996 <HAL_RCC_OscConfig+0xba>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	23a0      	movs	r3, #160	@ 0xa0
 800295a:	02db      	lsls	r3, r3, #11
 800295c:	429a      	cmp	r2, r3
 800295e:	d10e      	bne.n	800297e <HAL_RCC_OscConfig+0xa2>
 8002960:	4ba9      	ldr	r3, [pc, #676]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	4ba8      	ldr	r3, [pc, #672]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002966:	2180      	movs	r1, #128	@ 0x80
 8002968:	02c9      	lsls	r1, r1, #11
 800296a:	430a      	orrs	r2, r1
 800296c:	601a      	str	r2, [r3, #0]
 800296e:	4ba6      	ldr	r3, [pc, #664]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	4ba5      	ldr	r3, [pc, #660]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002974:	2180      	movs	r1, #128	@ 0x80
 8002976:	0249      	lsls	r1, r1, #9
 8002978:	430a      	orrs	r2, r1
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	e00b      	b.n	8002996 <HAL_RCC_OscConfig+0xba>
 800297e:	4ba2      	ldr	r3, [pc, #648]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	4ba1      	ldr	r3, [pc, #644]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002984:	49a1      	ldr	r1, [pc, #644]	@ (8002c0c <HAL_RCC_OscConfig+0x330>)
 8002986:	400a      	ands	r2, r1
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	4b9f      	ldr	r3, [pc, #636]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	4b9e      	ldr	r3, [pc, #632]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002990:	499f      	ldr	r1, [pc, #636]	@ (8002c10 <HAL_RCC_OscConfig+0x334>)
 8002992:	400a      	ands	r2, r1
 8002994:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d014      	beq.n	80029c8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299e:	f7fe fc13 	bl	80011c8 <HAL_GetTick>
 80029a2:	0003      	movs	r3, r0
 80029a4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029a6:	e008      	b.n	80029ba <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029a8:	f7fe fc0e 	bl	80011c8 <HAL_GetTick>
 80029ac:	0002      	movs	r2, r0
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b64      	cmp	r3, #100	@ 0x64
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e298      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ba:	4b93      	ldr	r3, [pc, #588]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	2380      	movs	r3, #128	@ 0x80
 80029c0:	029b      	lsls	r3, r3, #10
 80029c2:	4013      	ands	r3, r2
 80029c4:	d0f0      	beq.n	80029a8 <HAL_RCC_OscConfig+0xcc>
 80029c6:	e015      	b.n	80029f4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c8:	f7fe fbfe 	bl	80011c8 <HAL_GetTick>
 80029cc:	0003      	movs	r3, r0
 80029ce:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029d0:	e008      	b.n	80029e4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d2:	f7fe fbf9 	bl	80011c8 <HAL_GetTick>
 80029d6:	0002      	movs	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b64      	cmp	r3, #100	@ 0x64
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e283      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029e4:	4b88      	ldr	r3, [pc, #544]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	2380      	movs	r3, #128	@ 0x80
 80029ea:	029b      	lsls	r3, r3, #10
 80029ec:	4013      	ands	r3, r2
 80029ee:	d1f0      	bne.n	80029d2 <HAL_RCC_OscConfig+0xf6>
 80029f0:	e000      	b.n	80029f4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029f2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2202      	movs	r2, #2
 80029fa:	4013      	ands	r3, r2
 80029fc:	d100      	bne.n	8002a00 <HAL_RCC_OscConfig+0x124>
 80029fe:	e099      	b.n	8002b34 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a00:	4b81      	ldr	r3, [pc, #516]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	2238      	movs	r2, #56	@ 0x38
 8002a06:	4013      	ands	r3, r2
 8002a08:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a0a:	4b7f      	ldr	r3, [pc, #508]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	2203      	movs	r2, #3
 8002a10:	4013      	ands	r3, r2
 8002a12:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	2b10      	cmp	r3, #16
 8002a18:	d102      	bne.n	8002a20 <HAL_RCC_OscConfig+0x144>
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d002      	beq.n	8002a26 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d135      	bne.n	8002a92 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a26:	4b78      	ldr	r3, [pc, #480]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	2380      	movs	r3, #128	@ 0x80
 8002a2c:	00db      	lsls	r3, r3, #3
 8002a2e:	4013      	ands	r3, r2
 8002a30:	d005      	beq.n	8002a3e <HAL_RCC_OscConfig+0x162>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d101      	bne.n	8002a3e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e256      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a3e:	4b72      	ldr	r3, [pc, #456]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	4a74      	ldr	r2, [pc, #464]	@ (8002c14 <HAL_RCC_OscConfig+0x338>)
 8002a44:	4013      	ands	r3, r2
 8002a46:	0019      	movs	r1, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	695b      	ldr	r3, [r3, #20]
 8002a4c:	021a      	lsls	r2, r3, #8
 8002a4e:	4b6e      	ldr	r3, [pc, #440]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a50:	430a      	orrs	r2, r1
 8002a52:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d112      	bne.n	8002a80 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002a5a:	4b6b      	ldr	r3, [pc, #428]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a6e      	ldr	r2, [pc, #440]	@ (8002c18 <HAL_RCC_OscConfig+0x33c>)
 8002a60:	4013      	ands	r3, r2
 8002a62:	0019      	movs	r1, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	691a      	ldr	r2, [r3, #16]
 8002a68:	4b67      	ldr	r3, [pc, #412]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002a6e:	4b66      	ldr	r3, [pc, #408]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	0adb      	lsrs	r3, r3, #11
 8002a74:	2207      	movs	r2, #7
 8002a76:	4013      	ands	r3, r2
 8002a78:	4a68      	ldr	r2, [pc, #416]	@ (8002c1c <HAL_RCC_OscConfig+0x340>)
 8002a7a:	40da      	lsrs	r2, r3
 8002a7c:	4b68      	ldr	r3, [pc, #416]	@ (8002c20 <HAL_RCC_OscConfig+0x344>)
 8002a7e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a80:	4b68      	ldr	r3, [pc, #416]	@ (8002c24 <HAL_RCC_OscConfig+0x348>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	0018      	movs	r0, r3
 8002a86:	f7fe fb43 	bl	8001110 <HAL_InitTick>
 8002a8a:	1e03      	subs	r3, r0, #0
 8002a8c:	d051      	beq.n	8002b32 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e22c      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d030      	beq.n	8002afc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002a9a:	4b5b      	ldr	r3, [pc, #364]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a5e      	ldr	r2, [pc, #376]	@ (8002c18 <HAL_RCC_OscConfig+0x33c>)
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	0019      	movs	r1, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	691a      	ldr	r2, [r3, #16]
 8002aa8:	4b57      	ldr	r3, [pc, #348]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002aae:	4b56      	ldr	r3, [pc, #344]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	4b55      	ldr	r3, [pc, #340]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002ab4:	2180      	movs	r1, #128	@ 0x80
 8002ab6:	0049      	lsls	r1, r1, #1
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002abc:	f7fe fb84 	bl	80011c8 <HAL_GetTick>
 8002ac0:	0003      	movs	r3, r0
 8002ac2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ac4:	e008      	b.n	8002ad8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ac6:	f7fe fb7f 	bl	80011c8 <HAL_GetTick>
 8002aca:	0002      	movs	r2, r0
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d901      	bls.n	8002ad8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e209      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ad8:	4b4b      	ldr	r3, [pc, #300]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	2380      	movs	r3, #128	@ 0x80
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	d0f0      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae4:	4b48      	ldr	r3, [pc, #288]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	4a4a      	ldr	r2, [pc, #296]	@ (8002c14 <HAL_RCC_OscConfig+0x338>)
 8002aea:	4013      	ands	r3, r2
 8002aec:	0019      	movs	r1, r3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	021a      	lsls	r2, r3, #8
 8002af4:	4b44      	ldr	r3, [pc, #272]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002af6:	430a      	orrs	r2, r1
 8002af8:	605a      	str	r2, [r3, #4]
 8002afa:	e01b      	b.n	8002b34 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002afc:	4b42      	ldr	r3, [pc, #264]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	4b41      	ldr	r3, [pc, #260]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b02:	4949      	ldr	r1, [pc, #292]	@ (8002c28 <HAL_RCC_OscConfig+0x34c>)
 8002b04:	400a      	ands	r2, r1
 8002b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b08:	f7fe fb5e 	bl	80011c8 <HAL_GetTick>
 8002b0c:	0003      	movs	r3, r0
 8002b0e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b10:	e008      	b.n	8002b24 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b12:	f7fe fb59 	bl	80011c8 <HAL_GetTick>
 8002b16:	0002      	movs	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d901      	bls.n	8002b24 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e1e3      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b24:	4b38      	ldr	r3, [pc, #224]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	2380      	movs	r3, #128	@ 0x80
 8002b2a:	00db      	lsls	r3, r3, #3
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	d1f0      	bne.n	8002b12 <HAL_RCC_OscConfig+0x236>
 8002b30:	e000      	b.n	8002b34 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b32:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2208      	movs	r2, #8
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d047      	beq.n	8002bce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002b3e:	4b32      	ldr	r3, [pc, #200]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	2238      	movs	r2, #56	@ 0x38
 8002b44:	4013      	ands	r3, r2
 8002b46:	2b18      	cmp	r3, #24
 8002b48:	d10a      	bne.n	8002b60 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002b4a:	4b2f      	ldr	r3, [pc, #188]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b4e:	2202      	movs	r2, #2
 8002b50:	4013      	ands	r3, r2
 8002b52:	d03c      	beq.n	8002bce <HAL_RCC_OscConfig+0x2f2>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d138      	bne.n	8002bce <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e1c5      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d019      	beq.n	8002b9c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002b68:	4b27      	ldr	r3, [pc, #156]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b6a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b6c:	4b26      	ldr	r3, [pc, #152]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b6e:	2101      	movs	r1, #1
 8002b70:	430a      	orrs	r2, r1
 8002b72:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b74:	f7fe fb28 	bl	80011c8 <HAL_GetTick>
 8002b78:	0003      	movs	r3, r0
 8002b7a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b7c:	e008      	b.n	8002b90 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b7e:	f7fe fb23 	bl	80011c8 <HAL_GetTick>
 8002b82:	0002      	movs	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d901      	bls.n	8002b90 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e1ad      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b90:	4b1d      	ldr	r3, [pc, #116]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b94:	2202      	movs	r2, #2
 8002b96:	4013      	ands	r3, r2
 8002b98:	d0f1      	beq.n	8002b7e <HAL_RCC_OscConfig+0x2a2>
 8002b9a:	e018      	b.n	8002bce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002b9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002b9e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ba0:	4b19      	ldr	r3, [pc, #100]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	438a      	bics	r2, r1
 8002ba6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba8:	f7fe fb0e 	bl	80011c8 <HAL_GetTick>
 8002bac:	0003      	movs	r3, r0
 8002bae:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bb0:	e008      	b.n	8002bc4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bb2:	f7fe fb09 	bl	80011c8 <HAL_GetTick>
 8002bb6:	0002      	movs	r2, r0
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d901      	bls.n	8002bc4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e193      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bc4:	4b10      	ldr	r3, [pc, #64]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002bc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bc8:	2202      	movs	r2, #2
 8002bca:	4013      	ands	r3, r2
 8002bcc:	d1f1      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2204      	movs	r2, #4
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	d100      	bne.n	8002bda <HAL_RCC_OscConfig+0x2fe>
 8002bd8:	e0c6      	b.n	8002d68 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bda:	231f      	movs	r3, #31
 8002bdc:	18fb      	adds	r3, r7, r3
 8002bde:	2200      	movs	r2, #0
 8002be0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002be2:	4b09      	ldr	r3, [pc, #36]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	2238      	movs	r2, #56	@ 0x38
 8002be8:	4013      	ands	r3, r2
 8002bea:	2b20      	cmp	r3, #32
 8002bec:	d11e      	bne.n	8002c2c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002bee:	4b06      	ldr	r3, [pc, #24]	@ (8002c08 <HAL_RCC_OscConfig+0x32c>)
 8002bf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf2:	2202      	movs	r2, #2
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	d100      	bne.n	8002bfa <HAL_RCC_OscConfig+0x31e>
 8002bf8:	e0b6      	b.n	8002d68 <HAL_RCC_OscConfig+0x48c>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d000      	beq.n	8002c04 <HAL_RCC_OscConfig+0x328>
 8002c02:	e0b1      	b.n	8002d68 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e171      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	fffeffff 	.word	0xfffeffff
 8002c10:	fffbffff 	.word	0xfffbffff
 8002c14:	ffff80ff 	.word	0xffff80ff
 8002c18:	ffffc7ff 	.word	0xffffc7ff
 8002c1c:	00f42400 	.word	0x00f42400
 8002c20:	20000000 	.word	0x20000000
 8002c24:	20000004 	.word	0x20000004
 8002c28:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c2c:	4bb1      	ldr	r3, [pc, #708]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002c2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c30:	2380      	movs	r3, #128	@ 0x80
 8002c32:	055b      	lsls	r3, r3, #21
 8002c34:	4013      	ands	r3, r2
 8002c36:	d101      	bne.n	8002c3c <HAL_RCC_OscConfig+0x360>
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e000      	b.n	8002c3e <HAL_RCC_OscConfig+0x362>
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d011      	beq.n	8002c66 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002c42:	4bac      	ldr	r3, [pc, #688]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002c44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c46:	4bab      	ldr	r3, [pc, #684]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002c48:	2180      	movs	r1, #128	@ 0x80
 8002c4a:	0549      	lsls	r1, r1, #21
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c50:	4ba8      	ldr	r3, [pc, #672]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002c52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c54:	2380      	movs	r3, #128	@ 0x80
 8002c56:	055b      	lsls	r3, r3, #21
 8002c58:	4013      	ands	r3, r2
 8002c5a:	60fb      	str	r3, [r7, #12]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002c5e:	231f      	movs	r3, #31
 8002c60:	18fb      	adds	r3, r7, r3
 8002c62:	2201      	movs	r2, #1
 8002c64:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c66:	4ba4      	ldr	r3, [pc, #656]	@ (8002ef8 <HAL_RCC_OscConfig+0x61c>)
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	2380      	movs	r3, #128	@ 0x80
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	4013      	ands	r3, r2
 8002c70:	d11a      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c72:	4ba1      	ldr	r3, [pc, #644]	@ (8002ef8 <HAL_RCC_OscConfig+0x61c>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	4ba0      	ldr	r3, [pc, #640]	@ (8002ef8 <HAL_RCC_OscConfig+0x61c>)
 8002c78:	2180      	movs	r1, #128	@ 0x80
 8002c7a:	0049      	lsls	r1, r1, #1
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002c80:	f7fe faa2 	bl	80011c8 <HAL_GetTick>
 8002c84:	0003      	movs	r3, r0
 8002c86:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c88:	e008      	b.n	8002c9c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c8a:	f7fe fa9d 	bl	80011c8 <HAL_GetTick>
 8002c8e:	0002      	movs	r2, r0
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e127      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c9c:	4b96      	ldr	r3, [pc, #600]	@ (8002ef8 <HAL_RCC_OscConfig+0x61c>)
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	2380      	movs	r3, #128	@ 0x80
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	d0f0      	beq.n	8002c8a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d106      	bne.n	8002cbe <HAL_RCC_OscConfig+0x3e2>
 8002cb0:	4b90      	ldr	r3, [pc, #576]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002cb2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cb4:	4b8f      	ldr	r3, [pc, #572]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002cb6:	2101      	movs	r1, #1
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cbc:	e01c      	b.n	8002cf8 <HAL_RCC_OscConfig+0x41c>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	2b05      	cmp	r3, #5
 8002cc4:	d10c      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x404>
 8002cc6:	4b8b      	ldr	r3, [pc, #556]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002cc8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cca:	4b8a      	ldr	r3, [pc, #552]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002ccc:	2104      	movs	r1, #4
 8002cce:	430a      	orrs	r2, r1
 8002cd0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cd2:	4b88      	ldr	r3, [pc, #544]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002cd4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cd6:	4b87      	ldr	r3, [pc, #540]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002cd8:	2101      	movs	r1, #1
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cde:	e00b      	b.n	8002cf8 <HAL_RCC_OscConfig+0x41c>
 8002ce0:	4b84      	ldr	r3, [pc, #528]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002ce2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ce4:	4b83      	ldr	r3, [pc, #524]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	438a      	bics	r2, r1
 8002cea:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cec:	4b81      	ldr	r3, [pc, #516]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002cee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cf0:	4b80      	ldr	r3, [pc, #512]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002cf2:	2104      	movs	r1, #4
 8002cf4:	438a      	bics	r2, r1
 8002cf6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d014      	beq.n	8002d2a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d00:	f7fe fa62 	bl	80011c8 <HAL_GetTick>
 8002d04:	0003      	movs	r3, r0
 8002d06:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d08:	e009      	b.n	8002d1e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d0a:	f7fe fa5d 	bl	80011c8 <HAL_GetTick>
 8002d0e:	0002      	movs	r2, r0
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	4a79      	ldr	r2, [pc, #484]	@ (8002efc <HAL_RCC_OscConfig+0x620>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e0e6      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d1e:	4b75      	ldr	r3, [pc, #468]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002d20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d22:	2202      	movs	r2, #2
 8002d24:	4013      	ands	r3, r2
 8002d26:	d0f0      	beq.n	8002d0a <HAL_RCC_OscConfig+0x42e>
 8002d28:	e013      	b.n	8002d52 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d2a:	f7fe fa4d 	bl	80011c8 <HAL_GetTick>
 8002d2e:	0003      	movs	r3, r0
 8002d30:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d32:	e009      	b.n	8002d48 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d34:	f7fe fa48 	bl	80011c8 <HAL_GetTick>
 8002d38:	0002      	movs	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	4a6f      	ldr	r2, [pc, #444]	@ (8002efc <HAL_RCC_OscConfig+0x620>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d901      	bls.n	8002d48 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e0d1      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d48:	4b6a      	ldr	r3, [pc, #424]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d4c:	2202      	movs	r2, #2
 8002d4e:	4013      	ands	r3, r2
 8002d50:	d1f0      	bne.n	8002d34 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002d52:	231f      	movs	r3, #31
 8002d54:	18fb      	adds	r3, r7, r3
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d105      	bne.n	8002d68 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002d5c:	4b65      	ldr	r3, [pc, #404]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002d5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d60:	4b64      	ldr	r3, [pc, #400]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002d62:	4967      	ldr	r1, [pc, #412]	@ (8002f00 <HAL_RCC_OscConfig+0x624>)
 8002d64:	400a      	ands	r2, r1
 8002d66:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69db      	ldr	r3, [r3, #28]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d100      	bne.n	8002d72 <HAL_RCC_OscConfig+0x496>
 8002d70:	e0bb      	b.n	8002eea <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d72:	4b60      	ldr	r3, [pc, #384]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	2238      	movs	r2, #56	@ 0x38
 8002d78:	4013      	ands	r3, r2
 8002d7a:	2b10      	cmp	r3, #16
 8002d7c:	d100      	bne.n	8002d80 <HAL_RCC_OscConfig+0x4a4>
 8002d7e:	e07b      	b.n	8002e78 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	69db      	ldr	r3, [r3, #28]
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d156      	bne.n	8002e36 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d88:	4b5a      	ldr	r3, [pc, #360]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	4b59      	ldr	r3, [pc, #356]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002d8e:	495d      	ldr	r1, [pc, #372]	@ (8002f04 <HAL_RCC_OscConfig+0x628>)
 8002d90:	400a      	ands	r2, r1
 8002d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d94:	f7fe fa18 	bl	80011c8 <HAL_GetTick>
 8002d98:	0003      	movs	r3, r0
 8002d9a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d9c:	e008      	b.n	8002db0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d9e:	f7fe fa13 	bl	80011c8 <HAL_GetTick>
 8002da2:	0002      	movs	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e09d      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002db0:	4b50      	ldr	r3, [pc, #320]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	2380      	movs	r3, #128	@ 0x80
 8002db6:	049b      	lsls	r3, r3, #18
 8002db8:	4013      	ands	r3, r2
 8002dba:	d1f0      	bne.n	8002d9e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dbc:	4b4d      	ldr	r3, [pc, #308]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	4a51      	ldr	r2, [pc, #324]	@ (8002f08 <HAL_RCC_OscConfig+0x62c>)
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	0019      	movs	r1, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a1a      	ldr	r2, [r3, #32]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd4:	021b      	lsls	r3, r3, #8
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de2:	431a      	orrs	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002de8:	431a      	orrs	r2, r3
 8002dea:	4b42      	ldr	r3, [pc, #264]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002dec:	430a      	orrs	r2, r1
 8002dee:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002df0:	4b40      	ldr	r3, [pc, #256]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	4b3f      	ldr	r3, [pc, #252]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002df6:	2180      	movs	r1, #128	@ 0x80
 8002df8:	0449      	lsls	r1, r1, #17
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002dfe:	4b3d      	ldr	r3, [pc, #244]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002e00:	68da      	ldr	r2, [r3, #12]
 8002e02:	4b3c      	ldr	r3, [pc, #240]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002e04:	2180      	movs	r1, #128	@ 0x80
 8002e06:	0549      	lsls	r1, r1, #21
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e0c:	f7fe f9dc 	bl	80011c8 <HAL_GetTick>
 8002e10:	0003      	movs	r3, r0
 8002e12:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e14:	e008      	b.n	8002e28 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e16:	f7fe f9d7 	bl	80011c8 <HAL_GetTick>
 8002e1a:	0002      	movs	r2, r0
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d901      	bls.n	8002e28 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	e061      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e28:	4b32      	ldr	r3, [pc, #200]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	2380      	movs	r3, #128	@ 0x80
 8002e2e:	049b      	lsls	r3, r3, #18
 8002e30:	4013      	ands	r3, r2
 8002e32:	d0f0      	beq.n	8002e16 <HAL_RCC_OscConfig+0x53a>
 8002e34:	e059      	b.n	8002eea <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e36:	4b2f      	ldr	r3, [pc, #188]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	4b2e      	ldr	r3, [pc, #184]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002e3c:	4931      	ldr	r1, [pc, #196]	@ (8002f04 <HAL_RCC_OscConfig+0x628>)
 8002e3e:	400a      	ands	r2, r1
 8002e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e42:	f7fe f9c1 	bl	80011c8 <HAL_GetTick>
 8002e46:	0003      	movs	r3, r0
 8002e48:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e4c:	f7fe f9bc 	bl	80011c8 <HAL_GetTick>
 8002e50:	0002      	movs	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e046      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e5e:	4b25      	ldr	r3, [pc, #148]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	2380      	movs	r3, #128	@ 0x80
 8002e64:	049b      	lsls	r3, r3, #18
 8002e66:	4013      	ands	r3, r2
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002e6a:	4b22      	ldr	r3, [pc, #136]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002e6c:	68da      	ldr	r2, [r3, #12]
 8002e6e:	4b21      	ldr	r3, [pc, #132]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002e70:	4926      	ldr	r1, [pc, #152]	@ (8002f0c <HAL_RCC_OscConfig+0x630>)
 8002e72:	400a      	ands	r2, r1
 8002e74:	60da      	str	r2, [r3, #12]
 8002e76:	e038      	b.n	8002eea <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d101      	bne.n	8002e84 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e033      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002e84:	4b1b      	ldr	r3, [pc, #108]	@ (8002ef4 <HAL_RCC_OscConfig+0x618>)
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2203      	movs	r2, #3
 8002e8e:	401a      	ands	r2, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d126      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	2270      	movs	r2, #112	@ 0x70
 8002e9c:	401a      	ands	r2, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d11f      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	23fe      	movs	r3, #254	@ 0xfe
 8002eaa:	01db      	lsls	r3, r3, #7
 8002eac:	401a      	ands	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eb2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d116      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002eb8:	697a      	ldr	r2, [r7, #20]
 8002eba:	23f8      	movs	r3, #248	@ 0xf8
 8002ebc:	039b      	lsls	r3, r3, #14
 8002ebe:	401a      	ands	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d10e      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002ec8:	697a      	ldr	r2, [r7, #20]
 8002eca:	23e0      	movs	r3, #224	@ 0xe0
 8002ecc:	051b      	lsls	r3, r3, #20
 8002ece:	401a      	ands	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d106      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	0f5b      	lsrs	r3, r3, #29
 8002edc:	075a      	lsls	r2, r3, #29
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d001      	beq.n	8002eea <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002eea:	2300      	movs	r3, #0
}
 8002eec:	0018      	movs	r0, r3
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	b008      	add	sp, #32
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	40007000 	.word	0x40007000
 8002efc:	00001388 	.word	0x00001388
 8002f00:	efffffff 	.word	0xefffffff
 8002f04:	feffffff 	.word	0xfeffffff
 8002f08:	11c1808c 	.word	0x11c1808c
 8002f0c:	eefefffc 	.word	0xeefefffc

08002f10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d101      	bne.n	8002f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e0e9      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f24:	4b76      	ldr	r3, [pc, #472]	@ (8003100 <HAL_RCC_ClockConfig+0x1f0>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2207      	movs	r2, #7
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	683a      	ldr	r2, [r7, #0]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d91e      	bls.n	8002f70 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f32:	4b73      	ldr	r3, [pc, #460]	@ (8003100 <HAL_RCC_ClockConfig+0x1f0>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2207      	movs	r2, #7
 8002f38:	4393      	bics	r3, r2
 8002f3a:	0019      	movs	r1, r3
 8002f3c:	4b70      	ldr	r3, [pc, #448]	@ (8003100 <HAL_RCC_ClockConfig+0x1f0>)
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	430a      	orrs	r2, r1
 8002f42:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002f44:	f7fe f940 	bl	80011c8 <HAL_GetTick>
 8002f48:	0003      	movs	r3, r0
 8002f4a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f4c:	e009      	b.n	8002f62 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f4e:	f7fe f93b 	bl	80011c8 <HAL_GetTick>
 8002f52:	0002      	movs	r2, r0
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	4a6a      	ldr	r2, [pc, #424]	@ (8003104 <HAL_RCC_ClockConfig+0x1f4>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e0ca      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f62:	4b67      	ldr	r3, [pc, #412]	@ (8003100 <HAL_RCC_ClockConfig+0x1f0>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2207      	movs	r2, #7
 8002f68:	4013      	ands	r3, r2
 8002f6a:	683a      	ldr	r2, [r7, #0]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d1ee      	bne.n	8002f4e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2202      	movs	r2, #2
 8002f76:	4013      	ands	r3, r2
 8002f78:	d015      	beq.n	8002fa6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2204      	movs	r2, #4
 8002f80:	4013      	ands	r3, r2
 8002f82:	d006      	beq.n	8002f92 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002f84:	4b60      	ldr	r3, [pc, #384]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 8002f86:	689a      	ldr	r2, [r3, #8]
 8002f88:	4b5f      	ldr	r3, [pc, #380]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 8002f8a:	21e0      	movs	r1, #224	@ 0xe0
 8002f8c:	01c9      	lsls	r1, r1, #7
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f92:	4b5d      	ldr	r3, [pc, #372]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	4a5d      	ldr	r2, [pc, #372]	@ (800310c <HAL_RCC_ClockConfig+0x1fc>)
 8002f98:	4013      	ands	r3, r2
 8002f9a:	0019      	movs	r1, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	4b59      	ldr	r3, [pc, #356]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2201      	movs	r2, #1
 8002fac:	4013      	ands	r3, r2
 8002fae:	d057      	beq.n	8003060 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d107      	bne.n	8002fc8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fb8:	4b53      	ldr	r3, [pc, #332]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	2380      	movs	r3, #128	@ 0x80
 8002fbe:	029b      	lsls	r3, r3, #10
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	d12b      	bne.n	800301c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e097      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d107      	bne.n	8002fe0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fd0:	4b4d      	ldr	r3, [pc, #308]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	2380      	movs	r3, #128	@ 0x80
 8002fd6:	049b      	lsls	r3, r3, #18
 8002fd8:	4013      	ands	r3, r2
 8002fda:	d11f      	bne.n	800301c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e08b      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d107      	bne.n	8002ff8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fe8:	4b47      	ldr	r3, [pc, #284]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	2380      	movs	r3, #128	@ 0x80
 8002fee:	00db      	lsls	r3, r3, #3
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	d113      	bne.n	800301c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e07f      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	2b03      	cmp	r3, #3
 8002ffe:	d106      	bne.n	800300e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003000:	4b41      	ldr	r3, [pc, #260]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 8003002:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003004:	2202      	movs	r2, #2
 8003006:	4013      	ands	r3, r2
 8003008:	d108      	bne.n	800301c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e074      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800300e:	4b3e      	ldr	r3, [pc, #248]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 8003010:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003012:	2202      	movs	r2, #2
 8003014:	4013      	ands	r3, r2
 8003016:	d101      	bne.n	800301c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e06d      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800301c:	4b3a      	ldr	r3, [pc, #232]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	2207      	movs	r2, #7
 8003022:	4393      	bics	r3, r2
 8003024:	0019      	movs	r1, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685a      	ldr	r2, [r3, #4]
 800302a:	4b37      	ldr	r3, [pc, #220]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 800302c:	430a      	orrs	r2, r1
 800302e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003030:	f7fe f8ca 	bl	80011c8 <HAL_GetTick>
 8003034:	0003      	movs	r3, r0
 8003036:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003038:	e009      	b.n	800304e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800303a:	f7fe f8c5 	bl	80011c8 <HAL_GetTick>
 800303e:	0002      	movs	r2, r0
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	4a2f      	ldr	r2, [pc, #188]	@ (8003104 <HAL_RCC_ClockConfig+0x1f4>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d901      	bls.n	800304e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e054      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800304e:	4b2e      	ldr	r3, [pc, #184]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	2238      	movs	r2, #56	@ 0x38
 8003054:	401a      	ands	r2, r3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	429a      	cmp	r2, r3
 800305e:	d1ec      	bne.n	800303a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003060:	4b27      	ldr	r3, [pc, #156]	@ (8003100 <HAL_RCC_ClockConfig+0x1f0>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2207      	movs	r2, #7
 8003066:	4013      	ands	r3, r2
 8003068:	683a      	ldr	r2, [r7, #0]
 800306a:	429a      	cmp	r2, r3
 800306c:	d21e      	bcs.n	80030ac <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800306e:	4b24      	ldr	r3, [pc, #144]	@ (8003100 <HAL_RCC_ClockConfig+0x1f0>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2207      	movs	r2, #7
 8003074:	4393      	bics	r3, r2
 8003076:	0019      	movs	r1, r3
 8003078:	4b21      	ldr	r3, [pc, #132]	@ (8003100 <HAL_RCC_ClockConfig+0x1f0>)
 800307a:	683a      	ldr	r2, [r7, #0]
 800307c:	430a      	orrs	r2, r1
 800307e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003080:	f7fe f8a2 	bl	80011c8 <HAL_GetTick>
 8003084:	0003      	movs	r3, r0
 8003086:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003088:	e009      	b.n	800309e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800308a:	f7fe f89d 	bl	80011c8 <HAL_GetTick>
 800308e:	0002      	movs	r2, r0
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	4a1b      	ldr	r2, [pc, #108]	@ (8003104 <HAL_RCC_ClockConfig+0x1f4>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d901      	bls.n	800309e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e02c      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800309e:	4b18      	ldr	r3, [pc, #96]	@ (8003100 <HAL_RCC_ClockConfig+0x1f0>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	2207      	movs	r2, #7
 80030a4:	4013      	ands	r3, r2
 80030a6:	683a      	ldr	r2, [r7, #0]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d1ee      	bne.n	800308a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2204      	movs	r2, #4
 80030b2:	4013      	ands	r3, r2
 80030b4:	d009      	beq.n	80030ca <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80030b6:	4b14      	ldr	r3, [pc, #80]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	4a15      	ldr	r2, [pc, #84]	@ (8003110 <HAL_RCC_ClockConfig+0x200>)
 80030bc:	4013      	ands	r3, r2
 80030be:	0019      	movs	r1, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	68da      	ldr	r2, [r3, #12]
 80030c4:	4b10      	ldr	r3, [pc, #64]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 80030c6:	430a      	orrs	r2, r1
 80030c8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80030ca:	f000 f829 	bl	8003120 <HAL_RCC_GetSysClockFreq>
 80030ce:	0001      	movs	r1, r0
 80030d0:	4b0d      	ldr	r3, [pc, #52]	@ (8003108 <HAL_RCC_ClockConfig+0x1f8>)
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	0a1b      	lsrs	r3, r3, #8
 80030d6:	220f      	movs	r2, #15
 80030d8:	401a      	ands	r2, r3
 80030da:	4b0e      	ldr	r3, [pc, #56]	@ (8003114 <HAL_RCC_ClockConfig+0x204>)
 80030dc:	0092      	lsls	r2, r2, #2
 80030de:	58d3      	ldr	r3, [r2, r3]
 80030e0:	221f      	movs	r2, #31
 80030e2:	4013      	ands	r3, r2
 80030e4:	000a      	movs	r2, r1
 80030e6:	40da      	lsrs	r2, r3
 80030e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003118 <HAL_RCC_ClockConfig+0x208>)
 80030ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80030ec:	4b0b      	ldr	r3, [pc, #44]	@ (800311c <HAL_RCC_ClockConfig+0x20c>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	0018      	movs	r0, r3
 80030f2:	f7fe f80d 	bl	8001110 <HAL_InitTick>
 80030f6:	0003      	movs	r3, r0
}
 80030f8:	0018      	movs	r0, r3
 80030fa:	46bd      	mov	sp, r7
 80030fc:	b004      	add	sp, #16
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40022000 	.word	0x40022000
 8003104:	00001388 	.word	0x00001388
 8003108:	40021000 	.word	0x40021000
 800310c:	fffff0ff 	.word	0xfffff0ff
 8003110:	ffff8fff 	.word	0xffff8fff
 8003114:	08005194 	.word	0x08005194
 8003118:	20000000 	.word	0x20000000
 800311c:	20000004 	.word	0x20000004

08003120 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003126:	4b3c      	ldr	r3, [pc, #240]	@ (8003218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	2238      	movs	r2, #56	@ 0x38
 800312c:	4013      	ands	r3, r2
 800312e:	d10f      	bne.n	8003150 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003130:	4b39      	ldr	r3, [pc, #228]	@ (8003218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	0adb      	lsrs	r3, r3, #11
 8003136:	2207      	movs	r2, #7
 8003138:	4013      	ands	r3, r2
 800313a:	2201      	movs	r2, #1
 800313c:	409a      	lsls	r2, r3
 800313e:	0013      	movs	r3, r2
 8003140:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003142:	6839      	ldr	r1, [r7, #0]
 8003144:	4835      	ldr	r0, [pc, #212]	@ (800321c <HAL_RCC_GetSysClockFreq+0xfc>)
 8003146:	f7fc ffdd 	bl	8000104 <__udivsi3>
 800314a:	0003      	movs	r3, r0
 800314c:	613b      	str	r3, [r7, #16]
 800314e:	e05d      	b.n	800320c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003150:	4b31      	ldr	r3, [pc, #196]	@ (8003218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	2238      	movs	r2, #56	@ 0x38
 8003156:	4013      	ands	r3, r2
 8003158:	2b08      	cmp	r3, #8
 800315a:	d102      	bne.n	8003162 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800315c:	4b30      	ldr	r3, [pc, #192]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x100>)
 800315e:	613b      	str	r3, [r7, #16]
 8003160:	e054      	b.n	800320c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003162:	4b2d      	ldr	r3, [pc, #180]	@ (8003218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	2238      	movs	r2, #56	@ 0x38
 8003168:	4013      	ands	r3, r2
 800316a:	2b10      	cmp	r3, #16
 800316c:	d138      	bne.n	80031e0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800316e:	4b2a      	ldr	r3, [pc, #168]	@ (8003218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	2203      	movs	r2, #3
 8003174:	4013      	ands	r3, r2
 8003176:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003178:	4b27      	ldr	r3, [pc, #156]	@ (8003218 <HAL_RCC_GetSysClockFreq+0xf8>)
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	091b      	lsrs	r3, r3, #4
 800317e:	2207      	movs	r2, #7
 8003180:	4013      	ands	r3, r2
 8003182:	3301      	adds	r3, #1
 8003184:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2b03      	cmp	r3, #3
 800318a:	d10d      	bne.n	80031a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800318c:	68b9      	ldr	r1, [r7, #8]
 800318e:	4824      	ldr	r0, [pc, #144]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x100>)
 8003190:	f7fc ffb8 	bl	8000104 <__udivsi3>
 8003194:	0003      	movs	r3, r0
 8003196:	0019      	movs	r1, r3
 8003198:	4b1f      	ldr	r3, [pc, #124]	@ (8003218 <HAL_RCC_GetSysClockFreq+0xf8>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	0a1b      	lsrs	r3, r3, #8
 800319e:	227f      	movs	r2, #127	@ 0x7f
 80031a0:	4013      	ands	r3, r2
 80031a2:	434b      	muls	r3, r1
 80031a4:	617b      	str	r3, [r7, #20]
        break;
 80031a6:	e00d      	b.n	80031c4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80031a8:	68b9      	ldr	r1, [r7, #8]
 80031aa:	481c      	ldr	r0, [pc, #112]	@ (800321c <HAL_RCC_GetSysClockFreq+0xfc>)
 80031ac:	f7fc ffaa 	bl	8000104 <__udivsi3>
 80031b0:	0003      	movs	r3, r0
 80031b2:	0019      	movs	r1, r3
 80031b4:	4b18      	ldr	r3, [pc, #96]	@ (8003218 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	0a1b      	lsrs	r3, r3, #8
 80031ba:	227f      	movs	r2, #127	@ 0x7f
 80031bc:	4013      	ands	r3, r2
 80031be:	434b      	muls	r3, r1
 80031c0:	617b      	str	r3, [r7, #20]
        break;
 80031c2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80031c4:	4b14      	ldr	r3, [pc, #80]	@ (8003218 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	0f5b      	lsrs	r3, r3, #29
 80031ca:	2207      	movs	r2, #7
 80031cc:	4013      	ands	r3, r2
 80031ce:	3301      	adds	r3, #1
 80031d0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80031d2:	6879      	ldr	r1, [r7, #4]
 80031d4:	6978      	ldr	r0, [r7, #20]
 80031d6:	f7fc ff95 	bl	8000104 <__udivsi3>
 80031da:	0003      	movs	r3, r0
 80031dc:	613b      	str	r3, [r7, #16]
 80031de:	e015      	b.n	800320c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80031e0:	4b0d      	ldr	r3, [pc, #52]	@ (8003218 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	2238      	movs	r2, #56	@ 0x38
 80031e6:	4013      	ands	r3, r2
 80031e8:	2b20      	cmp	r3, #32
 80031ea:	d103      	bne.n	80031f4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80031ec:	2380      	movs	r3, #128	@ 0x80
 80031ee:	021b      	lsls	r3, r3, #8
 80031f0:	613b      	str	r3, [r7, #16]
 80031f2:	e00b      	b.n	800320c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80031f4:	4b08      	ldr	r3, [pc, #32]	@ (8003218 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	2238      	movs	r2, #56	@ 0x38
 80031fa:	4013      	ands	r3, r2
 80031fc:	2b18      	cmp	r3, #24
 80031fe:	d103      	bne.n	8003208 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003200:	23fa      	movs	r3, #250	@ 0xfa
 8003202:	01db      	lsls	r3, r3, #7
 8003204:	613b      	str	r3, [r7, #16]
 8003206:	e001      	b.n	800320c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003208:	2300      	movs	r3, #0
 800320a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800320c:	693b      	ldr	r3, [r7, #16]
}
 800320e:	0018      	movs	r0, r3
 8003210:	46bd      	mov	sp, r7
 8003212:	b006      	add	sp, #24
 8003214:	bd80      	pop	{r7, pc}
 8003216:	46c0      	nop			@ (mov r8, r8)
 8003218:	40021000 	.word	0x40021000
 800321c:	00f42400 	.word	0x00f42400
 8003220:	007a1200 	.word	0x007a1200

08003224 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003228:	4b02      	ldr	r3, [pc, #8]	@ (8003234 <HAL_RCC_GetHCLKFreq+0x10>)
 800322a:	681b      	ldr	r3, [r3, #0]
}
 800322c:	0018      	movs	r0, r3
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	46c0      	nop			@ (mov r8, r8)
 8003234:	20000000 	.word	0x20000000

08003238 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003238:	b5b0      	push	{r4, r5, r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800323c:	f7ff fff2 	bl	8003224 <HAL_RCC_GetHCLKFreq>
 8003240:	0004      	movs	r4, r0
 8003242:	f7ff fb3f 	bl	80028c4 <LL_RCC_GetAPB1Prescaler>
 8003246:	0003      	movs	r3, r0
 8003248:	0b1a      	lsrs	r2, r3, #12
 800324a:	4b05      	ldr	r3, [pc, #20]	@ (8003260 <HAL_RCC_GetPCLK1Freq+0x28>)
 800324c:	0092      	lsls	r2, r2, #2
 800324e:	58d3      	ldr	r3, [r2, r3]
 8003250:	221f      	movs	r2, #31
 8003252:	4013      	ands	r3, r2
 8003254:	40dc      	lsrs	r4, r3
 8003256:	0023      	movs	r3, r4
}
 8003258:	0018      	movs	r0, r3
 800325a:	46bd      	mov	sp, r7
 800325c:	bdb0      	pop	{r4, r5, r7, pc}
 800325e:	46c0      	nop			@ (mov r8, r8)
 8003260:	080051d4 	.word	0x080051d4

08003264 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e056      	b.n	8003324 <HAL_TIM_Base_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	223d      	movs	r2, #61	@ 0x3d
 800327a:	5c9b      	ldrb	r3, [r3, r2]
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b00      	cmp	r3, #0
 8003280:	d113      	bne.n	80032aa <HAL_TIM_Base_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	223c      	movs	r2, #60	@ 0x3c
 8003286:	2100      	movs	r1, #0
 8003288:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	0018      	movs	r0, r3
 800328e:	f001 f82b 	bl	80042e8 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003296:	2b00      	cmp	r3, #0
 8003298:	d102      	bne.n	80032a0 <HAL_TIM_Base_Init+0x3c>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a23      	ldr	r2, [pc, #140]	@ (800332c <HAL_TIM_Base_Init+0xc8>)
 800329e:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	0010      	movs	r0, r2
 80032a8:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	223d      	movs	r2, #61	@ 0x3d
 80032ae:	2102      	movs	r1, #2
 80032b0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	3304      	adds	r3, #4
 80032ba:	0019      	movs	r1, r3
 80032bc:	0010      	movs	r0, r2
 80032be:	f000 fcf3 	bl	8003ca8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2248      	movs	r2, #72	@ 0x48
 80032c6:	2101      	movs	r1, #1
 80032c8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	223e      	movs	r2, #62	@ 0x3e
 80032ce:	2101      	movs	r1, #1
 80032d0:	5499      	strb	r1, [r3, r2]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	223f      	movs	r2, #63	@ 0x3f
 80032d6:	2101      	movs	r1, #1
 80032d8:	5499      	strb	r1, [r3, r2]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2240      	movs	r2, #64	@ 0x40
 80032de:	2101      	movs	r1, #1
 80032e0:	5499      	strb	r1, [r3, r2]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2241      	movs	r2, #65	@ 0x41
 80032e6:	2101      	movs	r1, #1
 80032e8:	5499      	strb	r1, [r3, r2]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2242      	movs	r2, #66	@ 0x42
 80032ee:	2101      	movs	r1, #1
 80032f0:	5499      	strb	r1, [r3, r2]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2243      	movs	r2, #67	@ 0x43
 80032f6:	2101      	movs	r1, #1
 80032f8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2244      	movs	r2, #68	@ 0x44
 80032fe:	2101      	movs	r1, #1
 8003300:	5499      	strb	r1, [r3, r2]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2245      	movs	r2, #69	@ 0x45
 8003306:	2101      	movs	r1, #1
 8003308:	5499      	strb	r1, [r3, r2]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2246      	movs	r2, #70	@ 0x46
 800330e:	2101      	movs	r1, #1
 8003310:	5499      	strb	r1, [r3, r2]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2247      	movs	r2, #71	@ 0x47
 8003316:	2101      	movs	r1, #1
 8003318:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	223d      	movs	r2, #61	@ 0x3d
 800331e:	2101      	movs	r1, #1
 8003320:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003322:	2300      	movs	r3, #0
}
 8003324:	0018      	movs	r0, r3
 8003326:	46bd      	mov	sp, r7
 8003328:	b002      	add	sp, #8
 800332a:	bd80      	pop	{r7, pc}
 800332c:	08000e25 	.word	0x08000e25

08003330 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d101      	bne.n	8003342 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e056      	b.n	80033f0 <HAL_TIM_OC_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	223d      	movs	r2, #61	@ 0x3d
 8003346:	5c9b      	ldrb	r3, [r3, r2]
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	d113      	bne.n	8003376 <HAL_TIM_OC_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	223c      	movs	r2, #60	@ 0x3c
 8003352:	2100      	movs	r1, #0
 8003354:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	0018      	movs	r0, r3
 800335a:	f000 ffc5 	bl	80042e8 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003362:	2b00      	cmp	r3, #0
 8003364:	d102      	bne.n	800336c <HAL_TIM_OC_Init+0x3c>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a23      	ldr	r2, [pc, #140]	@ (80033f8 <HAL_TIM_OC_Init+0xc8>)
 800336a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	0010      	movs	r0, r2
 8003374:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	223d      	movs	r2, #61	@ 0x3d
 800337a:	2102      	movs	r1, #2
 800337c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	3304      	adds	r3, #4
 8003386:	0019      	movs	r1, r3
 8003388:	0010      	movs	r0, r2
 800338a:	f000 fc8d 	bl	8003ca8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2248      	movs	r2, #72	@ 0x48
 8003392:	2101      	movs	r1, #1
 8003394:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	223e      	movs	r2, #62	@ 0x3e
 800339a:	2101      	movs	r1, #1
 800339c:	5499      	strb	r1, [r3, r2]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	223f      	movs	r2, #63	@ 0x3f
 80033a2:	2101      	movs	r1, #1
 80033a4:	5499      	strb	r1, [r3, r2]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2240      	movs	r2, #64	@ 0x40
 80033aa:	2101      	movs	r1, #1
 80033ac:	5499      	strb	r1, [r3, r2]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2241      	movs	r2, #65	@ 0x41
 80033b2:	2101      	movs	r1, #1
 80033b4:	5499      	strb	r1, [r3, r2]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2242      	movs	r2, #66	@ 0x42
 80033ba:	2101      	movs	r1, #1
 80033bc:	5499      	strb	r1, [r3, r2]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2243      	movs	r2, #67	@ 0x43
 80033c2:	2101      	movs	r1, #1
 80033c4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2244      	movs	r2, #68	@ 0x44
 80033ca:	2101      	movs	r1, #1
 80033cc:	5499      	strb	r1, [r3, r2]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2245      	movs	r2, #69	@ 0x45
 80033d2:	2101      	movs	r1, #1
 80033d4:	5499      	strb	r1, [r3, r2]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2246      	movs	r2, #70	@ 0x46
 80033da:	2101      	movs	r1, #1
 80033dc:	5499      	strb	r1, [r3, r2]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2247      	movs	r2, #71	@ 0x47
 80033e2:	2101      	movs	r1, #1
 80033e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	223d      	movs	r2, #61	@ 0x3d
 80033ea:	2101      	movs	r1, #1
 80033ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	0018      	movs	r0, r3
 80033f2:	46bd      	mov	sp, r7
 80033f4:	b002      	add	sp, #8
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	080033fd 	.word	0x080033fd

080033fc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003404:	46c0      	nop			@ (mov r8, r8)
 8003406:	46bd      	mov	sp, r7
 8003408:	b002      	add	sp, #8
 800340a:	bd80      	pop	{r7, pc}

0800340c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e056      	b.n	80034cc <HAL_TIM_PWM_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	223d      	movs	r2, #61	@ 0x3d
 8003422:	5c9b      	ldrb	r3, [r3, r2]
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d113      	bne.n	8003452 <HAL_TIM_PWM_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	223c      	movs	r2, #60	@ 0x3c
 800342e:	2100      	movs	r1, #0
 8003430:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	0018      	movs	r0, r3
 8003436:	f000 ff57 	bl	80042e8 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800343e:	2b00      	cmp	r3, #0
 8003440:	d102      	bne.n	8003448 <HAL_TIM_PWM_Init+0x3c>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a23      	ldr	r2, [pc, #140]	@ (80034d4 <HAL_TIM_PWM_Init+0xc8>)
 8003446:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	0010      	movs	r0, r2
 8003450:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	223d      	movs	r2, #61	@ 0x3d
 8003456:	2102      	movs	r1, #2
 8003458:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	3304      	adds	r3, #4
 8003462:	0019      	movs	r1, r3
 8003464:	0010      	movs	r0, r2
 8003466:	f000 fc1f 	bl	8003ca8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2248      	movs	r2, #72	@ 0x48
 800346e:	2101      	movs	r1, #1
 8003470:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	223e      	movs	r2, #62	@ 0x3e
 8003476:	2101      	movs	r1, #1
 8003478:	5499      	strb	r1, [r3, r2]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	223f      	movs	r2, #63	@ 0x3f
 800347e:	2101      	movs	r1, #1
 8003480:	5499      	strb	r1, [r3, r2]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2240      	movs	r2, #64	@ 0x40
 8003486:	2101      	movs	r1, #1
 8003488:	5499      	strb	r1, [r3, r2]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2241      	movs	r2, #65	@ 0x41
 800348e:	2101      	movs	r1, #1
 8003490:	5499      	strb	r1, [r3, r2]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2242      	movs	r2, #66	@ 0x42
 8003496:	2101      	movs	r1, #1
 8003498:	5499      	strb	r1, [r3, r2]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2243      	movs	r2, #67	@ 0x43
 800349e:	2101      	movs	r1, #1
 80034a0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2244      	movs	r2, #68	@ 0x44
 80034a6:	2101      	movs	r1, #1
 80034a8:	5499      	strb	r1, [r3, r2]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2245      	movs	r2, #69	@ 0x45
 80034ae:	2101      	movs	r1, #1
 80034b0:	5499      	strb	r1, [r3, r2]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2246      	movs	r2, #70	@ 0x46
 80034b6:	2101      	movs	r1, #1
 80034b8:	5499      	strb	r1, [r3, r2]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2247      	movs	r2, #71	@ 0x47
 80034be:	2101      	movs	r1, #1
 80034c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	223d      	movs	r2, #61	@ 0x3d
 80034c6:	2101      	movs	r1, #1
 80034c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034ca:	2300      	movs	r3, #0
}
 80034cc:	0018      	movs	r0, r3
 80034ce:	46bd      	mov	sp, r7
 80034d0:	b002      	add	sp, #8
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	080034d9 	.word	0x080034d9

080034d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80034e0:	46c0      	nop			@ (mov r8, r8)
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b002      	add	sp, #8
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	2202      	movs	r2, #2
 8003504:	4013      	ands	r3, r2
 8003506:	d027      	beq.n	8003558 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2202      	movs	r2, #2
 800350c:	4013      	ands	r3, r2
 800350e:	d023      	beq.n	8003558 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2203      	movs	r2, #3
 8003516:	4252      	negs	r2, r2
 8003518:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2201      	movs	r2, #1
 800351e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	2203      	movs	r2, #3
 8003528:	4013      	ands	r3, r2
 800352a:	d006      	beq.n	800353a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2294      	movs	r2, #148	@ 0x94
 8003530:	589b      	ldr	r3, [r3, r2]
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	0010      	movs	r0, r2
 8003536:	4798      	blx	r3
 8003538:	e00b      	b.n	8003552 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	229c      	movs	r2, #156	@ 0x9c
 800353e:	589b      	ldr	r3, [r3, r2]
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	0010      	movs	r0, r2
 8003544:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	22a0      	movs	r2, #160	@ 0xa0
 800354a:	589b      	ldr	r3, [r3, r2]
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	0010      	movs	r0, r2
 8003550:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	2204      	movs	r2, #4
 800355c:	4013      	ands	r3, r2
 800355e:	d028      	beq.n	80035b2 <HAL_TIM_IRQHandler+0xca>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2204      	movs	r2, #4
 8003564:	4013      	ands	r3, r2
 8003566:	d024      	beq.n	80035b2 <HAL_TIM_IRQHandler+0xca>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2205      	movs	r2, #5
 800356e:	4252      	negs	r2, r2
 8003570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2202      	movs	r2, #2
 8003576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	699a      	ldr	r2, [r3, #24]
 800357e:	23c0      	movs	r3, #192	@ 0xc0
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4013      	ands	r3, r2
 8003584:	d006      	beq.n	8003594 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2294      	movs	r2, #148	@ 0x94
 800358a:	589b      	ldr	r3, [r3, r2]
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	0010      	movs	r0, r2
 8003590:	4798      	blx	r3
 8003592:	e00b      	b.n	80035ac <HAL_TIM_IRQHandler+0xc4>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	229c      	movs	r2, #156	@ 0x9c
 8003598:	589b      	ldr	r3, [r3, r2]
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	0010      	movs	r0, r2
 800359e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	22a0      	movs	r2, #160	@ 0xa0
 80035a4:	589b      	ldr	r3, [r3, r2]
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	0010      	movs	r0, r2
 80035aa:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	2208      	movs	r2, #8
 80035b6:	4013      	ands	r3, r2
 80035b8:	d027      	beq.n	800360a <HAL_TIM_IRQHandler+0x122>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2208      	movs	r2, #8
 80035be:	4013      	ands	r3, r2
 80035c0:	d023      	beq.n	800360a <HAL_TIM_IRQHandler+0x122>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2209      	movs	r2, #9
 80035c8:	4252      	negs	r2, r2
 80035ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2204      	movs	r2, #4
 80035d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	69db      	ldr	r3, [r3, #28]
 80035d8:	2203      	movs	r2, #3
 80035da:	4013      	ands	r3, r2
 80035dc:	d006      	beq.n	80035ec <HAL_TIM_IRQHandler+0x104>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2294      	movs	r2, #148	@ 0x94
 80035e2:	589b      	ldr	r3, [r3, r2]
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	0010      	movs	r0, r2
 80035e8:	4798      	blx	r3
 80035ea:	e00b      	b.n	8003604 <HAL_TIM_IRQHandler+0x11c>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	229c      	movs	r2, #156	@ 0x9c
 80035f0:	589b      	ldr	r3, [r3, r2]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	0010      	movs	r0, r2
 80035f6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	22a0      	movs	r2, #160	@ 0xa0
 80035fc:	589b      	ldr	r3, [r3, r2]
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	0010      	movs	r0, r2
 8003602:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	2210      	movs	r2, #16
 800360e:	4013      	ands	r3, r2
 8003610:	d028      	beq.n	8003664 <HAL_TIM_IRQHandler+0x17c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2210      	movs	r2, #16
 8003616:	4013      	ands	r3, r2
 8003618:	d024      	beq.n	8003664 <HAL_TIM_IRQHandler+0x17c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2211      	movs	r2, #17
 8003620:	4252      	negs	r2, r2
 8003622:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2208      	movs	r2, #8
 8003628:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	69da      	ldr	r2, [r3, #28]
 8003630:	23c0      	movs	r3, #192	@ 0xc0
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	4013      	ands	r3, r2
 8003636:	d006      	beq.n	8003646 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2294      	movs	r2, #148	@ 0x94
 800363c:	589b      	ldr	r3, [r3, r2]
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	0010      	movs	r0, r2
 8003642:	4798      	blx	r3
 8003644:	e00b      	b.n	800365e <HAL_TIM_IRQHandler+0x176>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	229c      	movs	r2, #156	@ 0x9c
 800364a:	589b      	ldr	r3, [r3, r2]
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	0010      	movs	r0, r2
 8003650:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	22a0      	movs	r2, #160	@ 0xa0
 8003656:	589b      	ldr	r3, [r3, r2]
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	0010      	movs	r0, r2
 800365c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	2201      	movs	r2, #1
 8003668:	4013      	ands	r3, r2
 800366a:	d00e      	beq.n	800368a <HAL_TIM_IRQHandler+0x1a2>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2201      	movs	r2, #1
 8003670:	4013      	ands	r3, r2
 8003672:	d00a      	beq.n	800368a <HAL_TIM_IRQHandler+0x1a2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2202      	movs	r2, #2
 800367a:	4252      	negs	r2, r2
 800367c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2284      	movs	r2, #132	@ 0x84
 8003682:	589b      	ldr	r3, [r3, r2]
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	0010      	movs	r0, r2
 8003688:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	2280      	movs	r2, #128	@ 0x80
 800368e:	4013      	ands	r3, r2
 8003690:	d104      	bne.n	800369c <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003692:	68ba      	ldr	r2, [r7, #8]
 8003694:	2380      	movs	r3, #128	@ 0x80
 8003696:	019b      	lsls	r3, r3, #6
 8003698:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800369a:	d00d      	beq.n	80036b8 <HAL_TIM_IRQHandler+0x1d0>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2280      	movs	r2, #128	@ 0x80
 80036a0:	4013      	ands	r3, r2
 80036a2:	d009      	beq.n	80036b8 <HAL_TIM_IRQHandler+0x1d0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a22      	ldr	r2, [pc, #136]	@ (8003734 <HAL_TIM_IRQHandler+0x24c>)
 80036aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	22b4      	movs	r2, #180	@ 0xb4
 80036b0:	589b      	ldr	r3, [r3, r2]
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	0010      	movs	r0, r2
 80036b6:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	2380      	movs	r3, #128	@ 0x80
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	4013      	ands	r3, r2
 80036c0:	d00d      	beq.n	80036de <HAL_TIM_IRQHandler+0x1f6>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2280      	movs	r2, #128	@ 0x80
 80036c6:	4013      	ands	r3, r2
 80036c8:	d009      	beq.n	80036de <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a1a      	ldr	r2, [pc, #104]	@ (8003738 <HAL_TIM_IRQHandler+0x250>)
 80036d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	22b8      	movs	r2, #184	@ 0xb8
 80036d6:	589b      	ldr	r3, [r3, r2]
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	0010      	movs	r0, r2
 80036dc:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	2240      	movs	r2, #64	@ 0x40
 80036e2:	4013      	ands	r3, r2
 80036e4:	d00e      	beq.n	8003704 <HAL_TIM_IRQHandler+0x21c>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2240      	movs	r2, #64	@ 0x40
 80036ea:	4013      	ands	r3, r2
 80036ec:	d00a      	beq.n	8003704 <HAL_TIM_IRQHandler+0x21c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2241      	movs	r2, #65	@ 0x41
 80036f4:	4252      	negs	r2, r2
 80036f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	228c      	movs	r2, #140	@ 0x8c
 80036fc:	589b      	ldr	r3, [r3, r2]
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	0010      	movs	r0, r2
 8003702:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	2220      	movs	r2, #32
 8003708:	4013      	ands	r3, r2
 800370a:	d00e      	beq.n	800372a <HAL_TIM_IRQHandler+0x242>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2220      	movs	r2, #32
 8003710:	4013      	ands	r3, r2
 8003712:	d00a      	beq.n	800372a <HAL_TIM_IRQHandler+0x242>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2221      	movs	r2, #33	@ 0x21
 800371a:	4252      	negs	r2, r2
 800371c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	22ac      	movs	r2, #172	@ 0xac
 8003722:	589b      	ldr	r3, [r3, r2]
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	0010      	movs	r0, r2
 8003728:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800372a:	46c0      	nop			@ (mov r8, r8)
 800372c:	46bd      	mov	sp, r7
 800372e:	b004      	add	sp, #16
 8003730:	bd80      	pop	{r7, pc}
 8003732:	46c0      	nop			@ (mov r8, r8)
 8003734:	ffffdf7f 	.word	0xffffdf7f
 8003738:	fffffeff 	.word	0xfffffeff

0800373c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b086      	sub	sp, #24
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003748:	2317      	movs	r3, #23
 800374a:	18fb      	adds	r3, r7, r3
 800374c:	2200      	movs	r2, #0
 800374e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	223c      	movs	r2, #60	@ 0x3c
 8003754:	5c9b      	ldrb	r3, [r3, r2]
 8003756:	2b01      	cmp	r3, #1
 8003758:	d101      	bne.n	800375e <HAL_TIM_OC_ConfigChannel+0x22>
 800375a:	2302      	movs	r3, #2
 800375c:	e048      	b.n	80037f0 <HAL_TIM_OC_ConfigChannel+0xb4>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	223c      	movs	r2, #60	@ 0x3c
 8003762:	2101      	movs	r1, #1
 8003764:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2b14      	cmp	r3, #20
 800376a:	d835      	bhi.n	80037d8 <HAL_TIM_OC_ConfigChannel+0x9c>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	009a      	lsls	r2, r3, #2
 8003770:	4b21      	ldr	r3, [pc, #132]	@ (80037f8 <HAL_TIM_OC_ConfigChannel+0xbc>)
 8003772:	18d3      	adds	r3, r2, r3
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68ba      	ldr	r2, [r7, #8]
 800377e:	0011      	movs	r1, r2
 8003780:	0018      	movs	r0, r3
 8003782:	f000 fb15 	bl	8003db0 <TIM_OC1_SetConfig>
      break;
 8003786:	e02c      	b.n	80037e2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68ba      	ldr	r2, [r7, #8]
 800378e:	0011      	movs	r1, r2
 8003790:	0018      	movs	r0, r3
 8003792:	f000 fb8d 	bl	8003eb0 <TIM_OC2_SetConfig>
      break;
 8003796:	e024      	b.n	80037e2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	0011      	movs	r1, r2
 80037a0:	0018      	movs	r0, r3
 80037a2:	f000 fc03 	bl	8003fac <TIM_OC3_SetConfig>
      break;
 80037a6:	e01c      	b.n	80037e2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68ba      	ldr	r2, [r7, #8]
 80037ae:	0011      	movs	r1, r2
 80037b0:	0018      	movs	r0, r3
 80037b2:	f000 fc7d 	bl	80040b0 <TIM_OC4_SetConfig>
      break;
 80037b6:	e014      	b.n	80037e2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68ba      	ldr	r2, [r7, #8]
 80037be:	0011      	movs	r1, r2
 80037c0:	0018      	movs	r0, r3
 80037c2:	f000 fcd9 	bl	8004178 <TIM_OC5_SetConfig>
      break;
 80037c6:	e00c      	b.n	80037e2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68ba      	ldr	r2, [r7, #8]
 80037ce:	0011      	movs	r1, r2
 80037d0:	0018      	movs	r0, r3
 80037d2:	f000 fd2b 	bl	800422c <TIM_OC6_SetConfig>
      break;
 80037d6:	e004      	b.n	80037e2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80037d8:	2317      	movs	r3, #23
 80037da:	18fb      	adds	r3, r7, r3
 80037dc:	2201      	movs	r2, #1
 80037de:	701a      	strb	r2, [r3, #0]
      break;
 80037e0:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	223c      	movs	r2, #60	@ 0x3c
 80037e6:	2100      	movs	r1, #0
 80037e8:	5499      	strb	r1, [r3, r2]

  return status;
 80037ea:	2317      	movs	r3, #23
 80037ec:	18fb      	adds	r3, r7, r3
 80037ee:	781b      	ldrb	r3, [r3, #0]
}
 80037f0:	0018      	movs	r0, r3
 80037f2:	46bd      	mov	sp, r7
 80037f4:	b006      	add	sp, #24
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	080051f4 	.word	0x080051f4

080037fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003808:	2317      	movs	r3, #23
 800380a:	18fb      	adds	r3, r7, r3
 800380c:	2200      	movs	r2, #0
 800380e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	223c      	movs	r2, #60	@ 0x3c
 8003814:	5c9b      	ldrb	r3, [r3, r2]
 8003816:	2b01      	cmp	r3, #1
 8003818:	d101      	bne.n	800381e <HAL_TIM_PWM_ConfigChannel+0x22>
 800381a:	2302      	movs	r3, #2
 800381c:	e0e5      	b.n	80039ea <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	223c      	movs	r2, #60	@ 0x3c
 8003822:	2101      	movs	r1, #1
 8003824:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2b14      	cmp	r3, #20
 800382a:	d900      	bls.n	800382e <HAL_TIM_PWM_ConfigChannel+0x32>
 800382c:	e0d1      	b.n	80039d2 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	009a      	lsls	r2, r3, #2
 8003832:	4b70      	ldr	r3, [pc, #448]	@ (80039f4 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003834:	18d3      	adds	r3, r2, r3
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	68ba      	ldr	r2, [r7, #8]
 8003840:	0011      	movs	r1, r2
 8003842:	0018      	movs	r0, r3
 8003844:	f000 fab4 	bl	8003db0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	699a      	ldr	r2, [r3, #24]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2108      	movs	r1, #8
 8003854:	430a      	orrs	r2, r1
 8003856:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	699a      	ldr	r2, [r3, #24]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2104      	movs	r1, #4
 8003864:	438a      	bics	r2, r1
 8003866:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6999      	ldr	r1, [r3, #24]
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	691a      	ldr	r2, [r3, #16]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	430a      	orrs	r2, r1
 8003878:	619a      	str	r2, [r3, #24]
      break;
 800387a:	e0af      	b.n	80039dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68ba      	ldr	r2, [r7, #8]
 8003882:	0011      	movs	r1, r2
 8003884:	0018      	movs	r0, r3
 8003886:	f000 fb13 	bl	8003eb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	699a      	ldr	r2, [r3, #24]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2180      	movs	r1, #128	@ 0x80
 8003896:	0109      	lsls	r1, r1, #4
 8003898:	430a      	orrs	r2, r1
 800389a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	699a      	ldr	r2, [r3, #24]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4954      	ldr	r1, [pc, #336]	@ (80039f8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80038a8:	400a      	ands	r2, r1
 80038aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	6999      	ldr	r1, [r3, #24]
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	021a      	lsls	r2, r3, #8
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	430a      	orrs	r2, r1
 80038be:	619a      	str	r2, [r3, #24]
      break;
 80038c0:	e08c      	b.n	80039dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68ba      	ldr	r2, [r7, #8]
 80038c8:	0011      	movs	r1, r2
 80038ca:	0018      	movs	r0, r3
 80038cc:	f000 fb6e 	bl	8003fac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	69da      	ldr	r2, [r3, #28]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2108      	movs	r1, #8
 80038dc:	430a      	orrs	r2, r1
 80038de:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	69da      	ldr	r2, [r3, #28]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2104      	movs	r1, #4
 80038ec:	438a      	bics	r2, r1
 80038ee:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	69d9      	ldr	r1, [r3, #28]
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	691a      	ldr	r2, [r3, #16]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	61da      	str	r2, [r3, #28]
      break;
 8003902:	e06b      	b.n	80039dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68ba      	ldr	r2, [r7, #8]
 800390a:	0011      	movs	r1, r2
 800390c:	0018      	movs	r0, r3
 800390e:	f000 fbcf 	bl	80040b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	69da      	ldr	r2, [r3, #28]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2180      	movs	r1, #128	@ 0x80
 800391e:	0109      	lsls	r1, r1, #4
 8003920:	430a      	orrs	r2, r1
 8003922:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	69da      	ldr	r2, [r3, #28]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4932      	ldr	r1, [pc, #200]	@ (80039f8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003930:	400a      	ands	r2, r1
 8003932:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	69d9      	ldr	r1, [r3, #28]
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	021a      	lsls	r2, r3, #8
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	61da      	str	r2, [r3, #28]
      break;
 8003948:	e048      	b.n	80039dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	68ba      	ldr	r2, [r7, #8]
 8003950:	0011      	movs	r1, r2
 8003952:	0018      	movs	r0, r3
 8003954:	f000 fc10 	bl	8004178 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2108      	movs	r1, #8
 8003964:	430a      	orrs	r2, r1
 8003966:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2104      	movs	r1, #4
 8003974:	438a      	bics	r2, r1
 8003976:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	430a      	orrs	r2, r1
 8003988:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800398a:	e027      	b.n	80039dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	0011      	movs	r1, r2
 8003994:	0018      	movs	r0, r3
 8003996:	f000 fc49 	bl	800422c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2180      	movs	r1, #128	@ 0x80
 80039a6:	0109      	lsls	r1, r1, #4
 80039a8:	430a      	orrs	r2, r1
 80039aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4910      	ldr	r1, [pc, #64]	@ (80039f8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80039b8:	400a      	ands	r2, r1
 80039ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	021a      	lsls	r2, r3, #8
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	430a      	orrs	r2, r1
 80039ce:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80039d0:	e004      	b.n	80039dc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80039d2:	2317      	movs	r3, #23
 80039d4:	18fb      	adds	r3, r7, r3
 80039d6:	2201      	movs	r2, #1
 80039d8:	701a      	strb	r2, [r3, #0]
      break;
 80039da:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	223c      	movs	r2, #60	@ 0x3c
 80039e0:	2100      	movs	r1, #0
 80039e2:	5499      	strb	r1, [r3, r2]

  return status;
 80039e4:	2317      	movs	r3, #23
 80039e6:	18fb      	adds	r3, r7, r3
 80039e8:	781b      	ldrb	r3, [r3, #0]
}
 80039ea:	0018      	movs	r0, r3
 80039ec:	46bd      	mov	sp, r7
 80039ee:	b006      	add	sp, #24
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	46c0      	nop			@ (mov r8, r8)
 80039f4:	08005248 	.word	0x08005248
 80039f8:	fffffbff 	.word	0xfffffbff

080039fc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b082      	sub	sp, #8
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003a04:	46c0      	nop			@ (mov r8, r8)
 8003a06:	46bd      	mov	sp, r7
 8003a08:	b002      	add	sp, #8
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8003a14:	46c0      	nop			@ (mov r8, r8)
 8003a16:	46bd      	mov	sp, r7
 8003a18:	b002      	add	sp, #8
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a24:	46c0      	nop			@ (mov r8, r8)
 8003a26:	46bd      	mov	sp, r7
 8003a28:	b002      	add	sp, #8
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a34:	46c0      	nop			@ (mov r8, r8)
 8003a36:	46bd      	mov	sp, r7
 8003a38:	b002      	add	sp, #8
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b082      	sub	sp, #8
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8003a44:	46c0      	nop			@ (mov r8, r8)
 8003a46:	46bd      	mov	sp, r7
 8003a48:	b002      	add	sp, #8
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a54:	46c0      	nop			@ (mov r8, r8)
 8003a56:	46bd      	mov	sp, r7
 8003a58:	b002      	add	sp, #8
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003a64:	46c0      	nop			@ (mov r8, r8)
 8003a66:	46bd      	mov	sp, r7
 8003a68:	b002      	add	sp, #8
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a74:	46c0      	nop			@ (mov r8, r8)
 8003a76:	46bd      	mov	sp, r7
 8003a78:	b002      	add	sp, #8
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8003a84:	46c0      	nop			@ (mov r8, r8)
 8003a86:	46bd      	mov	sp, r7
 8003a88:	b002      	add	sp, #8
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003a94:	46c0      	nop			@ (mov r8, r8)
 8003a96:	46bd      	mov	sp, r7
 8003a98:	b002      	add	sp, #8
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	607a      	str	r2, [r7, #4]
 8003aa6:	230b      	movs	r3, #11
 8003aa8:	18fb      	adds	r3, r7, r3
 8003aaa:	1c0a      	adds	r2, r1, #0
 8003aac:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003aae:	2317      	movs	r3, #23
 8003ab0:	18fb      	adds	r3, r7, r3
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	701a      	strb	r2, [r3, #0]

  if (pCallback == NULL)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d101      	bne.n	8003ac0 <HAL_TIM_RegisterCallback+0x24>
  {
    return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e0ea      	b.n	8003c96 <HAL_TIM_RegisterCallback+0x1fa>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	223d      	movs	r2, #61	@ 0x3d
 8003ac4:	5c9b      	ldrb	r3, [r3, r2]
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d000      	beq.n	8003ace <HAL_TIM_RegisterCallback+0x32>
 8003acc:	e08e      	b.n	8003bec <HAL_TIM_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8003ace:	230b      	movs	r3, #11
 8003ad0:	18fb      	adds	r3, r7, r3
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	2b1b      	cmp	r3, #27
 8003ad6:	d900      	bls.n	8003ada <HAL_TIM_RegisterCallback+0x3e>
 8003ad8:	e083      	b.n	8003be2 <HAL_TIM_RegisterCallback+0x146>
 8003ada:	009a      	lsls	r2, r3, #2
 8003adc:	4b70      	ldr	r3, [pc, #448]	@ (8003ca0 <HAL_TIM_RegisterCallback+0x204>)
 8003ade:	18d3      	adds	r3, r2, r3
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	469f      	mov	pc, r3
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8003aea:	e0d1      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8003af2:	e0cd      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8003afa:	e0c9      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8003b02:	e0c5      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8003b0a:	e0c1      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8003b12:	e0bd      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8003b1a:	e0b9      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8003b22:	e0b5      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8003b2a:	e0b1      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8003b32:	e0ad      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8003b3a:	e0a9      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8003b42:	e0a5      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8003b4a:	e0a1      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2180      	movs	r1, #128	@ 0x80
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	505a      	str	r2, [r3, r1]
        break;
 8003b54:	e09c      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2184      	movs	r1, #132	@ 0x84
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	505a      	str	r2, [r3, r1]
        break;
 8003b5e:	e097      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2188      	movs	r1, #136	@ 0x88
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	505a      	str	r2, [r3, r1]
        break;
 8003b68:	e092      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	218c      	movs	r1, #140	@ 0x8c
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	505a      	str	r2, [r3, r1]
        break;
 8003b72:	e08d      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2190      	movs	r1, #144	@ 0x90
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	505a      	str	r2, [r3, r1]
        break;
 8003b7c:	e088      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2194      	movs	r1, #148	@ 0x94
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	505a      	str	r2, [r3, r1]
        break;
 8003b86:	e083      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2198      	movs	r1, #152	@ 0x98
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	505a      	str	r2, [r3, r1]
        break;
 8003b90:	e07e      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	219c      	movs	r1, #156	@ 0x9c
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	505a      	str	r2, [r3, r1]
        break;
 8003b9a:	e079      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	21a0      	movs	r1, #160	@ 0xa0
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	505a      	str	r2, [r3, r1]
        break;
 8003ba4:	e074      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	21a4      	movs	r1, #164	@ 0xa4
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	505a      	str	r2, [r3, r1]
        break;
 8003bae:	e06f      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	21a8      	movs	r1, #168	@ 0xa8
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	505a      	str	r2, [r3, r1]
        break;
 8003bb8:	e06a      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	21ac      	movs	r1, #172	@ 0xac
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	505a      	str	r2, [r3, r1]
        break;
 8003bc2:	e065      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	21b0      	movs	r1, #176	@ 0xb0
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	505a      	str	r2, [r3, r1]
        break;
 8003bcc:	e060      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	21b4      	movs	r1, #180	@ 0xb4
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	505a      	str	r2, [r3, r1]
        break;
 8003bd6:	e05b      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	21b8      	movs	r1, #184	@ 0xb8
 8003bdc:	687a      	ldr	r2, [r7, #4]
 8003bde:	505a      	str	r2, [r3, r1]
        break;
 8003be0:	e056      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8003be2:	2317      	movs	r3, #23
 8003be4:	18fb      	adds	r3, r7, r3
 8003be6:	2201      	movs	r2, #1
 8003be8:	701a      	strb	r2, [r3, #0]
        break;
 8003bea:	e051      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	223d      	movs	r2, #61	@ 0x3d
 8003bf0:	5c9b      	ldrb	r3, [r3, r2]
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d147      	bne.n	8003c88 <HAL_TIM_RegisterCallback+0x1ec>
  {
    switch (CallbackID)
 8003bf8:	230b      	movs	r3, #11
 8003bfa:	18fb      	adds	r3, r7, r3
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	2b0d      	cmp	r3, #13
 8003c00:	d83d      	bhi.n	8003c7e <HAL_TIM_RegisterCallback+0x1e2>
 8003c02:	009a      	lsls	r2, r3, #2
 8003c04:	4b27      	ldr	r3, [pc, #156]	@ (8003ca4 <HAL_TIM_RegisterCallback+0x208>)
 8003c06:	18d3      	adds	r3, r2, r3
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	469f      	mov	pc, r3
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8003c12:	e03d      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8003c1a:	e039      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8003c22:	e035      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8003c2a:	e031      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8003c32:	e02d      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8003c3a:	e029      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	687a      	ldr	r2, [r7, #4]
 8003c40:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8003c42:	e025      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8003c4a:	e021      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8003c52:	e01d      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8003c5a:	e019      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8003c62:	e015      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8003c6a:	e011      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8003c72:	e00d      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2180      	movs	r1, #128	@ 0x80
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	505a      	str	r2, [r3, r1]
        break;
 8003c7c:	e008      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8003c7e:	2317      	movs	r3, #23
 8003c80:	18fb      	adds	r3, r7, r3
 8003c82:	2201      	movs	r2, #1
 8003c84:	701a      	strb	r2, [r3, #0]
        break;
 8003c86:	e003      	b.n	8003c90 <HAL_TIM_RegisterCallback+0x1f4>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8003c88:	2317      	movs	r3, #23
 8003c8a:	18fb      	adds	r3, r7, r3
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003c90:	2317      	movs	r3, #23
 8003c92:	18fb      	adds	r3, r7, r3
 8003c94:	781b      	ldrb	r3, [r3, #0]
}
 8003c96:	0018      	movs	r0, r3
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	b006      	add	sp, #24
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	46c0      	nop			@ (mov r8, r8)
 8003ca0:	0800529c 	.word	0x0800529c
 8003ca4:	0800530c 	.word	0x0800530c

08003ca8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a37      	ldr	r2, [pc, #220]	@ (8003d98 <TIM_Base_SetConfig+0xf0>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d008      	beq.n	8003cd2 <TIM_Base_SetConfig+0x2a>
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	2380      	movs	r3, #128	@ 0x80
 8003cc4:	05db      	lsls	r3, r3, #23
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d003      	beq.n	8003cd2 <TIM_Base_SetConfig+0x2a>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a33      	ldr	r2, [pc, #204]	@ (8003d9c <TIM_Base_SetConfig+0xf4>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d108      	bne.n	8003ce4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2270      	movs	r2, #112	@ 0x70
 8003cd6:	4393      	bics	r3, r2
 8003cd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	4a2c      	ldr	r2, [pc, #176]	@ (8003d98 <TIM_Base_SetConfig+0xf0>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d014      	beq.n	8003d16 <TIM_Base_SetConfig+0x6e>
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	2380      	movs	r3, #128	@ 0x80
 8003cf0:	05db      	lsls	r3, r3, #23
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d00f      	beq.n	8003d16 <TIM_Base_SetConfig+0x6e>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a28      	ldr	r2, [pc, #160]	@ (8003d9c <TIM_Base_SetConfig+0xf4>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d00b      	beq.n	8003d16 <TIM_Base_SetConfig+0x6e>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a27      	ldr	r2, [pc, #156]	@ (8003da0 <TIM_Base_SetConfig+0xf8>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d007      	beq.n	8003d16 <TIM_Base_SetConfig+0x6e>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4a26      	ldr	r2, [pc, #152]	@ (8003da4 <TIM_Base_SetConfig+0xfc>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d003      	beq.n	8003d16 <TIM_Base_SetConfig+0x6e>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a25      	ldr	r2, [pc, #148]	@ (8003da8 <TIM_Base_SetConfig+0x100>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d108      	bne.n	8003d28 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	4a24      	ldr	r2, [pc, #144]	@ (8003dac <TIM_Base_SetConfig+0x104>)
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	68fa      	ldr	r2, [r7, #12]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2280      	movs	r2, #128	@ 0x80
 8003d2c:	4393      	bics	r3, r2
 8003d2e:	001a      	movs	r2, r3
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	695b      	ldr	r3, [r3, #20]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	68fa      	ldr	r2, [r7, #12]
 8003d3c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	689a      	ldr	r2, [r3, #8]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a11      	ldr	r2, [pc, #68]	@ (8003d98 <TIM_Base_SetConfig+0xf0>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d007      	beq.n	8003d66 <TIM_Base_SetConfig+0xbe>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a12      	ldr	r2, [pc, #72]	@ (8003da4 <TIM_Base_SetConfig+0xfc>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d003      	beq.n	8003d66 <TIM_Base_SetConfig+0xbe>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a11      	ldr	r2, [pc, #68]	@ (8003da8 <TIM_Base_SetConfig+0x100>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d103      	bne.n	8003d6e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	691a      	ldr	r2, [r3, #16]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2201      	movs	r2, #1
 8003d72:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	691b      	ldr	r3, [r3, #16]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d106      	bne.n	8003d8e <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	691b      	ldr	r3, [r3, #16]
 8003d84:	2201      	movs	r2, #1
 8003d86:	4393      	bics	r3, r2
 8003d88:	001a      	movs	r2, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	611a      	str	r2, [r3, #16]
  }
}
 8003d8e:	46c0      	nop			@ (mov r8, r8)
 8003d90:	46bd      	mov	sp, r7
 8003d92:	b004      	add	sp, #16
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	46c0      	nop			@ (mov r8, r8)
 8003d98:	40012c00 	.word	0x40012c00
 8003d9c:	40000400 	.word	0x40000400
 8003da0:	40002000 	.word	0x40002000
 8003da4:	40014400 	.word	0x40014400
 8003da8:	40014800 	.word	0x40014800
 8003dac:	fffffcff 	.word	0xfffffcff

08003db0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b086      	sub	sp, #24
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a1b      	ldr	r3, [r3, #32]
 8003dbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a1b      	ldr	r3, [r3, #32]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	4393      	bics	r3, r2
 8003dc8:	001a      	movs	r2, r3
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	4a2e      	ldr	r2, [pc, #184]	@ (8003e98 <TIM_OC1_SetConfig+0xe8>)
 8003dde:	4013      	ands	r3, r2
 8003de0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2203      	movs	r2, #3
 8003de6:	4393      	bics	r3, r2
 8003de8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	68fa      	ldr	r2, [r7, #12]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	2202      	movs	r2, #2
 8003df8:	4393      	bics	r3, r2
 8003dfa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	697a      	ldr	r2, [r7, #20]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a24      	ldr	r2, [pc, #144]	@ (8003e9c <TIM_OC1_SetConfig+0xec>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d007      	beq.n	8003e1e <TIM_OC1_SetConfig+0x6e>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a23      	ldr	r2, [pc, #140]	@ (8003ea0 <TIM_OC1_SetConfig+0xf0>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d003      	beq.n	8003e1e <TIM_OC1_SetConfig+0x6e>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a22      	ldr	r2, [pc, #136]	@ (8003ea4 <TIM_OC1_SetConfig+0xf4>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d10c      	bne.n	8003e38 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	2208      	movs	r2, #8
 8003e22:	4393      	bics	r3, r2
 8003e24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	2204      	movs	r2, #4
 8003e34:	4393      	bics	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a18      	ldr	r2, [pc, #96]	@ (8003e9c <TIM_OC1_SetConfig+0xec>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d007      	beq.n	8003e50 <TIM_OC1_SetConfig+0xa0>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a17      	ldr	r2, [pc, #92]	@ (8003ea0 <TIM_OC1_SetConfig+0xf0>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d003      	beq.n	8003e50 <TIM_OC1_SetConfig+0xa0>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a16      	ldr	r2, [pc, #88]	@ (8003ea4 <TIM_OC1_SetConfig+0xf4>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d111      	bne.n	8003e74 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	4a15      	ldr	r2, [pc, #84]	@ (8003ea8 <TIM_OC1_SetConfig+0xf8>)
 8003e54:	4013      	ands	r3, r2
 8003e56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	4a14      	ldr	r2, [pc, #80]	@ (8003eac <TIM_OC1_SetConfig+0xfc>)
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	695b      	ldr	r3, [r3, #20]
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	693a      	ldr	r2, [r7, #16]
 8003e70:	4313      	orrs	r3, r2
 8003e72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	693a      	ldr	r2, [r7, #16]
 8003e78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	68fa      	ldr	r2, [r7, #12]
 8003e7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	685a      	ldr	r2, [r3, #4]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	697a      	ldr	r2, [r7, #20]
 8003e8c:	621a      	str	r2, [r3, #32]
}
 8003e8e:	46c0      	nop			@ (mov r8, r8)
 8003e90:	46bd      	mov	sp, r7
 8003e92:	b006      	add	sp, #24
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	46c0      	nop			@ (mov r8, r8)
 8003e98:	fffeff8f 	.word	0xfffeff8f
 8003e9c:	40012c00 	.word	0x40012c00
 8003ea0:	40014400 	.word	0x40014400
 8003ea4:	40014800 	.word	0x40014800
 8003ea8:	fffffeff 	.word	0xfffffeff
 8003eac:	fffffdff 	.word	0xfffffdff

08003eb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a1b      	ldr	r3, [r3, #32]
 8003ec4:	2210      	movs	r2, #16
 8003ec6:	4393      	bics	r3, r2
 8003ec8:	001a      	movs	r2, r3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	699b      	ldr	r3, [r3, #24]
 8003ed8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	4a2c      	ldr	r2, [pc, #176]	@ (8003f90 <TIM_OC2_SetConfig+0xe0>)
 8003ede:	4013      	ands	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	4a2b      	ldr	r2, [pc, #172]	@ (8003f94 <TIM_OC2_SetConfig+0xe4>)
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	021b      	lsls	r3, r3, #8
 8003ef0:	68fa      	ldr	r2, [r7, #12]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	2220      	movs	r2, #32
 8003efa:	4393      	bics	r3, r2
 8003efc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	011b      	lsls	r3, r3, #4
 8003f04:	697a      	ldr	r2, [r7, #20]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a22      	ldr	r2, [pc, #136]	@ (8003f98 <TIM_OC2_SetConfig+0xe8>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d10d      	bne.n	8003f2e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	2280      	movs	r2, #128	@ 0x80
 8003f16:	4393      	bics	r3, r2
 8003f18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	011b      	lsls	r3, r3, #4
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	2240      	movs	r2, #64	@ 0x40
 8003f2a:	4393      	bics	r3, r2
 8003f2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a19      	ldr	r2, [pc, #100]	@ (8003f98 <TIM_OC2_SetConfig+0xe8>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d007      	beq.n	8003f46 <TIM_OC2_SetConfig+0x96>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a18      	ldr	r2, [pc, #96]	@ (8003f9c <TIM_OC2_SetConfig+0xec>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d003      	beq.n	8003f46 <TIM_OC2_SetConfig+0x96>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a17      	ldr	r2, [pc, #92]	@ (8003fa0 <TIM_OC2_SetConfig+0xf0>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d113      	bne.n	8003f6e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	4a16      	ldr	r2, [pc, #88]	@ (8003fa4 <TIM_OC2_SetConfig+0xf4>)
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	4a15      	ldr	r2, [pc, #84]	@ (8003fa8 <TIM_OC2_SetConfig+0xf8>)
 8003f52:	4013      	ands	r3, r2
 8003f54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	693a      	ldr	r2, [r7, #16]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	693a      	ldr	r2, [r7, #16]
 8003f72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	68fa      	ldr	r2, [r7, #12]
 8003f78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	685a      	ldr	r2, [r3, #4]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	697a      	ldr	r2, [r7, #20]
 8003f86:	621a      	str	r2, [r3, #32]
}
 8003f88:	46c0      	nop			@ (mov r8, r8)
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	b006      	add	sp, #24
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	feff8fff 	.word	0xfeff8fff
 8003f94:	fffffcff 	.word	0xfffffcff
 8003f98:	40012c00 	.word	0x40012c00
 8003f9c:	40014400 	.word	0x40014400
 8003fa0:	40014800 	.word	0x40014800
 8003fa4:	fffffbff 	.word	0xfffffbff
 8003fa8:	fffff7ff 	.word	0xfffff7ff

08003fac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b086      	sub	sp, #24
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a1b      	ldr	r3, [r3, #32]
 8003fba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	4a31      	ldr	r2, [pc, #196]	@ (8004088 <TIM_OC3_SetConfig+0xdc>)
 8003fc2:	401a      	ands	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	69db      	ldr	r3, [r3, #28]
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	4a2d      	ldr	r2, [pc, #180]	@ (800408c <TIM_OC3_SetConfig+0xe0>)
 8003fd8:	4013      	ands	r3, r2
 8003fda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2203      	movs	r2, #3
 8003fe0:	4393      	bics	r3, r2
 8003fe2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68fa      	ldr	r2, [r7, #12]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	4a27      	ldr	r2, [pc, #156]	@ (8004090 <TIM_OC3_SetConfig+0xe4>)
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	021b      	lsls	r3, r3, #8
 8003ffc:	697a      	ldr	r2, [r7, #20]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a23      	ldr	r2, [pc, #140]	@ (8004094 <TIM_OC3_SetConfig+0xe8>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d10d      	bne.n	8004026 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	4a22      	ldr	r2, [pc, #136]	@ (8004098 <TIM_OC3_SetConfig+0xec>)
 800400e:	4013      	ands	r3, r2
 8004010:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	021b      	lsls	r3, r3, #8
 8004018:	697a      	ldr	r2, [r7, #20]
 800401a:	4313      	orrs	r3, r2
 800401c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	4a1e      	ldr	r2, [pc, #120]	@ (800409c <TIM_OC3_SetConfig+0xf0>)
 8004022:	4013      	ands	r3, r2
 8004024:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a1a      	ldr	r2, [pc, #104]	@ (8004094 <TIM_OC3_SetConfig+0xe8>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d007      	beq.n	800403e <TIM_OC3_SetConfig+0x92>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a1b      	ldr	r2, [pc, #108]	@ (80040a0 <TIM_OC3_SetConfig+0xf4>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d003      	beq.n	800403e <TIM_OC3_SetConfig+0x92>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a1a      	ldr	r2, [pc, #104]	@ (80040a4 <TIM_OC3_SetConfig+0xf8>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d113      	bne.n	8004066 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	4a19      	ldr	r2, [pc, #100]	@ (80040a8 <TIM_OC3_SetConfig+0xfc>)
 8004042:	4013      	ands	r3, r2
 8004044:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	4a18      	ldr	r2, [pc, #96]	@ (80040ac <TIM_OC3_SetConfig+0x100>)
 800404a:	4013      	ands	r3, r2
 800404c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	4313      	orrs	r3, r2
 8004058:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	4313      	orrs	r3, r2
 8004064:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	693a      	ldr	r2, [r7, #16]
 800406a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68fa      	ldr	r2, [r7, #12]
 8004070:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	685a      	ldr	r2, [r3, #4]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	697a      	ldr	r2, [r7, #20]
 800407e:	621a      	str	r2, [r3, #32]
}
 8004080:	46c0      	nop			@ (mov r8, r8)
 8004082:	46bd      	mov	sp, r7
 8004084:	b006      	add	sp, #24
 8004086:	bd80      	pop	{r7, pc}
 8004088:	fffffeff 	.word	0xfffffeff
 800408c:	fffeff8f 	.word	0xfffeff8f
 8004090:	fffffdff 	.word	0xfffffdff
 8004094:	40012c00 	.word	0x40012c00
 8004098:	fffff7ff 	.word	0xfffff7ff
 800409c:	fffffbff 	.word	0xfffffbff
 80040a0:	40014400 	.word	0x40014400
 80040a4:	40014800 	.word	0x40014800
 80040a8:	ffffefff 	.word	0xffffefff
 80040ac:	ffffdfff 	.word	0xffffdfff

080040b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b086      	sub	sp, #24
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a1b      	ldr	r3, [r3, #32]
 80040c4:	4a24      	ldr	r2, [pc, #144]	@ (8004158 <TIM_OC4_SetConfig+0xa8>)
 80040c6:	401a      	ands	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	69db      	ldr	r3, [r3, #28]
 80040d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	4a20      	ldr	r2, [pc, #128]	@ (800415c <TIM_OC4_SetConfig+0xac>)
 80040dc:	4013      	ands	r3, r2
 80040de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	4a1f      	ldr	r2, [pc, #124]	@ (8004160 <TIM_OC4_SetConfig+0xb0>)
 80040e4:	4013      	ands	r3, r2
 80040e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	021b      	lsls	r3, r3, #8
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	4a1b      	ldr	r2, [pc, #108]	@ (8004164 <TIM_OC4_SetConfig+0xb4>)
 80040f8:	4013      	ands	r3, r2
 80040fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	031b      	lsls	r3, r3, #12
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	4313      	orrs	r3, r2
 8004106:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a17      	ldr	r2, [pc, #92]	@ (8004168 <TIM_OC4_SetConfig+0xb8>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d007      	beq.n	8004120 <TIM_OC4_SetConfig+0x70>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4a16      	ldr	r2, [pc, #88]	@ (800416c <TIM_OC4_SetConfig+0xbc>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d003      	beq.n	8004120 <TIM_OC4_SetConfig+0x70>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4a15      	ldr	r2, [pc, #84]	@ (8004170 <TIM_OC4_SetConfig+0xc0>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d109      	bne.n	8004134 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	4a14      	ldr	r2, [pc, #80]	@ (8004174 <TIM_OC4_SetConfig+0xc4>)
 8004124:	4013      	ands	r3, r2
 8004126:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	019b      	lsls	r3, r3, #6
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	4313      	orrs	r3, r2
 8004132:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	697a      	ldr	r2, [r7, #20]
 8004138:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	685a      	ldr	r2, [r3, #4]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	693a      	ldr	r2, [r7, #16]
 800414c:	621a      	str	r2, [r3, #32]
}
 800414e:	46c0      	nop			@ (mov r8, r8)
 8004150:	46bd      	mov	sp, r7
 8004152:	b006      	add	sp, #24
 8004154:	bd80      	pop	{r7, pc}
 8004156:	46c0      	nop			@ (mov r8, r8)
 8004158:	ffffefff 	.word	0xffffefff
 800415c:	feff8fff 	.word	0xfeff8fff
 8004160:	fffffcff 	.word	0xfffffcff
 8004164:	ffffdfff 	.word	0xffffdfff
 8004168:	40012c00 	.word	0x40012c00
 800416c:	40014400 	.word	0x40014400
 8004170:	40014800 	.word	0x40014800
 8004174:	ffffbfff 	.word	0xffffbfff

08004178 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b086      	sub	sp, #24
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a1b      	ldr	r3, [r3, #32]
 8004186:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a1b      	ldr	r3, [r3, #32]
 800418c:	4a21      	ldr	r2, [pc, #132]	@ (8004214 <TIM_OC5_SetConfig+0x9c>)
 800418e:	401a      	ands	r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800419e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	4a1d      	ldr	r2, [pc, #116]	@ (8004218 <TIM_OC5_SetConfig+0xa0>)
 80041a4:	4013      	ands	r3, r2
 80041a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68fa      	ldr	r2, [r7, #12]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	4a19      	ldr	r2, [pc, #100]	@ (800421c <TIM_OC5_SetConfig+0xa4>)
 80041b6:	4013      	ands	r3, r2
 80041b8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	041b      	lsls	r3, r3, #16
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a15      	ldr	r2, [pc, #84]	@ (8004220 <TIM_OC5_SetConfig+0xa8>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d007      	beq.n	80041de <TIM_OC5_SetConfig+0x66>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a14      	ldr	r2, [pc, #80]	@ (8004224 <TIM_OC5_SetConfig+0xac>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d003      	beq.n	80041de <TIM_OC5_SetConfig+0x66>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a13      	ldr	r2, [pc, #76]	@ (8004228 <TIM_OC5_SetConfig+0xb0>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d109      	bne.n	80041f2 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	4a0c      	ldr	r2, [pc, #48]	@ (8004214 <TIM_OC5_SetConfig+0x9c>)
 80041e2:	4013      	ands	r3, r2
 80041e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	695b      	ldr	r3, [r3, #20]
 80041ea:	021b      	lsls	r3, r3, #8
 80041ec:	697a      	ldr	r2, [r7, #20]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	697a      	ldr	r2, [r7, #20]
 80041f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	68fa      	ldr	r2, [r7, #12]
 80041fc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	621a      	str	r2, [r3, #32]
}
 800420c:	46c0      	nop			@ (mov r8, r8)
 800420e:	46bd      	mov	sp, r7
 8004210:	b006      	add	sp, #24
 8004212:	bd80      	pop	{r7, pc}
 8004214:	fffeffff 	.word	0xfffeffff
 8004218:	fffeff8f 	.word	0xfffeff8f
 800421c:	fffdffff 	.word	0xfffdffff
 8004220:	40012c00 	.word	0x40012c00
 8004224:	40014400 	.word	0x40014400
 8004228:	40014800 	.word	0x40014800

0800422c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b086      	sub	sp, #24
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a1b      	ldr	r3, [r3, #32]
 800423a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a1b      	ldr	r3, [r3, #32]
 8004240:	4a22      	ldr	r2, [pc, #136]	@ (80042cc <TIM_OC6_SetConfig+0xa0>)
 8004242:	401a      	ands	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	4a1e      	ldr	r2, [pc, #120]	@ (80042d0 <TIM_OC6_SetConfig+0xa4>)
 8004258:	4013      	ands	r3, r2
 800425a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	021b      	lsls	r3, r3, #8
 8004262:	68fa      	ldr	r2, [r7, #12]
 8004264:	4313      	orrs	r3, r2
 8004266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	4a1a      	ldr	r2, [pc, #104]	@ (80042d4 <TIM_OC6_SetConfig+0xa8>)
 800426c:	4013      	ands	r3, r2
 800426e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	051b      	lsls	r3, r3, #20
 8004276:	693a      	ldr	r2, [r7, #16]
 8004278:	4313      	orrs	r3, r2
 800427a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a16      	ldr	r2, [pc, #88]	@ (80042d8 <TIM_OC6_SetConfig+0xac>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d007      	beq.n	8004294 <TIM_OC6_SetConfig+0x68>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a15      	ldr	r2, [pc, #84]	@ (80042dc <TIM_OC6_SetConfig+0xb0>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d003      	beq.n	8004294 <TIM_OC6_SetConfig+0x68>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	4a14      	ldr	r2, [pc, #80]	@ (80042e0 <TIM_OC6_SetConfig+0xb4>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d109      	bne.n	80042a8 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	4a13      	ldr	r2, [pc, #76]	@ (80042e4 <TIM_OC6_SetConfig+0xb8>)
 8004298:	4013      	ands	r3, r2
 800429a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	695b      	ldr	r3, [r3, #20]
 80042a0:	029b      	lsls	r3, r3, #10
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	697a      	ldr	r2, [r7, #20]
 80042ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	685a      	ldr	r2, [r3, #4]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	621a      	str	r2, [r3, #32]
}
 80042c2:	46c0      	nop			@ (mov r8, r8)
 80042c4:	46bd      	mov	sp, r7
 80042c6:	b006      	add	sp, #24
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	46c0      	nop			@ (mov r8, r8)
 80042cc:	ffefffff 	.word	0xffefffff
 80042d0:	feff8fff 	.word	0xfeff8fff
 80042d4:	ffdfffff 	.word	0xffdfffff
 80042d8:	40012c00 	.word	0x40012c00
 80042dc:	40014400 	.word	0x40014400
 80042e0:	40014800 	.word	0x40014800
 80042e4:	fffbffff 	.word	0xfffbffff

080042e8 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2184      	movs	r1, #132	@ 0x84
 80042f4:	4a1c      	ldr	r2, [pc, #112]	@ (8004368 <TIM_ResetCallback+0x80>)
 80042f6:	505a      	str	r2, [r3, r1]
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2188      	movs	r1, #136	@ 0x88
 80042fc:	4a1b      	ldr	r2, [pc, #108]	@ (800436c <TIM_ResetCallback+0x84>)
 80042fe:	505a      	str	r2, [r3, r1]
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	218c      	movs	r1, #140	@ 0x8c
 8004304:	4a1a      	ldr	r2, [pc, #104]	@ (8004370 <TIM_ResetCallback+0x88>)
 8004306:	505a      	str	r2, [r3, r1]
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2190      	movs	r1, #144	@ 0x90
 800430c:	4a19      	ldr	r2, [pc, #100]	@ (8004374 <TIM_ResetCallback+0x8c>)
 800430e:	505a      	str	r2, [r3, r1]
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2194      	movs	r1, #148	@ 0x94
 8004314:	4a18      	ldr	r2, [pc, #96]	@ (8004378 <TIM_ResetCallback+0x90>)
 8004316:	505a      	str	r2, [r3, r1]
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2198      	movs	r1, #152	@ 0x98
 800431c:	4a17      	ldr	r2, [pc, #92]	@ (800437c <TIM_ResetCallback+0x94>)
 800431e:	505a      	str	r2, [r3, r1]
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	219c      	movs	r1, #156	@ 0x9c
 8004324:	4a16      	ldr	r2, [pc, #88]	@ (8004380 <TIM_ResetCallback+0x98>)
 8004326:	505a      	str	r2, [r3, r1]
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	21a0      	movs	r1, #160	@ 0xa0
 800432c:	4a15      	ldr	r2, [pc, #84]	@ (8004384 <TIM_ResetCallback+0x9c>)
 800432e:	505a      	str	r2, [r3, r1]
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	21a4      	movs	r1, #164	@ 0xa4
 8004334:	4a14      	ldr	r2, [pc, #80]	@ (8004388 <TIM_ResetCallback+0xa0>)
 8004336:	505a      	str	r2, [r3, r1]
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	21a8      	movs	r1, #168	@ 0xa8
 800433c:	4a13      	ldr	r2, [pc, #76]	@ (800438c <TIM_ResetCallback+0xa4>)
 800433e:	505a      	str	r2, [r3, r1]
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	21ac      	movs	r1, #172	@ 0xac
 8004344:	4a12      	ldr	r2, [pc, #72]	@ (8004390 <TIM_ResetCallback+0xa8>)
 8004346:	505a      	str	r2, [r3, r1]
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	21b0      	movs	r1, #176	@ 0xb0
 800434c:	4a11      	ldr	r2, [pc, #68]	@ (8004394 <TIM_ResetCallback+0xac>)
 800434e:	505a      	str	r2, [r3, r1]
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	21b4      	movs	r1, #180	@ 0xb4
 8004354:	4a10      	ldr	r2, [pc, #64]	@ (8004398 <TIM_ResetCallback+0xb0>)
 8004356:	505a      	str	r2, [r3, r1]
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	21b8      	movs	r1, #184	@ 0xb8
 800435c:	4a0f      	ldr	r2, [pc, #60]	@ (800439c <TIM_ResetCallback+0xb4>)
 800435e:	505a      	str	r2, [r3, r1]
}
 8004360:	46c0      	nop			@ (mov r8, r8)
 8004362:	46bd      	mov	sp, r7
 8004364:	b002      	add	sp, #8
 8004366:	bd80      	pop	{r7, pc}
 8004368:	080039fd 	.word	0x080039fd
 800436c:	08003a0d 	.word	0x08003a0d
 8004370:	08003a6d 	.word	0x08003a6d
 8004374:	08003a7d 	.word	0x08003a7d
 8004378:	08003a2d 	.word	0x08003a2d
 800437c:	08003a3d 	.word	0x08003a3d
 8004380:	08003a1d 	.word	0x08003a1d
 8004384:	08003a4d 	.word	0x08003a4d
 8004388:	08003a5d 	.word	0x08003a5d
 800438c:	08003a8d 	.word	0x08003a8d
 8004390:	080044d9 	.word	0x080044d9
 8004394:	080044e9 	.word	0x080044e9
 8004398:	080044f9 	.word	0x080044f9
 800439c:	08004509 	.word	0x08004509

080043a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80043aa:	2300      	movs	r3, #0
 80043ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	223c      	movs	r2, #60	@ 0x3c
 80043b2:	5c9b      	ldrb	r3, [r3, r2]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d101      	bne.n	80043bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80043b8:	2302      	movs	r3, #2
 80043ba:	e06f      	b.n	800449c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	223c      	movs	r2, #60	@ 0x3c
 80043c0:	2101      	movs	r1, #1
 80043c2:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	22ff      	movs	r2, #255	@ 0xff
 80043c8:	4393      	bics	r3, r2
 80043ca:	001a      	movs	r2, r3
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	4a33      	ldr	r2, [pc, #204]	@ (80044a4 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80043d8:	401a      	ands	r2, r3
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	4313      	orrs	r3, r2
 80043e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	4a30      	ldr	r2, [pc, #192]	@ (80044a8 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80043e6:	401a      	ands	r2, r3
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	4a2e      	ldr	r2, [pc, #184]	@ (80044ac <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80043f4:	401a      	ands	r2, r3
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	4a2b      	ldr	r2, [pc, #172]	@ (80044b0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8004402:	401a      	ands	r2, r3
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	4313      	orrs	r3, r2
 800440a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	4a29      	ldr	r2, [pc, #164]	@ (80044b4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8004410:	401a      	ands	r2, r3
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	4313      	orrs	r3, r2
 8004418:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	4a26      	ldr	r2, [pc, #152]	@ (80044b8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800441e:	401a      	ands	r2, r3
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004424:	4313      	orrs	r3, r2
 8004426:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	4a24      	ldr	r2, [pc, #144]	@ (80044bc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800442c:	401a      	ands	r2, r3
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	041b      	lsls	r3, r3, #16
 8004434:	4313      	orrs	r3, r2
 8004436:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	4a21      	ldr	r2, [pc, #132]	@ (80044c0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800443c:	401a      	ands	r2, r3
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	69db      	ldr	r3, [r3, #28]
 8004442:	4313      	orrs	r3, r2
 8004444:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a1e      	ldr	r2, [pc, #120]	@ (80044c4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d11c      	bne.n	800448a <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	4a1d      	ldr	r2, [pc, #116]	@ (80044c8 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004454:	401a      	ands	r2, r3
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800445a:	051b      	lsls	r3, r3, #20
 800445c:	4313      	orrs	r3, r2
 800445e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	4a1a      	ldr	r2, [pc, #104]	@ (80044cc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8004464:	401a      	ands	r2, r3
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	4313      	orrs	r3, r2
 800446c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	4a17      	ldr	r2, [pc, #92]	@ (80044d0 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8004472:	401a      	ands	r2, r3
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004478:	4313      	orrs	r3, r2
 800447a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	4a15      	ldr	r2, [pc, #84]	@ (80044d4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004480:	401a      	ands	r2, r3
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004486:	4313      	orrs	r3, r2
 8004488:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	223c      	movs	r2, #60	@ 0x3c
 8004496:	2100      	movs	r1, #0
 8004498:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800449a:	2300      	movs	r3, #0
}
 800449c:	0018      	movs	r0, r3
 800449e:	46bd      	mov	sp, r7
 80044a0:	b004      	add	sp, #16
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	fffffcff 	.word	0xfffffcff
 80044a8:	fffffbff 	.word	0xfffffbff
 80044ac:	fffff7ff 	.word	0xfffff7ff
 80044b0:	ffffefff 	.word	0xffffefff
 80044b4:	ffffdfff 	.word	0xffffdfff
 80044b8:	ffffbfff 	.word	0xffffbfff
 80044bc:	fff0ffff 	.word	0xfff0ffff
 80044c0:	efffffff 	.word	0xefffffff
 80044c4:	40012c00 	.word	0x40012c00
 80044c8:	ff0fffff 	.word	0xff0fffff
 80044cc:	feffffff 	.word	0xfeffffff
 80044d0:	fdffffff 	.word	0xfdffffff
 80044d4:	dfffffff 	.word	0xdfffffff

080044d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044e0:	46c0      	nop			@ (mov r8, r8)
 80044e2:	46bd      	mov	sp, r7
 80044e4:	b002      	add	sp, #8
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80044f0:	46c0      	nop			@ (mov r8, r8)
 80044f2:	46bd      	mov	sp, r7
 80044f4:	b002      	add	sp, #8
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004500:	46c0      	nop			@ (mov r8, r8)
 8004502:	46bd      	mov	sp, r7
 8004504:	b002      	add	sp, #8
 8004506:	bd80      	pop	{r7, pc}

08004508 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b082      	sub	sp, #8
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004510:	46c0      	nop			@ (mov r8, r8)
 8004512:	46bd      	mov	sp, r7
 8004514:	b002      	add	sp, #8
 8004516:	bd80      	pop	{r7, pc}

08004518 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d101      	bne.n	800452a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e046      	b.n	80045b8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2288      	movs	r2, #136	@ 0x88
 800452e:	589b      	ldr	r3, [r3, r2]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d107      	bne.n	8004544 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2284      	movs	r2, #132	@ 0x84
 8004538:	2100      	movs	r1, #0
 800453a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	0018      	movs	r0, r3
 8004540:	f7fc fd08 	bl	8000f54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2288      	movs	r2, #136	@ 0x88
 8004548:	2124      	movs	r1, #36	@ 0x24
 800454a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2101      	movs	r1, #1
 8004558:	438a      	bics	r2, r1
 800455a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	0018      	movs	r0, r3
 8004568:	f000 faa4 	bl	8004ab4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	0018      	movs	r0, r3
 8004570:	f000 f828 	bl	80045c4 <UART_SetConfig>
 8004574:	0003      	movs	r3, r0
 8004576:	2b01      	cmp	r3, #1
 8004578:	d101      	bne.n	800457e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e01c      	b.n	80045b8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	685a      	ldr	r2, [r3, #4]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	490d      	ldr	r1, [pc, #52]	@ (80045c0 <HAL_UART_Init+0xa8>)
 800458a:	400a      	ands	r2, r1
 800458c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	689a      	ldr	r2, [r3, #8]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	212a      	movs	r1, #42	@ 0x2a
 800459a:	438a      	bics	r2, r1
 800459c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2101      	movs	r1, #1
 80045aa:	430a      	orrs	r2, r1
 80045ac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	0018      	movs	r0, r3
 80045b2:	f000 fb33 	bl	8004c1c <UART_CheckIdleState>
 80045b6:	0003      	movs	r3, r0
}
 80045b8:	0018      	movs	r0, r3
 80045ba:	46bd      	mov	sp, r7
 80045bc:	b002      	add	sp, #8
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	ffffb7ff 	.word	0xffffb7ff

080045c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045c4:	b5b0      	push	{r4, r5, r7, lr}
 80045c6:	b090      	sub	sp, #64	@ 0x40
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045cc:	231a      	movs	r3, #26
 80045ce:	2220      	movs	r2, #32
 80045d0:	189b      	adds	r3, r3, r2
 80045d2:	19db      	adds	r3, r3, r7
 80045d4:	2200      	movs	r2, #0
 80045d6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045da:	689a      	ldr	r2, [r3, #8]
 80045dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045de:	691b      	ldr	r3, [r3, #16]
 80045e0:	431a      	orrs	r2, r3
 80045e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	431a      	orrs	r2, r3
 80045e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ea:	69db      	ldr	r3, [r3, #28]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4ac4      	ldr	r2, [pc, #784]	@ (8004908 <UART_SetConfig+0x344>)
 80045f8:	4013      	ands	r3, r2
 80045fa:	0019      	movs	r1, r3
 80045fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004602:	430b      	orrs	r3, r1
 8004604:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	4abf      	ldr	r2, [pc, #764]	@ (800490c <UART_SetConfig+0x348>)
 800460e:	4013      	ands	r3, r2
 8004610:	0018      	movs	r0, r3
 8004612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004614:	68d9      	ldr	r1, [r3, #12]
 8004616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	0003      	movs	r3, r0
 800461c:	430b      	orrs	r3, r1
 800461e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4ab9      	ldr	r2, [pc, #740]	@ (8004910 <UART_SetConfig+0x34c>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d004      	beq.n	800463a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004632:	6a1b      	ldr	r3, [r3, #32]
 8004634:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004636:	4313      	orrs	r3, r2
 8004638:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800463a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	4ab4      	ldr	r2, [pc, #720]	@ (8004914 <UART_SetConfig+0x350>)
 8004642:	4013      	ands	r3, r2
 8004644:	0019      	movs	r1, r3
 8004646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800464c:	430b      	orrs	r3, r1
 800464e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004656:	220f      	movs	r2, #15
 8004658:	4393      	bics	r3, r2
 800465a:	0018      	movs	r0, r3
 800465c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	0003      	movs	r3, r0
 8004666:	430b      	orrs	r3, r1
 8004668:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800466a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4aaa      	ldr	r2, [pc, #680]	@ (8004918 <UART_SetConfig+0x354>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d131      	bne.n	80046d8 <UART_SetConfig+0x114>
 8004674:	4ba9      	ldr	r3, [pc, #676]	@ (800491c <UART_SetConfig+0x358>)
 8004676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004678:	2203      	movs	r2, #3
 800467a:	4013      	ands	r3, r2
 800467c:	2b03      	cmp	r3, #3
 800467e:	d01d      	beq.n	80046bc <UART_SetConfig+0xf8>
 8004680:	d823      	bhi.n	80046ca <UART_SetConfig+0x106>
 8004682:	2b02      	cmp	r3, #2
 8004684:	d00c      	beq.n	80046a0 <UART_SetConfig+0xdc>
 8004686:	d820      	bhi.n	80046ca <UART_SetConfig+0x106>
 8004688:	2b00      	cmp	r3, #0
 800468a:	d002      	beq.n	8004692 <UART_SetConfig+0xce>
 800468c:	2b01      	cmp	r3, #1
 800468e:	d00e      	beq.n	80046ae <UART_SetConfig+0xea>
 8004690:	e01b      	b.n	80046ca <UART_SetConfig+0x106>
 8004692:	231b      	movs	r3, #27
 8004694:	2220      	movs	r2, #32
 8004696:	189b      	adds	r3, r3, r2
 8004698:	19db      	adds	r3, r3, r7
 800469a:	2200      	movs	r2, #0
 800469c:	701a      	strb	r2, [r3, #0]
 800469e:	e071      	b.n	8004784 <UART_SetConfig+0x1c0>
 80046a0:	231b      	movs	r3, #27
 80046a2:	2220      	movs	r2, #32
 80046a4:	189b      	adds	r3, r3, r2
 80046a6:	19db      	adds	r3, r3, r7
 80046a8:	2202      	movs	r2, #2
 80046aa:	701a      	strb	r2, [r3, #0]
 80046ac:	e06a      	b.n	8004784 <UART_SetConfig+0x1c0>
 80046ae:	231b      	movs	r3, #27
 80046b0:	2220      	movs	r2, #32
 80046b2:	189b      	adds	r3, r3, r2
 80046b4:	19db      	adds	r3, r3, r7
 80046b6:	2204      	movs	r2, #4
 80046b8:	701a      	strb	r2, [r3, #0]
 80046ba:	e063      	b.n	8004784 <UART_SetConfig+0x1c0>
 80046bc:	231b      	movs	r3, #27
 80046be:	2220      	movs	r2, #32
 80046c0:	189b      	adds	r3, r3, r2
 80046c2:	19db      	adds	r3, r3, r7
 80046c4:	2208      	movs	r2, #8
 80046c6:	701a      	strb	r2, [r3, #0]
 80046c8:	e05c      	b.n	8004784 <UART_SetConfig+0x1c0>
 80046ca:	231b      	movs	r3, #27
 80046cc:	2220      	movs	r2, #32
 80046ce:	189b      	adds	r3, r3, r2
 80046d0:	19db      	adds	r3, r3, r7
 80046d2:	2210      	movs	r2, #16
 80046d4:	701a      	strb	r2, [r3, #0]
 80046d6:	e055      	b.n	8004784 <UART_SetConfig+0x1c0>
 80046d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a90      	ldr	r2, [pc, #576]	@ (8004920 <UART_SetConfig+0x35c>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d106      	bne.n	80046f0 <UART_SetConfig+0x12c>
 80046e2:	231b      	movs	r3, #27
 80046e4:	2220      	movs	r2, #32
 80046e6:	189b      	adds	r3, r3, r2
 80046e8:	19db      	adds	r3, r3, r7
 80046ea:	2200      	movs	r2, #0
 80046ec:	701a      	strb	r2, [r3, #0]
 80046ee:	e049      	b.n	8004784 <UART_SetConfig+0x1c0>
 80046f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a86      	ldr	r2, [pc, #536]	@ (8004910 <UART_SetConfig+0x34c>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d13e      	bne.n	8004778 <UART_SetConfig+0x1b4>
 80046fa:	4b88      	ldr	r3, [pc, #544]	@ (800491c <UART_SetConfig+0x358>)
 80046fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046fe:	23c0      	movs	r3, #192	@ 0xc0
 8004700:	011b      	lsls	r3, r3, #4
 8004702:	4013      	ands	r3, r2
 8004704:	22c0      	movs	r2, #192	@ 0xc0
 8004706:	0112      	lsls	r2, r2, #4
 8004708:	4293      	cmp	r3, r2
 800470a:	d027      	beq.n	800475c <UART_SetConfig+0x198>
 800470c:	22c0      	movs	r2, #192	@ 0xc0
 800470e:	0112      	lsls	r2, r2, #4
 8004710:	4293      	cmp	r3, r2
 8004712:	d82a      	bhi.n	800476a <UART_SetConfig+0x1a6>
 8004714:	2280      	movs	r2, #128	@ 0x80
 8004716:	0112      	lsls	r2, r2, #4
 8004718:	4293      	cmp	r3, r2
 800471a:	d011      	beq.n	8004740 <UART_SetConfig+0x17c>
 800471c:	2280      	movs	r2, #128	@ 0x80
 800471e:	0112      	lsls	r2, r2, #4
 8004720:	4293      	cmp	r3, r2
 8004722:	d822      	bhi.n	800476a <UART_SetConfig+0x1a6>
 8004724:	2b00      	cmp	r3, #0
 8004726:	d004      	beq.n	8004732 <UART_SetConfig+0x16e>
 8004728:	2280      	movs	r2, #128	@ 0x80
 800472a:	00d2      	lsls	r2, r2, #3
 800472c:	4293      	cmp	r3, r2
 800472e:	d00e      	beq.n	800474e <UART_SetConfig+0x18a>
 8004730:	e01b      	b.n	800476a <UART_SetConfig+0x1a6>
 8004732:	231b      	movs	r3, #27
 8004734:	2220      	movs	r2, #32
 8004736:	189b      	adds	r3, r3, r2
 8004738:	19db      	adds	r3, r3, r7
 800473a:	2200      	movs	r2, #0
 800473c:	701a      	strb	r2, [r3, #0]
 800473e:	e021      	b.n	8004784 <UART_SetConfig+0x1c0>
 8004740:	231b      	movs	r3, #27
 8004742:	2220      	movs	r2, #32
 8004744:	189b      	adds	r3, r3, r2
 8004746:	19db      	adds	r3, r3, r7
 8004748:	2202      	movs	r2, #2
 800474a:	701a      	strb	r2, [r3, #0]
 800474c:	e01a      	b.n	8004784 <UART_SetConfig+0x1c0>
 800474e:	231b      	movs	r3, #27
 8004750:	2220      	movs	r2, #32
 8004752:	189b      	adds	r3, r3, r2
 8004754:	19db      	adds	r3, r3, r7
 8004756:	2204      	movs	r2, #4
 8004758:	701a      	strb	r2, [r3, #0]
 800475a:	e013      	b.n	8004784 <UART_SetConfig+0x1c0>
 800475c:	231b      	movs	r3, #27
 800475e:	2220      	movs	r2, #32
 8004760:	189b      	adds	r3, r3, r2
 8004762:	19db      	adds	r3, r3, r7
 8004764:	2208      	movs	r2, #8
 8004766:	701a      	strb	r2, [r3, #0]
 8004768:	e00c      	b.n	8004784 <UART_SetConfig+0x1c0>
 800476a:	231b      	movs	r3, #27
 800476c:	2220      	movs	r2, #32
 800476e:	189b      	adds	r3, r3, r2
 8004770:	19db      	adds	r3, r3, r7
 8004772:	2210      	movs	r2, #16
 8004774:	701a      	strb	r2, [r3, #0]
 8004776:	e005      	b.n	8004784 <UART_SetConfig+0x1c0>
 8004778:	231b      	movs	r3, #27
 800477a:	2220      	movs	r2, #32
 800477c:	189b      	adds	r3, r3, r2
 800477e:	19db      	adds	r3, r3, r7
 8004780:	2210      	movs	r2, #16
 8004782:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a61      	ldr	r2, [pc, #388]	@ (8004910 <UART_SetConfig+0x34c>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d000      	beq.n	8004790 <UART_SetConfig+0x1cc>
 800478e:	e092      	b.n	80048b6 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004790:	231b      	movs	r3, #27
 8004792:	2220      	movs	r2, #32
 8004794:	189b      	adds	r3, r3, r2
 8004796:	19db      	adds	r3, r3, r7
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	2b08      	cmp	r3, #8
 800479c:	d015      	beq.n	80047ca <UART_SetConfig+0x206>
 800479e:	dc18      	bgt.n	80047d2 <UART_SetConfig+0x20e>
 80047a0:	2b04      	cmp	r3, #4
 80047a2:	d00d      	beq.n	80047c0 <UART_SetConfig+0x1fc>
 80047a4:	dc15      	bgt.n	80047d2 <UART_SetConfig+0x20e>
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d002      	beq.n	80047b0 <UART_SetConfig+0x1ec>
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d005      	beq.n	80047ba <UART_SetConfig+0x1f6>
 80047ae:	e010      	b.n	80047d2 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047b0:	f7fe fd42 	bl	8003238 <HAL_RCC_GetPCLK1Freq>
 80047b4:	0003      	movs	r3, r0
 80047b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80047b8:	e014      	b.n	80047e4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047ba:	4b5a      	ldr	r3, [pc, #360]	@ (8004924 <UART_SetConfig+0x360>)
 80047bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80047be:	e011      	b.n	80047e4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047c0:	f7fe fcae 	bl	8003120 <HAL_RCC_GetSysClockFreq>
 80047c4:	0003      	movs	r3, r0
 80047c6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80047c8:	e00c      	b.n	80047e4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047ca:	2380      	movs	r3, #128	@ 0x80
 80047cc:	021b      	lsls	r3, r3, #8
 80047ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80047d0:	e008      	b.n	80047e4 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80047d6:	231a      	movs	r3, #26
 80047d8:	2220      	movs	r2, #32
 80047da:	189b      	adds	r3, r3, r2
 80047dc:	19db      	adds	r3, r3, r7
 80047de:	2201      	movs	r2, #1
 80047e0:	701a      	strb	r2, [r3, #0]
        break;
 80047e2:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80047e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d100      	bne.n	80047ec <UART_SetConfig+0x228>
 80047ea:	e147      	b.n	8004a7c <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80047ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047f0:	4b4d      	ldr	r3, [pc, #308]	@ (8004928 <UART_SetConfig+0x364>)
 80047f2:	0052      	lsls	r2, r2, #1
 80047f4:	5ad3      	ldrh	r3, [r2, r3]
 80047f6:	0019      	movs	r1, r3
 80047f8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80047fa:	f7fb fc83 	bl	8000104 <__udivsi3>
 80047fe:	0003      	movs	r3, r0
 8004800:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	0013      	movs	r3, r2
 8004808:	005b      	lsls	r3, r3, #1
 800480a:	189b      	adds	r3, r3, r2
 800480c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800480e:	429a      	cmp	r2, r3
 8004810:	d305      	bcc.n	800481e <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004818:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800481a:	429a      	cmp	r2, r3
 800481c:	d906      	bls.n	800482c <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 800481e:	231a      	movs	r3, #26
 8004820:	2220      	movs	r2, #32
 8004822:	189b      	adds	r3, r3, r2
 8004824:	19db      	adds	r3, r3, r7
 8004826:	2201      	movs	r2, #1
 8004828:	701a      	strb	r2, [r3, #0]
 800482a:	e127      	b.n	8004a7c <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800482c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800482e:	61bb      	str	r3, [r7, #24]
 8004830:	2300      	movs	r3, #0
 8004832:	61fb      	str	r3, [r7, #28]
 8004834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004836:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004838:	4b3b      	ldr	r3, [pc, #236]	@ (8004928 <UART_SetConfig+0x364>)
 800483a:	0052      	lsls	r2, r2, #1
 800483c:	5ad3      	ldrh	r3, [r2, r3]
 800483e:	613b      	str	r3, [r7, #16]
 8004840:	2300      	movs	r3, #0
 8004842:	617b      	str	r3, [r7, #20]
 8004844:	693a      	ldr	r2, [r7, #16]
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	69b8      	ldr	r0, [r7, #24]
 800484a:	69f9      	ldr	r1, [r7, #28]
 800484c:	f7fb fce6 	bl	800021c <__aeabi_uldivmod>
 8004850:	0002      	movs	r2, r0
 8004852:	000b      	movs	r3, r1
 8004854:	0e11      	lsrs	r1, r2, #24
 8004856:	021d      	lsls	r5, r3, #8
 8004858:	430d      	orrs	r5, r1
 800485a:	0214      	lsls	r4, r2, #8
 800485c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	085b      	lsrs	r3, r3, #1
 8004862:	60bb      	str	r3, [r7, #8]
 8004864:	2300      	movs	r3, #0
 8004866:	60fb      	str	r3, [r7, #12]
 8004868:	68b8      	ldr	r0, [r7, #8]
 800486a:	68f9      	ldr	r1, [r7, #12]
 800486c:	1900      	adds	r0, r0, r4
 800486e:	4169      	adcs	r1, r5
 8004870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	603b      	str	r3, [r7, #0]
 8004876:	2300      	movs	r3, #0
 8004878:	607b      	str	r3, [r7, #4]
 800487a:	683a      	ldr	r2, [r7, #0]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f7fb fccd 	bl	800021c <__aeabi_uldivmod>
 8004882:	0002      	movs	r2, r0
 8004884:	000b      	movs	r3, r1
 8004886:	0013      	movs	r3, r2
 8004888:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800488a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800488c:	23c0      	movs	r3, #192	@ 0xc0
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	429a      	cmp	r2, r3
 8004892:	d309      	bcc.n	80048a8 <UART_SetConfig+0x2e4>
 8004894:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004896:	2380      	movs	r3, #128	@ 0x80
 8004898:	035b      	lsls	r3, r3, #13
 800489a:	429a      	cmp	r2, r3
 800489c:	d204      	bcs.n	80048a8 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 800489e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048a4:	60da      	str	r2, [r3, #12]
 80048a6:	e0e9      	b.n	8004a7c <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 80048a8:	231a      	movs	r3, #26
 80048aa:	2220      	movs	r2, #32
 80048ac:	189b      	adds	r3, r3, r2
 80048ae:	19db      	adds	r3, r3, r7
 80048b0:	2201      	movs	r2, #1
 80048b2:	701a      	strb	r2, [r3, #0]
 80048b4:	e0e2      	b.n	8004a7c <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b8:	69da      	ldr	r2, [r3, #28]
 80048ba:	2380      	movs	r3, #128	@ 0x80
 80048bc:	021b      	lsls	r3, r3, #8
 80048be:	429a      	cmp	r2, r3
 80048c0:	d000      	beq.n	80048c4 <UART_SetConfig+0x300>
 80048c2:	e083      	b.n	80049cc <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80048c4:	231b      	movs	r3, #27
 80048c6:	2220      	movs	r2, #32
 80048c8:	189b      	adds	r3, r3, r2
 80048ca:	19db      	adds	r3, r3, r7
 80048cc:	781b      	ldrb	r3, [r3, #0]
 80048ce:	2b08      	cmp	r3, #8
 80048d0:	d015      	beq.n	80048fe <UART_SetConfig+0x33a>
 80048d2:	dc2b      	bgt.n	800492c <UART_SetConfig+0x368>
 80048d4:	2b04      	cmp	r3, #4
 80048d6:	d00d      	beq.n	80048f4 <UART_SetConfig+0x330>
 80048d8:	dc28      	bgt.n	800492c <UART_SetConfig+0x368>
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d002      	beq.n	80048e4 <UART_SetConfig+0x320>
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d005      	beq.n	80048ee <UART_SetConfig+0x32a>
 80048e2:	e023      	b.n	800492c <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048e4:	f7fe fca8 	bl	8003238 <HAL_RCC_GetPCLK1Freq>
 80048e8:	0003      	movs	r3, r0
 80048ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048ec:	e027      	b.n	800493e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004924 <UART_SetConfig+0x360>)
 80048f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048f2:	e024      	b.n	800493e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048f4:	f7fe fc14 	bl	8003120 <HAL_RCC_GetSysClockFreq>
 80048f8:	0003      	movs	r3, r0
 80048fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048fc:	e01f      	b.n	800493e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048fe:	2380      	movs	r3, #128	@ 0x80
 8004900:	021b      	lsls	r3, r3, #8
 8004902:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004904:	e01b      	b.n	800493e <UART_SetConfig+0x37a>
 8004906:	46c0      	nop			@ (mov r8, r8)
 8004908:	cfff69f3 	.word	0xcfff69f3
 800490c:	ffffcfff 	.word	0xffffcfff
 8004910:	40008000 	.word	0x40008000
 8004914:	11fff4ff 	.word	0x11fff4ff
 8004918:	40013800 	.word	0x40013800
 800491c:	40021000 	.word	0x40021000
 8004920:	40004400 	.word	0x40004400
 8004924:	00f42400 	.word	0x00f42400
 8004928:	08005344 	.word	0x08005344
      default:
        pclk = 0U;
 800492c:	2300      	movs	r3, #0
 800492e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004930:	231a      	movs	r3, #26
 8004932:	2220      	movs	r2, #32
 8004934:	189b      	adds	r3, r3, r2
 8004936:	19db      	adds	r3, r3, r7
 8004938:	2201      	movs	r2, #1
 800493a:	701a      	strb	r2, [r3, #0]
        break;
 800493c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800493e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004940:	2b00      	cmp	r3, #0
 8004942:	d100      	bne.n	8004946 <UART_SetConfig+0x382>
 8004944:	e09a      	b.n	8004a7c <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004948:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800494a:	4b58      	ldr	r3, [pc, #352]	@ (8004aac <UART_SetConfig+0x4e8>)
 800494c:	0052      	lsls	r2, r2, #1
 800494e:	5ad3      	ldrh	r3, [r2, r3]
 8004950:	0019      	movs	r1, r3
 8004952:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004954:	f7fb fbd6 	bl	8000104 <__udivsi3>
 8004958:	0003      	movs	r3, r0
 800495a:	005a      	lsls	r2, r3, #1
 800495c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	085b      	lsrs	r3, r3, #1
 8004962:	18d2      	adds	r2, r2, r3
 8004964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	0019      	movs	r1, r3
 800496a:	0010      	movs	r0, r2
 800496c:	f7fb fbca 	bl	8000104 <__udivsi3>
 8004970:	0003      	movs	r3, r0
 8004972:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004976:	2b0f      	cmp	r3, #15
 8004978:	d921      	bls.n	80049be <UART_SetConfig+0x3fa>
 800497a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800497c:	2380      	movs	r3, #128	@ 0x80
 800497e:	025b      	lsls	r3, r3, #9
 8004980:	429a      	cmp	r2, r3
 8004982:	d21c      	bcs.n	80049be <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004986:	b29a      	uxth	r2, r3
 8004988:	200e      	movs	r0, #14
 800498a:	2420      	movs	r4, #32
 800498c:	1903      	adds	r3, r0, r4
 800498e:	19db      	adds	r3, r3, r7
 8004990:	210f      	movs	r1, #15
 8004992:	438a      	bics	r2, r1
 8004994:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004998:	085b      	lsrs	r3, r3, #1
 800499a:	b29b      	uxth	r3, r3
 800499c:	2207      	movs	r2, #7
 800499e:	4013      	ands	r3, r2
 80049a0:	b299      	uxth	r1, r3
 80049a2:	1903      	adds	r3, r0, r4
 80049a4:	19db      	adds	r3, r3, r7
 80049a6:	1902      	adds	r2, r0, r4
 80049a8:	19d2      	adds	r2, r2, r7
 80049aa:	8812      	ldrh	r2, [r2, #0]
 80049ac:	430a      	orrs	r2, r1
 80049ae:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80049b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	1902      	adds	r2, r0, r4
 80049b6:	19d2      	adds	r2, r2, r7
 80049b8:	8812      	ldrh	r2, [r2, #0]
 80049ba:	60da      	str	r2, [r3, #12]
 80049bc:	e05e      	b.n	8004a7c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 80049be:	231a      	movs	r3, #26
 80049c0:	2220      	movs	r2, #32
 80049c2:	189b      	adds	r3, r3, r2
 80049c4:	19db      	adds	r3, r3, r7
 80049c6:	2201      	movs	r2, #1
 80049c8:	701a      	strb	r2, [r3, #0]
 80049ca:	e057      	b.n	8004a7c <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80049cc:	231b      	movs	r3, #27
 80049ce:	2220      	movs	r2, #32
 80049d0:	189b      	adds	r3, r3, r2
 80049d2:	19db      	adds	r3, r3, r7
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	2b08      	cmp	r3, #8
 80049d8:	d015      	beq.n	8004a06 <UART_SetConfig+0x442>
 80049da:	dc18      	bgt.n	8004a0e <UART_SetConfig+0x44a>
 80049dc:	2b04      	cmp	r3, #4
 80049de:	d00d      	beq.n	80049fc <UART_SetConfig+0x438>
 80049e0:	dc15      	bgt.n	8004a0e <UART_SetConfig+0x44a>
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d002      	beq.n	80049ec <UART_SetConfig+0x428>
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d005      	beq.n	80049f6 <UART_SetConfig+0x432>
 80049ea:	e010      	b.n	8004a0e <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049ec:	f7fe fc24 	bl	8003238 <HAL_RCC_GetPCLK1Freq>
 80049f0:	0003      	movs	r3, r0
 80049f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80049f4:	e014      	b.n	8004a20 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049f6:	4b2e      	ldr	r3, [pc, #184]	@ (8004ab0 <UART_SetConfig+0x4ec>)
 80049f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80049fa:	e011      	b.n	8004a20 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049fc:	f7fe fb90 	bl	8003120 <HAL_RCC_GetSysClockFreq>
 8004a00:	0003      	movs	r3, r0
 8004a02:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a04:	e00c      	b.n	8004a20 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a06:	2380      	movs	r3, #128	@ 0x80
 8004a08:	021b      	lsls	r3, r3, #8
 8004a0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a0c:	e008      	b.n	8004a20 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004a12:	231a      	movs	r3, #26
 8004a14:	2220      	movs	r2, #32
 8004a16:	189b      	adds	r3, r3, r2
 8004a18:	19db      	adds	r3, r3, r7
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	701a      	strb	r2, [r3, #0]
        break;
 8004a1e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d02a      	beq.n	8004a7c <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a2a:	4b20      	ldr	r3, [pc, #128]	@ (8004aac <UART_SetConfig+0x4e8>)
 8004a2c:	0052      	lsls	r2, r2, #1
 8004a2e:	5ad3      	ldrh	r3, [r2, r3]
 8004a30:	0019      	movs	r1, r3
 8004a32:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004a34:	f7fb fb66 	bl	8000104 <__udivsi3>
 8004a38:	0003      	movs	r3, r0
 8004a3a:	001a      	movs	r2, r3
 8004a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	085b      	lsrs	r3, r3, #1
 8004a42:	18d2      	adds	r2, r2, r3
 8004a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	0019      	movs	r1, r3
 8004a4a:	0010      	movs	r0, r2
 8004a4c:	f7fb fb5a 	bl	8000104 <__udivsi3>
 8004a50:	0003      	movs	r3, r0
 8004a52:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a56:	2b0f      	cmp	r3, #15
 8004a58:	d90a      	bls.n	8004a70 <UART_SetConfig+0x4ac>
 8004a5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a5c:	2380      	movs	r3, #128	@ 0x80
 8004a5e:	025b      	lsls	r3, r3, #9
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d205      	bcs.n	8004a70 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a66:	b29a      	uxth	r2, r3
 8004a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	60da      	str	r2, [r3, #12]
 8004a6e:	e005      	b.n	8004a7c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004a70:	231a      	movs	r3, #26
 8004a72:	2220      	movs	r2, #32
 8004a74:	189b      	adds	r3, r3, r2
 8004a76:	19db      	adds	r3, r3, r7
 8004a78:	2201      	movs	r2, #1
 8004a7a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a7e:	226a      	movs	r2, #106	@ 0x6a
 8004a80:	2101      	movs	r1, #1
 8004a82:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a86:	2268      	movs	r2, #104	@ 0x68
 8004a88:	2101      	movs	r1, #1
 8004a8a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8e:	2200      	movs	r2, #0
 8004a90:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a94:	2200      	movs	r2, #0
 8004a96:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004a98:	231a      	movs	r3, #26
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	189b      	adds	r3, r3, r2
 8004a9e:	19db      	adds	r3, r3, r7
 8004aa0:	781b      	ldrb	r3, [r3, #0]
}
 8004aa2:	0018      	movs	r0, r3
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	b010      	add	sp, #64	@ 0x40
 8004aa8:	bdb0      	pop	{r4, r5, r7, pc}
 8004aaa:	46c0      	nop			@ (mov r8, r8)
 8004aac:	08005344 	.word	0x08005344
 8004ab0:	00f42400 	.word	0x00f42400

08004ab4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac0:	2208      	movs	r2, #8
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	d00b      	beq.n	8004ade <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	4a4a      	ldr	r2, [pc, #296]	@ (8004bf8 <UART_AdvFeatureConfig+0x144>)
 8004ace:	4013      	ands	r3, r2
 8004ad0:	0019      	movs	r1, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	430a      	orrs	r2, r1
 8004adc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	d00b      	beq.n	8004b00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	4a43      	ldr	r2, [pc, #268]	@ (8004bfc <UART_AdvFeatureConfig+0x148>)
 8004af0:	4013      	ands	r3, r2
 8004af2:	0019      	movs	r1, r3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	430a      	orrs	r2, r1
 8004afe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b04:	2202      	movs	r2, #2
 8004b06:	4013      	ands	r3, r2
 8004b08:	d00b      	beq.n	8004b22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	4a3b      	ldr	r2, [pc, #236]	@ (8004c00 <UART_AdvFeatureConfig+0x14c>)
 8004b12:	4013      	ands	r3, r2
 8004b14:	0019      	movs	r1, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	430a      	orrs	r2, r1
 8004b20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b26:	2204      	movs	r2, #4
 8004b28:	4013      	ands	r3, r2
 8004b2a:	d00b      	beq.n	8004b44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	4a34      	ldr	r2, [pc, #208]	@ (8004c04 <UART_AdvFeatureConfig+0x150>)
 8004b34:	4013      	ands	r3, r2
 8004b36:	0019      	movs	r1, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	430a      	orrs	r2, r1
 8004b42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b48:	2210      	movs	r2, #16
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	d00b      	beq.n	8004b66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	4a2c      	ldr	r2, [pc, #176]	@ (8004c08 <UART_AdvFeatureConfig+0x154>)
 8004b56:	4013      	ands	r3, r2
 8004b58:	0019      	movs	r1, r3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	430a      	orrs	r2, r1
 8004b64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b6a:	2220      	movs	r2, #32
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	d00b      	beq.n	8004b88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	4a25      	ldr	r2, [pc, #148]	@ (8004c0c <UART_AdvFeatureConfig+0x158>)
 8004b78:	4013      	ands	r3, r2
 8004b7a:	0019      	movs	r1, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	430a      	orrs	r2, r1
 8004b86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b8c:	2240      	movs	r2, #64	@ 0x40
 8004b8e:	4013      	ands	r3, r2
 8004b90:	d01d      	beq.n	8004bce <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	4a1d      	ldr	r2, [pc, #116]	@ (8004c10 <UART_AdvFeatureConfig+0x15c>)
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	0019      	movs	r1, r3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	430a      	orrs	r2, r1
 8004ba8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bae:	2380      	movs	r3, #128	@ 0x80
 8004bb0:	035b      	lsls	r3, r3, #13
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d10b      	bne.n	8004bce <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	4a15      	ldr	r2, [pc, #84]	@ (8004c14 <UART_AdvFeatureConfig+0x160>)
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	0019      	movs	r1, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	430a      	orrs	r2, r1
 8004bcc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd2:	2280      	movs	r2, #128	@ 0x80
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	d00b      	beq.n	8004bf0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	4a0e      	ldr	r2, [pc, #56]	@ (8004c18 <UART_AdvFeatureConfig+0x164>)
 8004be0:	4013      	ands	r3, r2
 8004be2:	0019      	movs	r1, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	430a      	orrs	r2, r1
 8004bee:	605a      	str	r2, [r3, #4]
  }
}
 8004bf0:	46c0      	nop			@ (mov r8, r8)
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	b002      	add	sp, #8
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	ffff7fff 	.word	0xffff7fff
 8004bfc:	fffdffff 	.word	0xfffdffff
 8004c00:	fffeffff 	.word	0xfffeffff
 8004c04:	fffbffff 	.word	0xfffbffff
 8004c08:	ffffefff 	.word	0xffffefff
 8004c0c:	ffffdfff 	.word	0xffffdfff
 8004c10:	ffefffff 	.word	0xffefffff
 8004c14:	ff9fffff 	.word	0xff9fffff
 8004c18:	fff7ffff 	.word	0xfff7ffff

08004c1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b092      	sub	sp, #72	@ 0x48
 8004c20:	af02      	add	r7, sp, #8
 8004c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2290      	movs	r2, #144	@ 0x90
 8004c28:	2100      	movs	r1, #0
 8004c2a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c2c:	f7fc facc 	bl	80011c8 <HAL_GetTick>
 8004c30:	0003      	movs	r3, r0
 8004c32:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2208      	movs	r2, #8
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	2b08      	cmp	r3, #8
 8004c40:	d12d      	bne.n	8004c9e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c44:	2280      	movs	r2, #128	@ 0x80
 8004c46:	0391      	lsls	r1, r2, #14
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	4a47      	ldr	r2, [pc, #284]	@ (8004d68 <UART_CheckIdleState+0x14c>)
 8004c4c:	9200      	str	r2, [sp, #0]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f000 f88e 	bl	8004d70 <UART_WaitOnFlagUntilTimeout>
 8004c54:	1e03      	subs	r3, r0, #0
 8004c56:	d022      	beq.n	8004c9e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c58:	f3ef 8310 	mrs	r3, PRIMASK
 8004c5c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004c60:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c62:	2301      	movs	r3, #1
 8004c64:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c68:	f383 8810 	msr	PRIMASK, r3
}
 8004c6c:	46c0      	nop			@ (mov r8, r8)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	2180      	movs	r1, #128	@ 0x80
 8004c7a:	438a      	bics	r2, r1
 8004c7c:	601a      	str	r2, [r3, #0]
 8004c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c84:	f383 8810 	msr	PRIMASK, r3
}
 8004c88:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2288      	movs	r2, #136	@ 0x88
 8004c8e:	2120      	movs	r1, #32
 8004c90:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2284      	movs	r2, #132	@ 0x84
 8004c96:	2100      	movs	r1, #0
 8004c98:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e060      	b.n	8004d60 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2204      	movs	r2, #4
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	2b04      	cmp	r3, #4
 8004caa:	d146      	bne.n	8004d3a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cae:	2280      	movs	r2, #128	@ 0x80
 8004cb0:	03d1      	lsls	r1, r2, #15
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	4a2c      	ldr	r2, [pc, #176]	@ (8004d68 <UART_CheckIdleState+0x14c>)
 8004cb6:	9200      	str	r2, [sp, #0]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f000 f859 	bl	8004d70 <UART_WaitOnFlagUntilTimeout>
 8004cbe:	1e03      	subs	r3, r0, #0
 8004cc0:	d03b      	beq.n	8004d3a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cc2:	f3ef 8310 	mrs	r3, PRIMASK
 8004cc6:	60fb      	str	r3, [r7, #12]
  return(result);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004cca:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ccc:	2301      	movs	r3, #1
 8004cce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	f383 8810 	msr	PRIMASK, r3
}
 8004cd6:	46c0      	nop			@ (mov r8, r8)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4922      	ldr	r1, [pc, #136]	@ (8004d6c <UART_CheckIdleState+0x150>)
 8004ce4:	400a      	ands	r2, r1
 8004ce6:	601a      	str	r2, [r3, #0]
 8004ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f383 8810 	msr	PRIMASK, r3
}
 8004cf2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cf4:	f3ef 8310 	mrs	r3, PRIMASK
 8004cf8:	61bb      	str	r3, [r7, #24]
  return(result);
 8004cfa:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cfc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cfe:	2301      	movs	r3, #1
 8004d00:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	f383 8810 	msr	PRIMASK, r3
}
 8004d08:	46c0      	nop			@ (mov r8, r8)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	689a      	ldr	r2, [r3, #8]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2101      	movs	r1, #1
 8004d16:	438a      	bics	r2, r1
 8004d18:	609a      	str	r2, [r3, #8]
 8004d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d1c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d1e:	6a3b      	ldr	r3, [r7, #32]
 8004d20:	f383 8810 	msr	PRIMASK, r3
}
 8004d24:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	228c      	movs	r2, #140	@ 0x8c
 8004d2a:	2120      	movs	r1, #32
 8004d2c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2284      	movs	r2, #132	@ 0x84
 8004d32:	2100      	movs	r1, #0
 8004d34:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e012      	b.n	8004d60 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2288      	movs	r2, #136	@ 0x88
 8004d3e:	2120      	movs	r1, #32
 8004d40:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	228c      	movs	r2, #140	@ 0x8c
 8004d46:	2120      	movs	r1, #32
 8004d48:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2284      	movs	r2, #132	@ 0x84
 8004d5a:	2100      	movs	r1, #0
 8004d5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	0018      	movs	r0, r3
 8004d62:	46bd      	mov	sp, r7
 8004d64:	b010      	add	sp, #64	@ 0x40
 8004d66:	bd80      	pop	{r7, pc}
 8004d68:	01ffffff 	.word	0x01ffffff
 8004d6c:	fffffedf 	.word	0xfffffedf

08004d70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	603b      	str	r3, [r7, #0]
 8004d7c:	1dfb      	adds	r3, r7, #7
 8004d7e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d80:	e051      	b.n	8004e26 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	3301      	adds	r3, #1
 8004d86:	d04e      	beq.n	8004e26 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d88:	f7fc fa1e 	bl	80011c8 <HAL_GetTick>
 8004d8c:	0002      	movs	r2, r0
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	69ba      	ldr	r2, [r7, #24]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d302      	bcc.n	8004d9e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d101      	bne.n	8004da2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e051      	b.n	8004e46 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2204      	movs	r2, #4
 8004daa:	4013      	ands	r3, r2
 8004dac:	d03b      	beq.n	8004e26 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	2b80      	cmp	r3, #128	@ 0x80
 8004db2:	d038      	beq.n	8004e26 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	2b40      	cmp	r3, #64	@ 0x40
 8004db8:	d035      	beq.n	8004e26 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	69db      	ldr	r3, [r3, #28]
 8004dc0:	2208      	movs	r2, #8
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	2b08      	cmp	r3, #8
 8004dc6:	d111      	bne.n	8004dec <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2208      	movs	r2, #8
 8004dce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	0018      	movs	r0, r3
 8004dd4:	f000 f83c 	bl	8004e50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2290      	movs	r2, #144	@ 0x90
 8004ddc:	2108      	movs	r1, #8
 8004dde:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2284      	movs	r2, #132	@ 0x84
 8004de4:	2100      	movs	r1, #0
 8004de6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e02c      	b.n	8004e46 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	69da      	ldr	r2, [r3, #28]
 8004df2:	2380      	movs	r3, #128	@ 0x80
 8004df4:	011b      	lsls	r3, r3, #4
 8004df6:	401a      	ands	r2, r3
 8004df8:	2380      	movs	r3, #128	@ 0x80
 8004dfa:	011b      	lsls	r3, r3, #4
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d112      	bne.n	8004e26 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2280      	movs	r2, #128	@ 0x80
 8004e06:	0112      	lsls	r2, r2, #4
 8004e08:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	0018      	movs	r0, r3
 8004e0e:	f000 f81f 	bl	8004e50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2290      	movs	r2, #144	@ 0x90
 8004e16:	2120      	movs	r1, #32
 8004e18:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2284      	movs	r2, #132	@ 0x84
 8004e1e:	2100      	movs	r1, #0
 8004e20:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e00f      	b.n	8004e46 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	69db      	ldr	r3, [r3, #28]
 8004e2c:	68ba      	ldr	r2, [r7, #8]
 8004e2e:	4013      	ands	r3, r2
 8004e30:	68ba      	ldr	r2, [r7, #8]
 8004e32:	1ad3      	subs	r3, r2, r3
 8004e34:	425a      	negs	r2, r3
 8004e36:	4153      	adcs	r3, r2
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	001a      	movs	r2, r3
 8004e3c:	1dfb      	adds	r3, r7, #7
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d09e      	beq.n	8004d82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e44:	2300      	movs	r3, #0
}
 8004e46:	0018      	movs	r0, r3
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	b004      	add	sp, #16
 8004e4c:	bd80      	pop	{r7, pc}
	...

08004e50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b08e      	sub	sp, #56	@ 0x38
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e58:	f3ef 8310 	mrs	r3, PRIMASK
 8004e5c:	617b      	str	r3, [r7, #20]
  return(result);
 8004e5e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004e60:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e62:	2301      	movs	r3, #1
 8004e64:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	f383 8810 	msr	PRIMASK, r3
}
 8004e6c:	46c0      	nop			@ (mov r8, r8)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4926      	ldr	r1, [pc, #152]	@ (8004f14 <UART_EndRxTransfer+0xc4>)
 8004e7a:	400a      	ands	r2, r1
 8004e7c:	601a      	str	r2, [r3, #0]
 8004e7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e80:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	f383 8810 	msr	PRIMASK, r3
}
 8004e88:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e8a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e8e:	623b      	str	r3, [r7, #32]
  return(result);
 8004e90:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e92:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e94:	2301      	movs	r3, #1
 8004e96:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9a:	f383 8810 	msr	PRIMASK, r3
}
 8004e9e:	46c0      	nop			@ (mov r8, r8)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	689a      	ldr	r2, [r3, #8]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	491b      	ldr	r1, [pc, #108]	@ (8004f18 <UART_EndRxTransfer+0xc8>)
 8004eac:	400a      	ands	r2, r1
 8004eae:	609a      	str	r2, [r3, #8]
 8004eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eb6:	f383 8810 	msr	PRIMASK, r3
}
 8004eba:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ec0:	2b01      	cmp	r3, #1
 8004ec2:	d118      	bne.n	8004ef6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ec4:	f3ef 8310 	mrs	r3, PRIMASK
 8004ec8:	60bb      	str	r3, [r7, #8]
  return(result);
 8004eca:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ece:	2301      	movs	r3, #1
 8004ed0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f383 8810 	msr	PRIMASK, r3
}
 8004ed8:	46c0      	nop			@ (mov r8, r8)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2110      	movs	r1, #16
 8004ee6:	438a      	bics	r2, r1
 8004ee8:	601a      	str	r2, [r3, #0]
 8004eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004eec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	f383 8810 	msr	PRIMASK, r3
}
 8004ef4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	228c      	movs	r2, #140	@ 0x8c
 8004efa:	2120      	movs	r1, #32
 8004efc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004f0a:	46c0      	nop			@ (mov r8, r8)
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	b00e      	add	sp, #56	@ 0x38
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	46c0      	nop			@ (mov r8, r8)
 8004f14:	fffffedf 	.word	0xfffffedf
 8004f18:	effffffe 	.word	0xeffffffe

08004f1c <memset>:
 8004f1c:	0003      	movs	r3, r0
 8004f1e:	1882      	adds	r2, r0, r2
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d100      	bne.n	8004f26 <memset+0xa>
 8004f24:	4770      	bx	lr
 8004f26:	7019      	strb	r1, [r3, #0]
 8004f28:	3301      	adds	r3, #1
 8004f2a:	e7f9      	b.n	8004f20 <memset+0x4>

08004f2c <__libc_init_array>:
 8004f2c:	b570      	push	{r4, r5, r6, lr}
 8004f2e:	2600      	movs	r6, #0
 8004f30:	4c0c      	ldr	r4, [pc, #48]	@ (8004f64 <__libc_init_array+0x38>)
 8004f32:	4d0d      	ldr	r5, [pc, #52]	@ (8004f68 <__libc_init_array+0x3c>)
 8004f34:	1b64      	subs	r4, r4, r5
 8004f36:	10a4      	asrs	r4, r4, #2
 8004f38:	42a6      	cmp	r6, r4
 8004f3a:	d109      	bne.n	8004f50 <__libc_init_array+0x24>
 8004f3c:	2600      	movs	r6, #0
 8004f3e:	f000 f819 	bl	8004f74 <_init>
 8004f42:	4c0a      	ldr	r4, [pc, #40]	@ (8004f6c <__libc_init_array+0x40>)
 8004f44:	4d0a      	ldr	r5, [pc, #40]	@ (8004f70 <__libc_init_array+0x44>)
 8004f46:	1b64      	subs	r4, r4, r5
 8004f48:	10a4      	asrs	r4, r4, #2
 8004f4a:	42a6      	cmp	r6, r4
 8004f4c:	d105      	bne.n	8004f5a <__libc_init_array+0x2e>
 8004f4e:	bd70      	pop	{r4, r5, r6, pc}
 8004f50:	00b3      	lsls	r3, r6, #2
 8004f52:	58eb      	ldr	r3, [r5, r3]
 8004f54:	4798      	blx	r3
 8004f56:	3601      	adds	r6, #1
 8004f58:	e7ee      	b.n	8004f38 <__libc_init_array+0xc>
 8004f5a:	00b3      	lsls	r3, r6, #2
 8004f5c:	58eb      	ldr	r3, [r5, r3]
 8004f5e:	4798      	blx	r3
 8004f60:	3601      	adds	r6, #1
 8004f62:	e7f2      	b.n	8004f4a <__libc_init_array+0x1e>
 8004f64:	08005364 	.word	0x08005364
 8004f68:	08005364 	.word	0x08005364
 8004f6c:	08005368 	.word	0x08005368
 8004f70:	08005364 	.word	0x08005364

08004f74 <_init>:
 8004f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f76:	46c0      	nop			@ (mov r8, r8)
 8004f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f7a:	bc08      	pop	{r3}
 8004f7c:	469e      	mov	lr, r3
 8004f7e:	4770      	bx	lr

08004f80 <_fini>:
 8004f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f82:	46c0      	nop			@ (mov r8, r8)
 8004f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f86:	bc08      	pop	{r3}
 8004f88:	469e      	mov	lr, r3
 8004f8a:	4770      	bx	lr
