#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov  9 17:35:38 2022
# Process ID: 26398
# Current directory: /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1
# Command line: vivado -log SoC_wrapper.vds -stack 10000 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SoC_wrapper.tcl
# Log file: /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1/SoC_wrapper.vds
# Journal file: /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source SoC_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hoailuan/Research/2023/proj-lane_detection_alveo/ip_repo/QuantLaneNet_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top SoC_wrapper -part xcu280-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26487
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/cc3e/hdl/xdma_v4_1_vl_rfs.sv:44731]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/cc3e/hdl/xdma_v4_1_vl_rfs.sv:44732]
WARNING: [Synth 8-1958] event expressions must result in a singular type [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/hdl/QuantLaneNet_v1_0_S00_AXI.v:540]
WARNING: [Synth 8-2306] macro XPREG redefined [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_pipe.v:65]
WARNING: [Synth 8-2306] macro XSRREG_SYNC redefined [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_pipe.v:78]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 5519.355 ; gain = 245.297 ; free physical = 153057 ; free virtual = 245946
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SoC_wrapper' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/hdl/SoC_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'SoC' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v:13]
INFO: [Synth 8-6157] synthesizing module 'SoC_QuantLaneNet_0_0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_QuantLaneNet_0_0/synth/SoC_QuantLaneNet_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'QuantLaneNet_v1_0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/hdl/QuantLaneNet_v1_0.v:4]
	Parameter C_S00_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'QuantLaneNet_v1_0_S00_AXI' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/hdl/QuantLaneNet_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter ADDR_LSB bound to: 3 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'QuantLaneNet_v1_0_S00_AXI' (1#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/hdl/QuantLaneNet_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/top.v:3]
	Parameter AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter IN_HEIGHT bound to: 256 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_WEIGHTS bound to: 76323 - type: integer 
	Parameter OUT_WIDTH bound to: 64 - type: integer 
	Parameter OUT_HEIGHT bound to: 32 - type: integer 
	Parameter OFFSET_INPUT bound to: 0 - type: integer 
	Parameter OFFSET_OUTPUT bound to: 393216 - type: integer 
	Parameter OFFSET_OVALID bound to: 395264 - type: integer 
	Parameter OFFSET_BUSY bound to: 395272 - type: integer 
	Parameter OFFSET_RESET bound to: 395280 - type: integer 
	Parameter OFFSET_WEIGHT bound to: 395288 - type: integer 
	Parameter OFFSET_CLOCK_CNT bound to: 589824 - type: integer 
	Parameter CLOCK_CNT_IDLE bound to: 0 - type: integer 
	Parameter CLOCK_CNT_BUSY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_single_read' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
	Parameter DATA_WIDTH bound to: 56 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_counter' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_counter' (2#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
	Parameter DATA_WIDTH bound to: 56 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port' (3#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read' (4#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_64bits_to_fifo_24bits_input' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_64bits_to_fifo_24bits_input.v:3]
	Parameter STATE_0 bound to: 0 - type: integer 
	Parameter STATE_1 bound to: 1 - type: integer 
	Parameter STATE_2 bound to: 2 - type: integer 
	Parameter STATE_3 bound to: 3 - type: integer 
	Parameter STATE_4 bound to: 4 - type: integer 
	Parameter STATE_5 bound to: 5 - type: integer 
	Parameter STATE_6 bound to: 6 - type: integer 
	Parameter STATE_7 bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_64bits_to_fifo_24bits_input.v:48]
INFO: [Synth 8-226] default block is never used [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_64bits_to_fifo_24bits_input.v:78]
INFO: [Synth 8-6155] done synthesizing module 'fifo_64bits_to_fifo_24bits_input' (5#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_64bits_to_fifo_24bits_input.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized0' (5#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized0' (5#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_64bits_to_mem_16bits_weight' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_64bits_to_mem_16bits_weight.v:3]
	Parameter NUM_WEIGHTS bound to: 76323 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 1 - type: integer 
	Parameter STATE_1 bound to: 2 - type: integer 
	Parameter STATE_2 bound to: 3 - type: integer 
	Parameter STATE_3 bound to: 4 - type: integer 
	Parameter COUNTER_LIMIT bound to: 76324 - type: integer 
	Parameter COUNTER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_64bits_to_mem_16bits_weight' (6#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_64bits_to_mem_16bits_weight.v:3]
INFO: [Synth 8-6157] synthesizing module 'model' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/model.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/conv.v:3]
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter IN_HEIGHT bound to: 256 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: incha - type: string 
	Parameter COMPUTE_FACTOR bound to: quadruple - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter IN_CHANNEL bound to: 3 - type: integer 
	Parameter OUT_CHANNEL bound to: 8 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 0 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 75960 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76304 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76305 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_incha_quadruple' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_quadruple.v:3]
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter IN_HEIGHT bound to: 256 - type: integer 
	Parameter IN_CHANNEL bound to: 3 - type: integer 
	Parameter OUT_CHANNEL bound to: 8 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 0 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 75960 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76304 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76305 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 216 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 6 - type: integer 
	Parameter COUNTER_MAX bound to: 2 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_write_assist' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:3]
	Parameter DIVIDEND_WIDTH bound to: 12 - type: integer 
	Parameter DIVISOR bound to: 54 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_write_assist' (7#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:3]
INFO: [Synth 8-6157] synthesizing module 'pe_controller' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_controller.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter BUSY bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_controller.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pe_controller' (8#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter NUM_WORDS bound to: 54 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port' (9#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter NUM_WORDS bound to: 2 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port__parameterized0' (9#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
INFO: [Synth 8-6157] synthesizing module 'macc_8bit_dual' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_dual.v:3]
	Parameter NUM_INPUTS bound to: 27 - type: integer 
	Parameter ADDER_LAYERS bound to: 5 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_8bit_dual' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mult_8bit_dual' (10#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder_tree' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/adder_tree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 27 - type: integer 
	Parameter ADDER_LAYERS bound to: 5 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (11#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/adder_tree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'macc_8bit_dual' (12#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_dual.v:3]
INFO: [Synth 8-6157] synthesizing module 'pe_incha_obuffer' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_obuffer.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_INPUTS bound to: 4 - type: integer 
	Parameter OUT_CHANNEL bound to: 8 - type: integer 
	Parameter COUNTER_MAX bound to: 2 - type: integer 
	Parameter OBUFFER_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_incha_obuffer' (13#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_obuffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pe_incha_quadruple' (14#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_quadruple.v:3]
INFO: [Synth 8-6157] synthesizing module 'line_buffer' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 3 - type: integer 
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter IN_HEIGHT bound to: 256 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 24 - type: integer 
	Parameter TOTAL_WIDTH bound to: 516 - type: integer 
	Parameter WINDOW_0 bound to: 5 - type: integer 
	Parameter WINDOW_1 bound to: 5 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'line_buffer_controller' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_controller.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 3 - type: integer 
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter IN_HEIGHT bound to: 256 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 24 - type: integer 
	Parameter TOTAL_WIDTH bound to: 516 - type: integer 
	Parameter WINDOW_0 bound to: 5 - type: integer 
	Parameter WINDOW_1 bound to: 5 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 11 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_controller' (15#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'line_buffer_datapath' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_datapath.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 3 - type: integer 
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 24 - type: integer 
	Parameter TOTAL_WIDTH bound to: 516 - type: integer 
	Parameter WINDOW_0 bound to: 5 - type: integer 
	Parameter WINDOW_1 bound to: 5 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter DEPTH bound to: 1026 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
	Parameter DEPTH bound to: 1026 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized0' (15#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter DEPTH bound to: 1026 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized1' (15#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized1' (15#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_datapath' (16#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_datapath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer' (17#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/conv.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized2' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/conv.v:3]
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter IN_HEIGHT bound to: 256 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: incha - type: string 
	Parameter COMPUTE_FACTOR bound to: quadruple - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter OUT_CHANNEL bound to: 8 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 216 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 75968 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76305 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76306 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_incha_quadruple__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_quadruple.v:3]
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter IN_HEIGHT bound to: 256 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter OUT_CHANNEL bound to: 8 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 216 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 75968 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76305 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76306 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 576 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 8 - type: integer 
	Parameter COUNTER_MAX bound to: 2 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_write_assist__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:3]
	Parameter DIVIDEND_WIDTH bound to: 16 - type: integer 
	Parameter DIVISOR bound to: 144 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_write_assist__parameterized0' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter NUM_WORDS bound to: 144 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
INFO: [Synth 8-6157] synthesizing module 'macc_8bit_dual__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_dual.v:3]
	Parameter NUM_INPUTS bound to: 72 - type: integer 
	Parameter ADDER_LAYERS bound to: 7 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/adder_tree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 72 - type: integer 
	Parameter ADDER_LAYERS bound to: 7 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized0' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/adder_tree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'macc_8bit_dual__parameterized0' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_dual.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pe_incha_quadruple__parameterized0' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_quadruple.v:3]
INFO: [Synth 8-6157] synthesizing module 'line_buffer__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter IN_HEIGHT bound to: 256 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_WIDTH bound to: 516 - type: integer 
	Parameter WINDOW_0 bound to: 5 - type: integer 
	Parameter WINDOW_1 bound to: 5 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'line_buffer_controller__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_controller.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter IN_HEIGHT bound to: 256 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_WIDTH bound to: 516 - type: integer 
	Parameter WINDOW_0 bound to: 5 - type: integer 
	Parameter WINDOW_1 bound to: 5 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 11 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_controller__parameterized0' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'line_buffer_datapath__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_datapath.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_WIDTH bound to: 516 - type: integer 
	Parameter WINDOW_0 bound to: 5 - type: integer 
	Parameter WINDOW_1 bound to: 5 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 1026 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 1026 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized2' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized3' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_datapath__parameterized0' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_datapath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer__parameterized0' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv__parameterized0' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/conv.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized3' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized4' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/conv.v:3]
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter IN_HEIGHT bound to: 256 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: incha - type: string 
	Parameter COMPUTE_FACTOR bound to: quadruple - type: string 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 2 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter OUT_CHANNEL bound to: 16 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 792 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 75976 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76306 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76307 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_incha_quadruple__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_quadruple.v:3]
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter IN_HEIGHT bound to: 256 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter OUT_CHANNEL bound to: 16 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 2 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 792 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 75976 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76306 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76307 - type: integer 
	Parameter KERNEL_PTS bound to: 4 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 512 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 6 - type: integer 
	Parameter COUNTER_MAX bound to: 4 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_write_assist__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:3]
	Parameter DIVIDEND_WIDTH bound to: 12 - type: integer 
	Parameter DIVISOR bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_write_assist__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter NUM_WORDS bound to: 64 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port__parameterized2' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter NUM_WORDS bound to: 2 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port__parameterized3' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
INFO: [Synth 8-6157] synthesizing module 'macc_8bit_dual__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_dual.v:3]
	Parameter NUM_INPUTS bound to: 32 - type: integer 
	Parameter ADDER_LAYERS bound to: 5 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/adder_tree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 32 - type: integer 
	Parameter ADDER_LAYERS bound to: 5 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/adder_tree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'macc_8bit_dual__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_dual.v:3]
INFO: [Synth 8-6157] synthesizing module 'pe_incha_obuffer__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_obuffer.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_INPUTS bound to: 4 - type: integer 
	Parameter OUT_CHANNEL bound to: 16 - type: integer 
	Parameter COUNTER_MAX bound to: 4 - type: integer 
	Parameter OBUFFER_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_incha_obuffer__parameterized0' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_obuffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pe_incha_quadruple__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_quadruple.v:3]
INFO: [Synth 8-6157] synthesizing module 'line_buffer__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter IN_HEIGHT bound to: 256 - type: integer 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 2 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_WIDTH bound to: 512 - type: integer 
	Parameter WINDOW_0 bound to: 2 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS bound to: 0 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'line_buffer_controller__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_controller.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter IN_HEIGHT bound to: 256 - type: integer 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 2 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_WIDTH bound to: 512 - type: integer 
	Parameter WINDOW_0 bound to: 2 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS bound to: 0 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 1 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 10 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_controller__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'line_buffer_datapath__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_datapath.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter PIXEL_WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_WIDTH bound to: 512 - type: integer 
	Parameter WINDOW_0 bound to: 2 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS bound to: 0 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized5' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 509 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
	Parameter DEPTH bound to: 509 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized2' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 509 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized4' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized5' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_datapath__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_datapath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv__parameterized1' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/conv.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized6' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized3' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized5' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized5' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized6' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/conv.v:3]
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter IN_HEIGHT bound to: 128 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: incha - type: string 
	Parameter COMPUTE_FACTOR bound to: double - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter OUT_CHANNEL bound to: 16 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 1304 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 75992 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76307 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76308 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_incha_double' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_double.v:3]
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter IN_HEIGHT bound to: 128 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter OUT_CHANNEL bound to: 16 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 1304 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 75992 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76307 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76308 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 2304 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 8 - type: integer 
	Parameter COUNTER_MAX bound to: 8 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port__parameterized4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter NUM_WORDS bound to: 144 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port__parameterized4' (18#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_dual_port' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_dual_port.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_dual_port' (19#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_dual_port.v:3]
INFO: [Synth 8-6157] synthesizing module 'macc_8bit_dual__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_dual.v:3]
	Parameter NUM_INPUTS bound to: 144 - type: integer 
	Parameter ADDER_LAYERS bound to: 8 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/adder_tree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 144 - type: integer 
	Parameter ADDER_LAYERS bound to: 8 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized2' (19#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/adder_tree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'macc_8bit_dual__parameterized2' (19#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_dual.v:3]
INFO: [Synth 8-6157] synthesizing module 'pe_incha_obuffer__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_obuffer.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter OUT_CHANNEL bound to: 16 - type: integer 
	Parameter COUNTER_MAX bound to: 8 - type: integer 
	Parameter OBUFFER_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_incha_obuffer__parameterized1' (19#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_obuffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pe_incha_double' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_double.v:3]
INFO: [Synth 8-6157] synthesizing module 'line_buffer__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter IN_HEIGHT bound to: 128 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_WIDTH bound to: 260 - type: integer 
	Parameter WINDOW_0 bound to: 5 - type: integer 
	Parameter WINDOW_1 bound to: 5 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'line_buffer_controller__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_controller.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter IN_HEIGHT bound to: 128 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_WIDTH bound to: 260 - type: integer 
	Parameter WINDOW_0 bound to: 5 - type: integer 
	Parameter WINDOW_1 bound to: 5 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 10 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_controller__parameterized2' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'line_buffer_datapath__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_datapath.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_WIDTH bound to: 260 - type: integer 
	Parameter WINDOW_0 bound to: 5 - type: integer 
	Parameter WINDOW_1 bound to: 5 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized7' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 514 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
	Parameter DEPTH bound to: 514 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized4' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized6' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 514 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized6' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized7' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_datapath__parameterized2' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_datapath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer__parameterized2' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv__parameterized2' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/conv.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/conv.v:3]
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter IN_HEIGHT bound to: 128 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: incha - type: string 
	Parameter COMPUTE_FACTOR bound to: double - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter OUT_CHANNEL bound to: 16 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 3608 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76008 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76308 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76309 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_incha_double__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_double.v:3]
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter IN_HEIGHT bound to: 128 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter OUT_CHANNEL bound to: 16 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 3608 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76008 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76308 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76309 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 2304 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 8 - type: integer 
	Parameter COUNTER_MAX bound to: 8 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_incha_double__parameterized0' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_double.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv__parameterized3' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/conv.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv__parameterized4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/conv.v:3]
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter IN_HEIGHT bound to: 128 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: incha - type: string 
	Parameter COMPUTE_FACTOR bound to: double - type: string 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 2 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter OUT_CHANNEL bound to: 32 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 5912 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76024 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76309 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76310 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_incha_double__parameterized1' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_double.v:3]
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter IN_HEIGHT bound to: 128 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter OUT_CHANNEL bound to: 32 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 2 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 5912 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76024 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76309 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76310 - type: integer 
	Parameter KERNEL_PTS bound to: 4 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 2048 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 6 - type: integer 
	Parameter COUNTER_MAX bound to: 16 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word_dual_port__parameterized5' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter NUM_WORDS bound to: 64 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word_dual_port__parameterized5' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_dual_port__parameterized0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_dual_port.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_dual_port__parameterized0' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_dual_port.v:3]
INFO: [Synth 8-6157] synthesizing module 'macc_8bit_dual__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_dual.v:3]
	Parameter NUM_INPUTS bound to: 64 - type: integer 
	Parameter ADDER_LAYERS bound to: 6 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_tree__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/adder_tree.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 64 - type: integer 
	Parameter ADDER_LAYERS bound to: 6 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized3' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/adder_tree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'macc_8bit_dual__parameterized3' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_dual.v:3]
INFO: [Synth 8-6157] synthesizing module 'pe_incha_obuffer__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_obuffer.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_INPUTS bound to: 2 - type: integer 
	Parameter OUT_CHANNEL bound to: 32 - type: integer 
	Parameter COUNTER_MAX bound to: 16 - type: integer 
	Parameter OBUFFER_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_incha_obuffer__parameterized2' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_obuffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pe_incha_double__parameterized1' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_double.v:3]
INFO: [Synth 8-6157] synthesizing module 'line_buffer__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter IN_HEIGHT bound to: 128 - type: integer 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 2 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_WIDTH bound to: 256 - type: integer 
	Parameter WINDOW_0 bound to: 2 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS bound to: 0 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'line_buffer_controller__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_controller.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter IN_HEIGHT bound to: 128 - type: integer 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 2 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_WIDTH bound to: 256 - type: integer 
	Parameter WINDOW_0 bound to: 2 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS bound to: 0 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 1 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 9 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_controller__parameterized3' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'line_buffer_datapath__parameterized3' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_datapath.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter PIXEL_WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_WIDTH bound to: 256 - type: integer 
	Parameter WINDOW_0 bound to: 2 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS bound to: 0 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized8' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 253 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized5' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
	Parameter DEPTH bound to: 253 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized5' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized7' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 253 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized7' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized8' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_datapath__parameterized3' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_datapath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer__parameterized3' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv__parameterized4' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/conv.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_single_read__parameterized9' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_counter__parameterized6' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized6' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized8' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized8' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized9' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv__parameterized5' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/conv.v:3]
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter IN_HEIGHT bound to: 64 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: incha - type: string 
	Parameter COMPUTE_FACTOR bound to: single - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter OUT_CHANNEL bound to: 32 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 7960 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76056 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76310 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76311 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_incha_single' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_single.v:3]
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter IN_HEIGHT bound to: 64 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter OUT_CHANNEL bound to: 32 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 7960 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76056 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76310 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76311 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 9216 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 9 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernel_write_assist__parameterized2' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:3]
	Parameter DIVIDEND_WIDTH bound to: 18 - type: integer 
	Parameter DIVISOR bound to: 288 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernel_write_assist__parameterized2' (20#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_multi_word' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter NUM_WORDS bound to: 288 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_multi_word' (21#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_multi_word.v:3]
INFO: [Synth 8-6157] synthesizing module 'block_ram_single_port__parameterized9' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized9' (21#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
INFO: [Synth 8-6157] synthesizing module 'macc_8bit_single' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_single.v:3]
	Parameter NUM_INPUTS bound to: 288 - type: integer 
	Parameter ADDER_LAYERS bound to: 9 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_8bit_single' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_single.v:74]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'mult_8bit_single' (22#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_single.v:74]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 288 - type: integer 
	Parameter ADDER_LAYERS bound to: 9 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder_tree__parameterized4' (22#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/adder_tree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'macc_8bit_single' (23#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/macc_8bit_single.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter OUT_CHANNEL bound to: 32 - type: integer 
	Parameter COUNTER_MAX bound to: 32 - type: integer 
	Parameter OBUFFER_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_incha_obuffer__parameterized3' (23#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_obuffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pe_incha_single' (24#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_incha_single.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter IN_HEIGHT bound to: 64 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 256 - type: integer 
	Parameter TOTAL_WIDTH bound to: 132 - type: integer 
	Parameter WINDOW_0 bound to: 5 - type: integer 
	Parameter WINDOW_1 bound to: 5 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter IN_HEIGHT bound to: 64 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 256 - type: integer 
	Parameter TOTAL_WIDTH bound to: 132 - type: integer 
	Parameter WINDOW_0 bound to: 5 - type: integer 
	Parameter WINDOW_1 bound to: 5 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 9 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_controller__parameterized4' (24#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_controller.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 256 - type: integer 
	Parameter TOTAL_WIDTH bound to: 132 - type: integer 
	Parameter WINDOW_0 bound to: 5 - type: integer 
	Parameter WINDOW_1 bound to: 5 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 258 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 258 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_counter__parameterized7' (24#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_counter.v:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 258 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
INFO: [Synth 8-6155] done synthesizing module 'block_ram_single_port__parameterized10' (24#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/block_ram_single_port.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_single_read__parameterized10' (24#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/fifo_single_read.v:3]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_datapath__parameterized4' (24#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/line_buffer_datapath.v:3]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter IN_HEIGHT bound to: 64 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: incha - type: string 
	Parameter COMPUTE_FACTOR bound to: single - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter OUT_CHANNEL bound to: 32 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 17176 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76088 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76311 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76312 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter IN_HEIGHT bound to: 64 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter OUT_CHANNEL bound to: 32 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 2 - type: integer 
	Parameter DILATION_1 bound to: 2 - type: integer 
	Parameter PADDING_0 bound to: 2 - type: integer 
	Parameter PADDING_1 bound to: 2 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 17176 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76088 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76311 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76312 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 9216 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 9 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 25 - type: integer 
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter IN_HEIGHT bound to: 64 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: incha - type: string 
	Parameter COMPUTE_FACTOR bound to: single - type: string 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 2 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter OUT_CHANNEL bound to: 64 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 26392 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76120 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76312 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76313 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter IN_HEIGHT bound to: 64 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter OUT_CHANNEL bound to: 64 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 2 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 26392 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76120 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76312 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76313 - type: integer 
	Parameter KERNEL_PTS bound to: 4 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 8192 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 7 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 23 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 14 - type: integer 
	Parameter DIVISOR bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter NUM_WORDS bound to: 128 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
	Parameter NUM_INPUTS bound to: 128 - type: integer 
	Parameter ADDER_LAYERS bound to: 7 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 23 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 128 - type: integer 
	Parameter ADDER_LAYERS bound to: 7 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 23 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_INPUTS bound to: 1 - type: integer 
	Parameter OUT_CHANNEL bound to: 64 - type: integer 
	Parameter COUNTER_MAX bound to: 64 - type: integer 
	Parameter OBUFFER_DEPTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter IN_HEIGHT bound to: 64 - type: integer 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 2 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 256 - type: integer 
	Parameter TOTAL_WIDTH bound to: 128 - type: integer 
	Parameter WINDOW_0 bound to: 2 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS bound to: 0 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter IN_HEIGHT bound to: 64 - type: integer 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 2 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 256 - type: integer 
	Parameter TOTAL_WIDTH bound to: 128 - type: integer 
	Parameter WINDOW_0 bound to: 2 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS bound to: 0 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 1 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 8 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter KERNEL_0 bound to: 2 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 0 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter PIXEL_WIDTH bound to: 256 - type: integer 
	Parameter TOTAL_WIDTH bound to: 128 - type: integer 
	Parameter WINDOW_0 bound to: 2 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS bound to: 0 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 125 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 125 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 125 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: outcha - type: string 
	Parameter COMPUTE_FACTOR bound to: single - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter IN_CHANNEL bound to: 64 - type: integer 
	Parameter OUT_CHANNEL bound to: 32 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 34584 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76184 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76313 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76314 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter IN_CHANNEL bound to: 64 - type: integer 
	Parameter OUT_CHANNEL bound to: 32 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 34584 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76184 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76313 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76314 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 18432 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 9 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 18 - type: integer 
	Parameter DIVISOR bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter NUM_WORDS bound to: 288 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
	Parameter NUM_INPUTS bound to: 9 - type: integer 
	Parameter NUM_MACC bound to: 32 - type: integer 
	Parameter ADDER_LAYERS bound to: 4 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 9 - type: integer 
	Parameter ADDER_LAYERS bound to: 4 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 64 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 512 - type: integer 
	Parameter TOTAL_WIDTH bound to: 66 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 3 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 64 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 512 - type: integer 
	Parameter TOTAL_WIDTH bound to: 66 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 3 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 8 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 64 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 512 - type: integer 
	Parameter TOTAL_WIDTH bound to: 66 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 3 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: outcha - type: string 
	Parameter COMPUTE_FACTOR bound to: single - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter OUT_CHANNEL bound to: 16 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 53016 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76216 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76314 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76315 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter OUT_CHANNEL bound to: 16 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 53016 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76216 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76314 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76315 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 4608 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 8 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 16 - type: integer 
	Parameter DIVISOR bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter NUM_WORDS bound to: 144 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
	Parameter NUM_INPUTS bound to: 9 - type: integer 
	Parameter NUM_MACC bound to: 16 - type: integer 
	Parameter ADDER_LAYERS bound to: 4 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 256 - type: integer 
	Parameter TOTAL_WIDTH bound to: 66 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 3 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 256 - type: integer 
	Parameter TOTAL_WIDTH bound to: 66 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 3 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 8 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 256 - type: integer 
	Parameter TOTAL_WIDTH bound to: 66 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 3 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: outcha - type: string 
	Parameter COMPUTE_FACTOR bound to: single - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter OUT_CHANNEL bound to: 8 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 57624 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76232 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76315 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76316 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter OUT_CHANNEL bound to: 8 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 57624 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76232 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76315 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76316 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 1152 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 7 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 14 - type: integer 
	Parameter DIVISOR bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter NUM_WORDS bound to: 72 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
	Parameter NUM_INPUTS bound to: 9 - type: integer 
	Parameter NUM_MACC bound to: 8 - type: integer 
	Parameter ADDER_LAYERS bound to: 4 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_WIDTH bound to: 66 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 3 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_WIDTH bound to: 66 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 3 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 8 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_WIDTH bound to: 66 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 3 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter OUTPUT_MODE bound to: dequant - type: string 
	Parameter UNROLL_MODE bound to: outcha - type: string 
	Parameter COMPUTE_FACTOR bound to: single - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter OUT_CHANNEL bound to: 4 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 58776 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76240 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76316 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76321 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter OUT_CHANNEL bound to: 4 - type: integer 
	Parameter OUTPUT_MODE bound to: dequant - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 58776 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76240 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76316 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76321 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 288 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 6 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 12 - type: integer 
	Parameter DIVISOR bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter NUM_WORDS bound to: 36 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
	Parameter NUM_INPUTS bound to: 9 - type: integer 
	Parameter NUM_MACC bound to: 4 - type: integer 
	Parameter ADDER_LAYERS bound to: 4 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_WIDTH bound to: 66 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 3 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_WIDTH bound to: 66 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 3 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 8 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 3 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_WIDTH bound to: 66 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 3 - type: integer 
	Parameter KERNEL_PTS bound to: 9 - type: integer 
	Parameter BLANK_PTS bound to: 4 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: outcha - type: string 
	Parameter COMPUTE_FACTOR bound to: single - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter IN_CHANNEL bound to: 64 - type: integer 
	Parameter OUT_CHANNEL bound to: 32 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 59064 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76244 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76317 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76318 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter IN_CHANNEL bound to: 64 - type: integer 
	Parameter OUT_CHANNEL bound to: 32 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 59064 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76244 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76317 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76318 - type: integer 
	Parameter KERNEL_PTS bound to: 6 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 12288 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 8 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 19 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 16 - type: integer 
	Parameter DIVISOR bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter NUM_WORDS bound to: 192 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
	Parameter NUM_INPUTS bound to: 6 - type: integer 
	Parameter NUM_MACC bound to: 32 - type: integer 
	Parameter ADDER_LAYERS bound to: 3 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 6 - type: integer 
	Parameter ADDER_LAYERS bound to: 3 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 64 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 512 - type: integer 
	Parameter TOTAL_WIDTH bound to: 64 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 6 - type: integer 
	Parameter BLANK_PTS bound to: 2 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 64 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 512 - type: integer 
	Parameter TOTAL_WIDTH bound to: 64 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 6 - type: integer 
	Parameter BLANK_PTS bound to: 2 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 2 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 7 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 64 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter PIXEL_WIDTH bound to: 512 - type: integer 
	Parameter TOTAL_WIDTH bound to: 64 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 6 - type: integer 
	Parameter BLANK_PTS bound to: 2 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 61 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 61 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 61 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: outcha - type: string 
	Parameter COMPUTE_FACTOR bound to: single - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter OUT_CHANNEL bound to: 16 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 71352 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76276 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76318 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76319 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter OUT_CHANNEL bound to: 16 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 71352 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76276 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76318 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76319 - type: integer 
	Parameter KERNEL_PTS bound to: 6 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 3072 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 7 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 19 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 14 - type: integer 
	Parameter DIVISOR bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter NUM_WORDS bound to: 96 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
	Parameter NUM_INPUTS bound to: 6 - type: integer 
	Parameter NUM_MACC bound to: 16 - type: integer 
	Parameter ADDER_LAYERS bound to: 3 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 256 - type: integer 
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 6 - type: integer 
	Parameter BLANK_PTS bound to: 2 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 256 - type: integer 
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 6 - type: integer 
	Parameter BLANK_PTS bound to: 2 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 2 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 6 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter PIXEL_WIDTH bound to: 256 - type: integer 
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 6 - type: integer 
	Parameter BLANK_PTS bound to: 2 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 29 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 29 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter UNROLL_MODE bound to: outcha - type: string 
	Parameter COMPUTE_FACTOR bound to: single - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter OUT_CHANNEL bound to: 8 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 74424 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76292 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76319 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76320 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter OUT_CHANNEL bound to: 8 - type: integer 
	Parameter OUTPUT_MODE bound to: relu - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 74424 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76292 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76319 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76320 - type: integer 
	Parameter KERNEL_PTS bound to: 6 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 768 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 6 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 19 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 12 - type: integer 
	Parameter DIVISOR bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter NUM_WORDS bound to: 48 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
	Parameter NUM_INPUTS bound to: 6 - type: integer 
	Parameter NUM_MACC bound to: 8 - type: integer 
	Parameter ADDER_LAYERS bound to: 3 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_WIDTH bound to: 16 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 6 - type: integer 
	Parameter BLANK_PTS bound to: 2 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 2 - type: integer 
	Parameter PIXEL_WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_WIDTH bound to: 16 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 6 - type: integer 
	Parameter BLANK_PTS bound to: 2 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 2 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 5 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 2 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter PIXEL_WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_WIDTH bound to: 16 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 2 - type: integer 
	Parameter KERNEL_PTS bound to: 6 - type: integer 
	Parameter BLANK_PTS bound to: 2 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 13 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 13 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter OUTPUT_MODE bound to: sigmoid - type: string 
	Parameter UNROLL_MODE bound to: outcha - type: string 
	Parameter COMPUTE_FACTOR bound to: single - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 8 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter OUT_CHANNEL bound to: 4 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 75192 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76300 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76320 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76322 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter OUT_CHANNEL bound to: 4 - type: integer 
	Parameter OUTPUT_MODE bound to: sigmoid - type: string 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 8 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter KERNEL_BASE_ADDR bound to: 75192 - type: integer 
	Parameter BIAS_BASE_ADDR bound to: 76300 - type: integer 
	Parameter MACC_COEFF_BASE_ADDR bound to: 76320 - type: integer 
	Parameter LAYER_SCALE_BASE_ADDR bound to: 76322 - type: integer 
	Parameter KERNEL_PTS bound to: 24 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_KERNEL_WEIGHTS bound to: 768 - type: integer 
	Parameter QUOTIENT_WIDTH bound to: 7 - type: integer 
	Parameter MACC_OUTPUT_DATA_WIDTH bound to: 21 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FRAC_BITS bound to: 8 - type: integer 
	Parameter INT_BITS bound to: 8 - type: integer 
	Parameter FOUR bound to: 16'sb0000010000000000 
	Parameter MINUS_FOUR bound to: 16'sb1111110000000000 
	Parameter ONE bound to: 18'sb000000010000000000 
	Parameter MINUS_ONE bound to: 18'sb111111110000000000 
	Parameter ONE_EXT bound to: 37'sb0000000000000001000000000000000000000 
	Parameter DIVIDEND_WIDTH bound to: 14 - type: integer 
	Parameter DIVISOR bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter NUM_WORDS bound to: 96 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: true - type: string 
	Parameter NUM_INPUTS bound to: 24 - type: integer 
	Parameter NUM_MACC bound to: 4 - type: integer 
	Parameter ADDER_LAYERS bound to: 5 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 21 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_INPUTS bound to: 24 - type: integer 
	Parameter ADDER_LAYERS bound to: 5 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 21 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 8 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_WIDTH bound to: 8 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 8 - type: integer 
	Parameter KERNEL_PTS bound to: 24 - type: integer 
	Parameter BLANK_PTS bound to: 8 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter IN_HEIGHT bound to: 32 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 8 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter STRIDE_0 bound to: 1 - type: integer 
	Parameter STRIDE_1 bound to: 1 - type: integer 
	Parameter PIXEL_WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_WIDTH bound to: 8 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 8 - type: integer 
	Parameter KERNEL_PTS bound to: 24 - type: integer 
	Parameter BLANK_PTS bound to: 8 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 8 - type: integer 
	Parameter COL_CNT_WIDTH bound to: 4 - type: integer 
	Parameter ROW_CNT_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IN_CHANNEL bound to: 8 - type: integer 
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_0 bound to: 3 - type: integer 
	Parameter KERNEL_1 bound to: 8 - type: integer 
	Parameter DILATION_0 bound to: 1 - type: integer 
	Parameter DILATION_1 bound to: 1 - type: integer 
	Parameter PADDING_0 bound to: 1 - type: integer 
	Parameter PADDING_1 bound to: 0 - type: integer 
	Parameter PIXEL_WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_WIDTH bound to: 8 - type: integer 
	Parameter WINDOW_0 bound to: 3 - type: integer 
	Parameter WINDOW_1 bound to: 8 - type: integer 
	Parameter KERNEL_PTS bound to: 24 - type: integer 
	Parameter BLANK_PTS bound to: 8 - type: integer 
	Parameter BLANK_PTS_SAFE bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter ALMOST_FULL_THRES bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter OUT_WIDTH bound to: 64 - type: integer 
	Parameter OUT_HEIGHT bound to: 32 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FRAC_BITS bound to: 8 - type: integer 
	Parameter INT_BITS bound to: 8 - type: integer 
	Parameter ZERO_POINT_FIVE bound to: 16'sb0000000010000000 
	Parameter IDLE bound to: 2'b00 
	Parameter GOT_VERT_RECEIVING_CLS bound to: 2'b01 
	Parameter NO_VERT_RECEIVING_CLS bound to: 2'b10 
	Parameter NO_VERT_FINISHED_CLS bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/post_process.v:62]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter NUM_WORDS bound to: 8 - type: integer 
	Parameter RAM_STYLE bound to: auto - type: string 
	Parameter OUTPUT_REGISTER bound to: false - type: string 
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_d7be_psr_aclk_0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/synth/bd_d7be_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/synth/bd_d7be_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (37#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (38#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (39#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (40#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (41#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_d7be_psr_aclk_0' (42#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/synth/bd_d7be_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_d7be_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:818]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_d7be_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:818]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_d7be_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:818]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_d7be_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:818]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_d7be_psr_aclk_0' has 10 connections declared, but only 6 given [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:818]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_d7be_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1754]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_d7be_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1754]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_d7be_s00tr_0' has 86 connections declared, but only 84 given [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1754]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 6016 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 188 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 188 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 188 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 188 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 188 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 188 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 188 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 188 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 188 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 188 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 188 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 188 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 188 - type: integer 
	Parameter rstb_loop_iter bound to: 188 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 188 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5856 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 183 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 183 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 183 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 183 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 183 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 183 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 183 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 183 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 183 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 183 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 183 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 183 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 184 - type: integer 
	Parameter rstb_loop_iter bound to: 184 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 183 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4896 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 153 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 153 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 153 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 153 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 153 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 153 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 153 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 153 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 153 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 153 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 153 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 153 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 153 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v:227]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/synth/SoC_system_ila_0_0.v:430]
	Parameter C_NUM_MONITOR_SLOTS bound to: 2 - type: integer 
	Parameter C_MUX_LEVEL bound to: 1 - type: integer 
	Parameter C_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SYNC_EN bound to: 1'b0 
	Parameter C_SLOT_0_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_0_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_1_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_2_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_3_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_4_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_5_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_6_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_7_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_8_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_9_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_10_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_11_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_12_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_13_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_14_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_15_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_1_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_2_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_3_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_4_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_5_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_6_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_7_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_8_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_9_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_10_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_11_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_12_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_13_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_14_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_15_MON_MODE bound to: RT - type: string 
	Parameter C_MUX_0_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_0_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_0_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_1_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_1_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_2_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_3_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_OF_PROBES bound to: 0 - type: integer 
	Parameter C_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE128_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE129_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE130_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE131_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE132_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE133_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE134_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE135_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE136_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE137_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE138_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE139_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE140_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE141_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE142_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE143_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE144_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE145_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE146_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE147_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE148_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE149_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE150_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE151_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE152_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE153_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE154_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE155_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE156_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE157_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE158_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE159_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE160_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE161_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE162_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE163_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE164_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE165_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE166_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE167_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE168_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE169_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE170_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE171_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE172_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE173_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE174_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE175_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE176_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE177_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE178_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE179_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE180_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE181_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE182_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE183_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE184_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE185_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE186_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE187_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE188_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE189_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE190_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE191_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE192_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE193_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE194_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE195_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE196_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE197_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE198_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE199_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE200_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE201_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE202_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE203_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE204_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE205_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE206_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE207_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE208_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE209_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE210_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE211_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE212_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE213_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE214_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE215_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE216_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE217_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE218_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE219_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE220_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE221_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE222_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE223_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE224_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE225_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE226_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE227_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE228_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE229_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE230_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE231_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE232_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE233_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE234_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE235_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE236_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE237_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE238_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE239_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE240_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE241_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE242_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE243_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE244_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE245_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE246_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE247_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE248_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE249_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE250_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE251_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE252_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE253_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE254_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE255_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE256_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE257_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE258_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE259_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE260_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE261_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE262_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE263_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE264_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE265_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE266_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE267_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE268_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE269_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE270_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE271_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE272_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE273_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE274_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE275_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE276_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE277_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE278_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE279_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE280_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE281_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE282_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE283_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE284_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE285_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE286_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE287_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE288_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE289_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE290_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE291_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE292_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE293_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE294_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE295_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE296_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE297_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE298_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE299_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE300_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE301_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE302_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE303_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE304_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE305_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE306_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE307_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE308_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE309_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE310_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE311_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE312_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE313_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE314_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE315_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE316_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE317_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE318_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE319_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE320_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE321_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE322_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE323_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE324_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE325_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE326_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE327_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE328_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE329_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE330_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE331_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE332_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE333_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE334_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE335_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE336_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE337_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE338_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE339_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE340_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE341_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE342_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE343_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE344_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE345_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE346_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE347_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE348_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE349_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE350_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE351_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE352_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE353_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE354_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE355_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE356_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE357_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE358_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE359_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE360_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE361_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE362_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE363_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE364_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE365_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE366_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE367_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE368_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE369_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE370_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE371_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE372_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE373_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE374_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE375_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE376_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE377_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE378_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE379_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE380_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE381_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE382_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE383_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE384_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE385_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE386_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE387_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE388_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE389_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE390_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE391_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE392_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE393_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE394_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE395_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE396_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE397_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE398_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE399_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE400_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE401_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE402_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE403_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE404_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE405_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE406_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE407_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE408_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE409_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE410_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE411_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE412_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE413_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE414_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE415_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE416_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE417_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE418_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE419_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE420_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE421_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE422_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE423_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE424_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE425_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE426_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE427_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE428_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE429_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE430_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE431_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE432_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE433_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE434_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE435_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE436_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE437_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE438_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE439_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE440_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE441_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE442_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE443_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE444_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE445_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE446_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE447_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE448_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE449_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE450_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE451_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE452_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE453_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE454_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE455_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE456_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE457_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE458_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE459_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE460_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE461_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE462_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE463_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE464_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE465_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE466_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE467_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE468_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE469_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE470_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE471_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE472_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE473_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE474_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE475_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE476_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE477_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE478_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE479_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE480_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE481_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE482_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE483_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE484_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE485_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE486_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE487_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE488_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE489_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE490_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE491_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE492_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE493_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE494_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE495_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE496_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE497_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE498_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE499_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE500_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE501_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE502_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE503_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE504_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE505_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE506_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE507_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE508_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE509_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE510_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE511_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_SLOT_0_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SLOT_0_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_0_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_0_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_0_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_SLOT_1_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_SLOT_1_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_1_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SLOT_1_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_1_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_1_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_1_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_1_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_1_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_2_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_2_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_2_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_3_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_3_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_3_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_4_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_4_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_4_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_4_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_5_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_5_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_5_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_5_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_6_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_6_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_7_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_7_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_7_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_7_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_8_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_8_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_9_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_9_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_10_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_10_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_10_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_10_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_11_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_11_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_11_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_11_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_12_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_12_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_12_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_12_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_13_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_13_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_13_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_13_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_14_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_14_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_14_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_14_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_15_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_15_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_EN_GIGAMUX bound to: 1'b0 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:512]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3327]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3327]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3327]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3327]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3327]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3327]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_11_ila' has 1033 connections declared, but only 1027 given [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3327]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_inst'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:369]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:512]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_aw'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:578]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_w'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:591]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_b'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:582]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_ar'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:574]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_r'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:586]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_aw'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:600]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_w'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:613]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_b'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:604]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_ar'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:596]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_r'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:608]
INFO: [Synth 8-638] synthesizing module 'SoC_util_ds_buf_0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_util_ds_buf_0/synth/SoC_util_ds_buf_0.vhd:65]
	Parameter C_BUF_TYPE bound to: ibufdsgte4 - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_util_ds_buf_0/util_ds_buf.vhd:72' bound to instance 'U0' of component 'util_ds_buf' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_util_ds_buf_0/synth/SoC_util_ds_buf_0.vhd:187]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_util_ds_buf_0/util_ds_buf.vhd:226]
	Parameter C_BUF_TYPE bound to: ibufdsgte4 - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'IBUFDS_GTE4_I' to cell 'IBUFDS_GTE4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_util_ds_buf_0/util_ds_buf.vhd:317]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (156#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_util_ds_buf_0/util_ds_buf.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'SoC_util_ds_buf_0' (157#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_util_ds_buf_0/synth/SoC_util_ds_buf_0.vhd:65]
	Parameter COMPONENT_NAME bound to: xdma_0 - type: string 
	Parameter VERSION bound to: 6 - type: integer 
	Parameter C_DEVICE_NUMBER bound to: 0 - type: integer 
	Parameter VCU1262 bound to: FALSE - type: string 
	Parameter xlnx_ref_board bound to: AU280 - type: string 
	Parameter GTWIZ_IN_CORE bound to: 1 - type: integer 
	Parameter INS_LOSS_PROFILE bound to: Add-in_Card - type: string 
	Parameter PL_UPSTREAM_FACING bound to: true - type: string 
	Parameter TL_LEGACY_MODE_ENABLE bound to: false - type: string 
	Parameter PCIE_BLK_LOCN bound to: 6 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 16 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter FREE_RUN_FREQ bound to: 0 - type: integer 
	Parameter DRP_CLK_SEL bound to: 0 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter CORE_CLK_FREQ bound to: 2 - type: integer 
	Parameter PLL_TYPE bound to: 2 - type: integer 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter PIPE_DEBUG_EN bound to: FALSE - type: string 
	Parameter SILICON_REV bound to: Pre-Production - type: string 
	Parameter PIPE_SIM bound to: false - type: string 
	Parameter EXT_CH_GT_DRP bound to: false - type: string 
	Parameter PCIE3_DRP bound to: false - type: string 
	Parameter DEDICATE_PERST bound to: false - type: string 
	Parameter SYS_RESET_POLARITY bound to: 0 - type: integer 
	Parameter MCAP_ENABLEMENT bound to: NONE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer 
	Parameter EXT_STARTUP_PRIMITIVE bound to: false - type: string 
	Parameter PF0_VENDOR_ID bound to: 16'b0001000011101110 
	Parameter PF0_DEVICE_ID bound to: 16'b1001000000111111 
	Parameter PF0_REVISION_ID bound to: 8'b00000000 
	Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 16'b0001000011101110 
	Parameter PF0_SUBSYSTEM_ID bound to: 16'b0000000000000111 
	Parameter PF0_CLASS_CODE bound to: 24'b000001110000000000000001 
	Parameter PF1_VENDOR_ID bound to: 16'b0001000011101110 
	Parameter PF1_DEVICE_ID bound to: 16'b1001000100010001 
	Parameter PF1_REVISION_ID bound to: 8'b00000000 
	Parameter PF1_SUBSYSTEM_VENDOR_ID bound to: 16'b0001000011101110 
	Parameter PF1_SUBSYSTEM_ID bound to: 16'b0000000000000111 
	Parameter PF1_CLASS_CODE bound to: 24'b000001110000000000000001 
	Parameter PF2_DEVICE_ID bound to: 16'b1001001000010001 
	Parameter PF2_REVISION_ID bound to: 8'b00000000 
	Parameter PF2_SUBSYSTEM_ID bound to: 16'b0000000000000111 
	Parameter PF3_DEVICE_ID bound to: 16'b1001001100010001 
	Parameter PF3_REVISION_ID bound to: 8'b00000000 
	Parameter PF3_SUBSYSTEM_ID bound to: 16'b0000000000000111 
	Parameter AXILITE_MASTER_APERTURE_SIZE bound to: 8'b00001101 
	Parameter AXILITE_MASTER_CONTROL bound to: 3'b000 
	Parameter XDMA_APERTURE_SIZE bound to: 8'b00001001 
	Parameter XDMA_CONTROL bound to: 3'b100 
	Parameter AXIST_BYPASS_APERTURE_SIZE bound to: 8'b00001101 
	Parameter AXIST_BYPASS_CONTROL bound to: 3'b000 
	Parameter C_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter C_COMP_TIMEOUT bound to: 1 - type: integer 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter SHARED_LOGIC_CLK bound to: false - type: string 
	Parameter SHARED_LOGIC_CLK_7XG2 bound to: false - type: string 
	Parameter SHARED_LOGIC_BOTH bound to: false - type: string 
	Parameter SHARED_LOGIC_BOTH_7XG2 bound to: false - type: string 
	Parameter SHARED_LOGIC_GTC bound to: false - type: string 
	Parameter SHARED_LOGIC_GTC_7XG2 bound to: false - type: string 
	Parameter EN_TRANSCEIVER_STATUS_PORTS bound to: false - type: string 
	Parameter IS_BOARD_PROJECT bound to: 1 - type: integer 
	Parameter EN_GT_SELECTION bound to: TRUE - type: string 
	Parameter SELECT_QUAD bound to: GTY_Quad_227 - type: string 
	Parameter ULTRASCALE bound to: FALSE - type: string 
	Parameter ULTRASCALE_PLUS bound to: TRUE - type: string 
	Parameter V7_GEN3 bound to: FALSE - type: string 
	Parameter MSI_ENABLED bound to: TRUE - type: string 
	Parameter DEV_PORT_TYPE bound to: 0 - type: integer 
	Parameter XDMA_PCIE_64BIT_EN bound to: xdma_pcie_64bit_en - type: string 
	Parameter XDMA_AXI_INTF_MM bound to: 1 - type: integer 
	Parameter XDMA_AXILITE_MASTER bound to: FALSE - type: string 
	Parameter XDMA_AXIST_BYPASS bound to: FALSE - type: string 
	Parameter XDMA_RNUM_CHNL bound to: 4 - type: integer 
	Parameter XDMA_WNUM_CHNL bound to: 4 - type: integer 
	Parameter XDMA_AXILITE_SLAVE bound to: FALSE - type: string 
	Parameter XDMA_NUM_USR_IRQ bound to: 1 - type: integer 
	Parameter XDMA_RNUM_RIDS bound to: 32 - type: integer 
	Parameter XDMA_WNUM_RIDS bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter XDMA_NUM_PCIE_TAG bound to: 256 - type: integer 
	Parameter EN_WCHNL_0 bound to: TRUE - type: string 
	Parameter EN_WCHNL_1 bound to: TRUE - type: string 
	Parameter EN_WCHNL_2 bound to: TRUE - type: string 
	Parameter EN_WCHNL_3 bound to: TRUE - type: string 
	Parameter EN_WCHNL_4 bound to: FALSE - type: string 
	Parameter EN_WCHNL_5 bound to: FALSE - type: string 
	Parameter EN_WCHNL_6 bound to: FALSE - type: string 
	Parameter EN_WCHNL_7 bound to: FALSE - type: string 
	Parameter EN_RCHNL_0 bound to: TRUE - type: string 
	Parameter EN_RCHNL_1 bound to: TRUE - type: string 
	Parameter EN_RCHNL_2 bound to: TRUE - type: string 
	Parameter EN_RCHNL_3 bound to: TRUE - type: string 
	Parameter EN_RCHNL_4 bound to: FALSE - type: string 
	Parameter EN_RCHNL_5 bound to: FALSE - type: string 
	Parameter EN_RCHNL_6 bound to: FALSE - type: string 
	Parameter EN_RCHNL_7 bound to: FALSE - type: string 
	Parameter XDMA_DSC_BYPASS bound to: FALSE - type: string 
	Parameter C_METERING_ON bound to: 1 - type: integer 
	Parameter RX_DETECT bound to: 0 - type: integer 
	Parameter DSC_BYPASS_RD bound to: 0 - type: integer 
	Parameter DSC_BYPASS_WR bound to: 0 - type: integer 
	Parameter XDMA_STS_PORTS bound to: FALSE - type: string 
	Parameter MSIX_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH0_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH1_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH2_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH3_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH0_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH1_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH2_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH3_ENABLED bound to: FALSE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter RQ_SEQ_NUM_IGNORE bound to: 0 - type: integer 
	Parameter CFG_EXT_IF bound to: FALSE - type: string 
	Parameter LEGACY_CFG_EXT_IF bound to: FALSE - type: string 
	Parameter C_PARITY_CHECK bound to: 0 - type: integer 
	Parameter C_PARITY_GEN bound to: 0 - type: integer 
	Parameter C_PARITY_PROP bound to: 0 - type: integer 
	Parameter EN_DEBUG_PORTS bound to: FALSE - type: string 
	Parameter VU9P_BOARD bound to: FALSE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter ENABLE_LTSSM_DBG bound to: FALSE - type: string 
	Parameter ENABLE_IBERT bound to: false - type: string 
	Parameter MM_SLAVE_EN bound to: 0 - type: integer 
	Parameter DMA_EN bound to: 1 - type: integer 
	Parameter SHELL_BRIDGE bound to: 0 - type: integer 
	Parameter MSIX_PCIE_INTERNAL bound to: 0 - type: integer 
	Parameter FUNC_MODE bound to: 1 - type: integer 
	Parameter INTERRUPT_OUT_WIDTH bound to: 1 - type: integer 
	Parameter C_MSI_RX_PIN_EN bound to: 0 - type: integer 
	Parameter C_MSIX_RX_PIN_EN bound to: 1 - type: integer 
	Parameter C_INTX_RX_PIN_EN bound to: 1 - type: integer 
	Parameter MSIX_RX_DECODE_EN bound to: FALSE - type: string 
	Parameter MSIX_VEC_NUM bound to: 1024 - type: integer 
	Parameter PF1_ENABLED bound to: 0 - type: integer 
	Parameter PF2_ENABLED bound to: 0 - type: integer 
	Parameter PF3_ENABLED bound to: 0 - type: integer 
	Parameter C_AXIBAR_NUM bound to: 1 - type: integer 
	Parameter C_AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_AXI_SLAVE_IF bound to: TRUE - type: string 
	Parameter EN_AXI_MASTER_IF bound to: TRUE - type: string 
	Parameter C_INCLUDE_BAROFFSET_REG bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 4096 - type: integer 
	Parameter C_HIGHADDR bound to: 8191 - type: integer 
	Parameter C_S_AXI_NUM_READ bound to: 8 - type: integer 
	Parameter C_M_AXI_NUM_READ bound to: 8 - type: integer 
	Parameter C_S_AXI_NUM_WRITE bound to: 8 - type: integer 
	Parameter C_M_AXI_NUM_WRITE bound to: 32 - type: integer 
	Parameter C_M_AXI_NUM_WRITE_SCALE bound to: 1 - type: integer 
	Parameter MSIX_IMPL_EXT bound to: FALSE - type: string 
	Parameter AXI_ACLK_LOOPBACK bound to: FALSE - type: string 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 8'b00001010 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 8'b00000101 
	Parameter PF0_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 8'b00000101 
	Parameter PF0_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 8'b00000101 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 8'b00000101 
	Parameter PF0_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 8'b00000101 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 8'b00010010 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 8'b00001010 
	Parameter PF1_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 8'b00001010 
	Parameter PF1_BAR2_CONTROL bound to: 3'b110 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 8'b00001010 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 8'b00001010 
	Parameter PF1_BAR4_CONTROL bound to: 3'b110 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 8'b00001010 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PCIEBAR_NUM bound to: 6 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter BARLITE1 bound to: 0 - type: integer 
	Parameter BARLITE2 bound to: 7 - type: integer 
	Parameter C_MSIX_INT_TABLE_EN bound to: 0 - type: integer 
	Parameter VCU118_BOARD bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_0 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_1 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_2 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_3 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_4 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_5 bound to: 1 - type: integer 
	Parameter C_MSI_ENABLED bound to: TRUE - type: string 
	Parameter C_NUM_DSC_PCIE_RID bound to: 32 - type: integer 
	Parameter C_NUM_PCIE_DSC_CPL_DID bound to: 256 - type: integer 
	Parameter C_NUM_AXI_DSC_CPL_DID bound to: 64 - type: integer 
	Parameter MULTQ_CHNL bound to: 8'b00000000 
	Parameter IMPL_TARGET bound to: SOFT - type: string 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 64 - type: integer 
	Parameter USE_ATTR bound to: 0 - type: integer 
	Parameter XDMA_DSC_ENG bound to: 1 - type: integer 
	Parameter C_H2C_TUSER_WIDTH bound to: 48 - type: integer 
	Parameter C_C2H_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIBAR_REGIONEN bound to: 0 - type: integer 
	Parameter C_AXIBAR_NOXLATE bound to: 0 - type: integer 
	Parameter C_AXIBAR2PCIEATTR_0 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_1 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_2 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_3 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_4 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_5 bound to: 3'b000 
	Parameter C_IGNORE_SIZE_AXI_SLAVE bound to: 1 - type: integer 
	Parameter C_TIMEOUT0_SEL bound to: 4'b1110 
	Parameter C_TIMEOUT1_SEL bound to: 4'b1111 
	Parameter C_TIMEOUT_MULT bound to: 3'b011 
	Parameter C_OLD_BRIDGE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_LAST_CORE_CAP_ADDR bound to: 12'b000100000000 
	Parameter C_VSEC_CAP_ADDR bound to: 12'b000100101000 
	Parameter C_VSEC_CAP_LAST bound to: FALSE - type: string 
	Parameter C_VSEC_ID bound to: 16'b0000000000000000 
	Parameter C_NUM_USER_INTR bound to: 9 - type: integer 
	Parameter C_NUM_USER_NEW_INTR bound to: 6 - type: integer 
	Parameter C_USER_PTR bound to: 16'b0000000011011000 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter C_S_AXIS_CQP_USER_WIDTH bound to: 183 - type: integer 
	Parameter C_S_AXIS_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter C_M_AXIS_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter C_M_AXIL_AWUSER_WIDTH bound to: 11 - type: integer 
	Parameter C_M_AXIL_ARUSER_WIDTH bound to: 11 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter C_M_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_USER_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_USER_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_ALGN bound to: 1 - type: integer 
	Parameter C_ECC_ENABLE bound to: 0 - type: integer 
	Parameter C_DSC_MAGIC_EN bound to: 1 - type: integer 
	Parameter C_NUMQ_PER_CHNL bound to: 256 - type: integer 
	Parameter C_SLAVE_READ_64OS_EN bound to: 0 - type: integer 
	Parameter C_RD_BUFFER_ADDR_SIZE bound to: 9 - type: integer 
	Parameter C_RD_BUFFER_SIZE_BITS bound to: 5 - type: integer 
	Parameter C_PCIEBAR_NUM bound to: 6 - type: integer 
	Parameter C_PCIEBAR_AS bound to: 1 - type: integer 
	Parameter C_NUM_MSIX_VECTORS bound to: 32 - type: integer 
	Parameter DMA_SP bound to: 0 - type: integer 
	Parameter DMA_MM bound to: 1 - type: integer 
	Parameter DMA_ST bound to: 0 - type: integer 
	Parameter DMA_RESET_SOURCE_SEL bound to: 0 - type: integer 
	Parameter C_ADDR_BITS bound to: 64 - type: integer 
	Parameter STS_WIDTH bound to: 8 - type: integer 
	Parameter BACKPRESSURE bound to: 0 - type: integer 
	Parameter USR_MPL_SIZE bound to: 4096 - type: integer 
	Parameter USR_MRS_SIZE bound to: 4096 - type: integer 
	Parameter PMON_EN bound to: 1 - type: integer 
	Parameter MULT_PF_DES bound to: FALSE - type: string 
	Parameter SPLIT_DMA bound to: FALSE - type: string 
	Parameter SPLIT_DMA_SINGLE_PF bound to: FALSE - type: string 
	Parameter FLR_ENABLE bound to: FALSE - type: string 
	Parameter PIPE_LINE_STAGE bound to: 2 - type: integer 
	Parameter AXIS_PIPE_LINE_STAGE bound to: 0 - type: integer 
	Parameter VU9P_TUL_EX bound to: FALSE - type: string 
	Parameter PCIE_BLK_TYPE bound to: 1 - type: integer 
	Parameter GEN4_EIEOS_0S7 bound to: TRUE - type: string 
	Parameter CCIX_ENABLE bound to: FALSE - type: string 
	Parameter CCIX_DVSEC bound to: FALSE - type: string 
	Parameter ENABLE_ATS_SWITCH bound to: FALSE - type: string 
	Parameter CDC_WB_EN bound to: 1 - type: integer 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 101 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 101 - type: integer 
	Parameter C_ATS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_ATS_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter C_ATS_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter C_ATS_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter C_ATS_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter C_ATS_SWITCH_UNIQUE_BDF bound to: 1 - type: integer 
	Parameter EXT_SYS_CLK_BUFG bound to: FALSE - type: string 
	Parameter GTCOM_IN_CORE bound to: 2 - type: integer 
	Parameter C_NUM_OF_SC bound to: 1 - type: integer 
	Parameter USR_IRQ_EXDES bound to: FALSE - type: string 
	Parameter AXI_VIP_IN_EXDES bound to: FALSE - type: string 
	Parameter XDMA_NON_INCREMENTAL_EXDES bound to: FALSE - type: string 
	Parameter XDMA_ST_INFINITE_DESC_EXDES bound to: FALSE - type: string 
	Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string 
	Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string 
	Parameter EN_PCIE_DEBUG_PORTS bound to: FALSE - type: string 
	Parameter MULTQ_EN bound to: 0 - type: integer 
	Parameter C_PCIE_PFS_SUPPORTED bound to: 0 - type: integer 
	Parameter C_SRIOV_EN bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF0 bound to: 6'b000000 
	Parameter BARLITE_EXT_PF1 bound to: 6'b000000 
	Parameter BARLITE_EXT_PF2 bound to: 6'b000000 
	Parameter BARLITE_EXT_PF3 bound to: 6'b000000 
	Parameter BARLITE_INT_PF0 bound to: 6'b000001 
	Parameter BARLITE_INT_PF1 bound to: 6'b000000 
	Parameter BARLITE_INT_PF2 bound to: 6'b000000 
	Parameter BARLITE_INT_PF3 bound to: 6'b000000 
	Parameter NUM_VFS_PF0 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF1 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF2 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF3 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF0 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF1 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF2 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF3 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF0 bound to: 6'b000000 
	Parameter VF_BARLITE_EXT_PF1 bound to: 6'b000000 
	Parameter VF_BARLITE_EXT_PF2 bound to: 6'b000000 
	Parameter VF_BARLITE_EXT_PF3 bound to: 6'b000000 
	Parameter VF_BARLITE_INT_PF0 bound to: 6'b000001 
	Parameter VF_BARLITE_INT_PF1 bound to: 6'b000001 
	Parameter VF_BARLITE_INT_PF2 bound to: 6'b000001 
	Parameter VF_BARLITE_INT_PF3 bound to: 6'b000001 
	Parameter C_C2H_NUM_CHNL bound to: 4 - type: integer 
	Parameter C_H2C_NUM_CHNL bound to: 4 - type: integer 
	Parameter H2C_XDMA_CHNL bound to: 8'b00001111 
	Parameter C2H_XDMA_CHNL bound to: 8'b00001111 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter ENABLE_MORE bound to: FALSE - type: string 
	Parameter DISABLE_BRAM_PIPELINE bound to: FALSE - type: string 
	Parameter DISABLE_EQ_SYNCHRONIZER bound to: FALSE - type: string 
	Parameter C_ENABLE_RESOURCE_REDUCTION bound to: FALSE - type: string 
	Parameter C_ATS_ENABLE bound to: FALSE - type: string 
	Parameter C_PRI_ENABLE bound to: FALSE - type: string 
	Parameter C_FF_ON_INT_IF bound to: FALSE - type: string 
	Parameter SOFT_RESET_EN bound to: FALSE - type: string 
	Parameter C_ATS_OFFSET bound to: 30'b000000000000000000000100100000 
	Parameter C_PR_OFFSET bound to: 30'b000000000000000000000100100100 
	Parameter C_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter C_PR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter C_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter PCIE_ID_IF bound to: FALSE - type: string 
	Parameter C_OST_PR_CAP bound to: 0 - type: integer 
	Parameter AXSIZE_BYTE_ACCESS_EN bound to: FALSE - type: string 
	Parameter PF_SWAP bound to: FALSE - type: string 
	Parameter PF0_MSIX_TAR_ID bound to: 6'b001000 
	Parameter PF1_MSIX_TAR_ID bound to: 6'b001001 
	Parameter RUNBIT_FIX bound to: FALSE - type: string 
	Parameter RBAR_ENABLE bound to: FALSE - type: string 
	Parameter C_SMMU_EN bound to: 0 - type: integer 
	Parameter C_M_AXI_NUM_READQ bound to: 2 - type: integer 
	Parameter USE_STANDARD_INTERFACES bound to: FALSE - type: string 
	Parameter DMA_2RP bound to: FALSE - type: string 
	Parameter SRIOV_ACTIVE_VFS bound to: 252 - type: integer 
	Parameter USRINT_EXPN bound to: FALSE - type: string 
	Parameter AXI4MM_ULTRA bound to: 0 - type: integer 
	Parameter DAT_WIDTH bound to: 512 - type: integer 
	Parameter DIFF_AXI_ADDR_WIDTH bound to: 0 - type: integer 
	Parameter C_H2C_NUM_RIDS bound to: 32 - type: integer 
	Parameter C_C2H_NUM_RIDS bound to: 16 - type: integer 
	Parameter C_NUM_USR_IRQ bound to: 1 - type: integer 
	Parameter C_GEN2_DEVICES bound to: 1'b1 
	Parameter C_LEGACY_INT_EN bound to: TRUE - type: string 
	Parameter RUN_BIT_FIX bound to: 0 - type: integer 
	Parameter USR_INT_EXPN bound to: 0 - type: integer 
	Parameter MULT_PF_DESIGN bound to: 0 - type: integer 
	Parameter PROG_USR_IRQ_VEC_MAP bound to: 0 - type: integer 
	Parameter NUM_PFS bound to: 1 - type: integer 
	Parameter SRIOV_EN bound to: 0 - type: integer 
	Parameter C_PCIEBAR_LEN_0 bound to: 16 - type: integer 
	Parameter C_PCIEBAR_LEN_1 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_2 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_3 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_4 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_5 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_6 bound to: 7 - type: integer 
	Parameter BARLITE0 bound to: 7 - type: integer 
	Parameter C_INCLUDE_RC bound to: 0 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_0_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_1_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_2_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_3_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_4_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_5_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_6_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_WIDTH bound to: 137 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_WIDTH bound to: 81 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_WIDTH bound to: 161 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_WIDTH bound to: 183 - type: integer 
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "MemArray_reg" dissolved into registers
INFO: [Synth 8-638] synthesizing module 'xdma_v4_1_8_blk_mem_64_reg_be' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_1/synth/xdma_v4_1_8_blk_mem_64_reg_be.vhd:73]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xdma_v4_1_8_blk_mem_64_reg_be.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.618 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_1/synth/xdma_v4_1_8_blk_mem_64_reg_be.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'xdma_v4_1_8_blk_mem_64_reg_be' (201#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_1/synth/xdma_v4_1_8_blk_mem_64_reg_be.vhd:73]
INFO: [Synth 8-638] synthesizing module 'xdma_v4_1_8_blk_mem_64_noreg_be' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_2/synth/xdma_v4_1_8_blk_mem_64_noreg_be.vhd:73]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xdma_v4_1_8_blk_mem_64_noreg_be.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.618 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_2/synth/xdma_v4_1_8_blk_mem_64_noreg_be.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'xdma_v4_1_8_blk_mem_64_noreg_be' (203#1) [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_2/synth/xdma_v4_1_8_blk_mem_64_noreg_be.vhd:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter KESTREL_512_HLF bound to: FALSE - type: string 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string 
	Parameter FPGA_FAMILY bound to: USM - type: string 
	Parameter FPGA_XCVR bound to: Y - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b11 
	Parameter CRM_MCAP_CLK_FREQ bound to: 1'b0 
	Parameter AXI4_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_EXT_512 bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 101 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 101 - type: integer 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_CC_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_RQ_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b100000000000000000 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_L1_REENTRY_DELAY bound to: 50000 - type: integer 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000011111010000 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b10000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b11 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000011000 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: FALSE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000001110000000000000001 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string 
	Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string 
	Parameter ACS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_RBAR_NUM_BAR bound to: 3'b001 
	Parameter PF1_RBAR_NUM_BAR bound to: 3'b001 
	Parameter PF2_RBAR_NUM_BAR bound to: 3'b001 
	Parameter PF3_RBAR_NUM_BAR bound to: 3'b001 
	Parameter PF0_RBAR_BAR_INDEX_0 bound to: 3'b000 
	Parameter PF0_RBAR_BAR_INDEX_1 bound to: 3'b111 
	Parameter PF0_RBAR_BAR_INDEX_2 bound to: 3'b111 
	Parameter PF0_RBAR_BAR_INDEX_3 bound to: 3'b111 
	Parameter PF0_RBAR_BAR_INDEX_4 bound to: 3'b111 
	Parameter PF0_RBAR_BAR_INDEX_5 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_0 bound to: 3'b000 
	Parameter PF1_RBAR_BAR_INDEX_1 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_2 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_3 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_4 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_5 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_0 bound to: 3'b000 
	Parameter PF2_RBAR_BAR_INDEX_1 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_2 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_3 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_4 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_5 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_0 bound to: 3'b000 
	Parameter PF3_RBAR_BAR_INDEX_1 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_2 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_3 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_4 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_5 bound to: 3'b111 
	Parameter PF0_RBAR_CAP_BAR0_UPPER bound to: 16'b0000000000000000 
	Parameter PF0_RBAR_CAP_BAR1_UPPER bound to: 16'b0000000000000000 
	Parameter PF0_RBAR_CAP_BAR2_UPPER bound to: 16'b0000000000000000 
	Parameter PF0_RBAR_CAP_BAR3_UPPER bound to: 16'b0000000000000000 
	Parameter PF0_RBAR_CAP_BAR4_UPPER bound to: 16'b0000000000000000 
	Parameter PF0_RBAR_CAP_BAR5_UPPER bound to: 16'b0000000000000000 
	Parameter PF1_RBAR_CAP_BAR0_UPPER bound to: 16'b0000000000000000 
	Parameter PF1_RBAR_CAP_BAR1_UPPER bound to: 16'b0000000000000000 
	Parameter PF1_RBAR_CAP_BAR2_UPPER bound to: 16'b0000000000000000 
	Parameter PF1_RBAR_CAP_BAR3_UPPER bound to: 16'b0000000000000000 
	Parameter PF1_RBAR_CAP_BAR4_UPPER bound to: 16'b0000000000000000 
	Parameter PF1_RBAR_CAP_BAR5_UPPER bound to: 16'b0000000000000000 
	Parameter PF2_RBAR_CAP_BAR0_UPPER bound to: 16'b0000000000000000 
	Parameter PF2_RBAR_CAP_BAR1_UPPER bound to: 16'b0000000000000000 
	Parameter PF2_RBAR_CAP_BAR2_UPPER bound to: 16'b0000000000000000 
	Parameter PF2_RBAR_CAP_BAR3_UPPER bound to: 16'b0000000000000000 
	Parameter PF2_RBAR_CAP_BAR4_UPPER bound to: 16'b0000000000000000 
	Parameter PF2_RBAR_CAP_BAR5_UPPER bound to: 16'b0000000000000000 
	Parameter PF3_RBAR_CAP_BAR0_UPPER bound to: 16'b0000000000000000 
	Parameter PF3_RBAR_CAP_BAR1_UPPER bound to: 16'b0000000000000000 
	Parameter PF3_RBAR_CAP_BAR2_UPPER bound to: 16'b0000000000000000 
	Parameter PF3_RBAR_CAP_BAR3_UPPER bound to: 16'b0000000000000000 
	Parameter PF3_RBAR_CAP_BAR4_UPPER bound to: 16'b0000000000000000 
	Parameter PF3_RBAR_CAP_BAR5_UPPER bound to: 16'b0000000000000000 
	Parameter PF0_RBAR_CAP_BAR0_LOWER bound to: 65520 - type: integer 
	Parameter PF0_RBAR_CAP_BAR1_LOWER bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_BAR2_LOWER bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_BAR3_LOWER bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_BAR4_LOWER bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_BAR5_LOWER bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_BAR0_LOWER bound to: 65520 - type: integer 
	Parameter PF1_RBAR_CAP_BAR1_LOWER bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_BAR2_LOWER bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_BAR3_LOWER bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_BAR4_LOWER bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_BAR5_LOWER bound to: 0 - type: integer 
	Parameter PF2_RBAR_CAP_BAR0_LOWER bound to: 65520 - type: integer 
	Parameter PF2_RBAR_CAP_BAR1_LOWER bound to: 0 - type: integer 
	Parameter PF2_RBAR_CAP_BAR2_LOWER bound to: 0 - type: integer 
	Parameter PF2_RBAR_CAP_BAR3_LOWER bound to: 0 - type: integer 
	Parameter PF2_RBAR_CAP_BAR4_LOWER bound to: 0 - type: integer 
	Parameter PF2_RBAR_CAP_BAR5_LOWER bound to: 0 - type: integer 
	Parameter PF3_RBAR_CAP_BAR0_LOWER bound to: 65520 - type: integer 
	Parameter PF3_RBAR_CAP_BAR1_LOWER bound to: 0 - type: integer 
	Parameter PF3_RBAR_CAP_BAR2_LOWER bound to: 0 - type: integer 
	Parameter PF3_RBAR_CAP_BAR3_LOWER bound to: 0 - type: integer 
	Parameter PF3_RBAR_CAP_BAR4_LOWER bound to: 0 - type: integer 
	Parameter PF3_RBAR_CAP_BAR5_LOWER bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_BAR0 bound to: 48'b000000000000000000000000000000001111111111110000 
	Parameter PF0_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR0 bound to: 48'b000000000000000000000000000000001111111111110000 
	Parameter PF1_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR0 bound to: 48'b000000000000000000000000000000001111111111110000 
	Parameter PF2_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR0 bound to: 48'b000000000000000000000000000000001111111111110000 
	Parameter PF3_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter RBAR_ENABLE bound to: FALSE - type: string 
	Parameter PDVSEC_NEXTPTR bound to: 12'b000000000000 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001001 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001001 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001001 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001001 
	Parameter PF0_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter VF0_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR bound to: 12'b000000000000 
	Parameter VF1_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR bound to: 12'b000000000000 
	Parameter VF2_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR bound to: 12'b000000000000 
	Parameter VF3_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_VC_CAP_ENABLE bound to: TRUE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000111110000 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000111110000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter ECC_PIPELINE bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter TEST_MODE_PIN_CHAR bound to: FALSE - type: string 
	Parameter SPARE_BIT0 bound to: FALSE - type: string 
	Parameter SPARE_BIT1 bound to: 1'b0 
	Parameter SPARE_BIT2 bound to: 1'b0 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 1'b0 
	Parameter SPARE_BIT5 bound to: 1'b0 
	Parameter SPARE_BIT6 bound to: 1'b0 
	Parameter SPARE_BIT7 bound to: 1'b0 
	Parameter SPARE_BIT8 bound to: 1'b0 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CCIX_RX_CREDIT_LIMIT bound to: 8'b00001000 
	Parameter AXISTEN_IF_CCIX_TX_CREDIT_LIMIT bound to: 8'b00001000 
	Parameter AXISTEN_IF_CCIX_TX_REGISTERED_TREADY bound to: FALSE - type: string 
	Parameter CCIX_DIRECT_ATTACH_MODE bound to: FALSE - type: string 
	Parameter CCIX_ENABLE bound to: FALSE - type: string 
	Parameter CCIX_DVSEC bound to: FALSE - type: string 
	Parameter CCIX_VENDOR_ID bound to: 16'b0001111000101100 
	Parameter PF0_VC_ARB_CAPABILITY bound to: 4'b0000 
	Parameter PF0_VC_ARB_TBL_OFFSET bound to: 8'b00110001 
	Parameter PF0_VC_EXTENDED_COUNT bound to: FALSE - type: string 
	Parameter PF0_VC_LOW_PRIORITY_EXTENDED_COUNT bound to: FALSE - type: string 
	Parameter PF0_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter PF0_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF0_PRI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF0_PRI_OST_PR_CAPACITY bound to: 0 - type: integer 
	Parameter PF1_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter PF1_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF1_PRI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF1_PRI_OST_PR_CAPACITY bound to: 0 - type: integer 
	Parameter PF2_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter PF2_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF2_PRI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF2_PRI_OST_PR_CAPACITY bound to: 0 - type: integer 
	Parameter PF3_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter PF3_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF3_PRI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF3_PRI_OST_PR_CAPACITY bound to: 0 - type: integer 
	Parameter PL_CTRL_SKP_GEN_ENABLE bound to: FALSE - type: string 
	Parameter PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE bound to: TRUE - type: string 
	Parameter PL_USER_SPARE2 bound to: 16'b0000000000000000 
	Parameter TL_CREDITS_CD_VC1 bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH_VC1 bound to: 8'b00000000 
	Parameter TL_CREDITS_NPD_VC1 bound to: 12'b000000000000 
	Parameter TL_CREDITS_NPH_VC1 bound to: 8'b00000001 
	Parameter TL_CREDITS_PD_VC1 bound to: 12'b000111000000 
	Parameter TL_CREDITS_PH_VC1 bound to: 8'b01000000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1 bound to: 5'b00010 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1 bound to: 5'b00100 
	Parameter TL_FEATURE_ENABLE_FC_SCALING bound to: FALSE - type: string 
	Parameter VFG0_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter VFG0_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG1_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter VFG1_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG2_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter VFG2_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG3_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter VFG3_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter TDVSEC_OPT_TLP_SUPPORT bound to: TRUE - type: string 
	Parameter CCIX_DVSEC_PCSR_START_ADDR bound to: 12'b011010000000 
	Parameter CCIX_DVSEC_PCSR_SIZE bound to: 12'b000001010000 
	Parameter CCIX_DVSEC_PCR_START_ADDR bound to: 12'b100000000000 
	Parameter CCIX_DVSEC_PCR_SIZE bound to: 12'b000000111100 
	Parameter CCIX_DVSEC_SAM_TABLE_START_ADDR bound to: 12'b101000000000 
	Parameter CCIX_DVSEC_SAM_TABLE_SIZE bound to: 12'b000010000000 
	Parameter CCIX_DVSEC_IDM_TABLE_START_ADDR bound to: 12'b110000000000 
	Parameter CCIX_DVSEC_IDM_TABLE_SIZE bound to: 12'b000001000000 
	Parameter CCIX_TDVSEC_OFFSET bound to: 10'b0110000000 
	Parameter CCIX_PDVSEC_CPL_TIMEOUT bound to: 17'b00000010011100010 
	Parameter PF0_VENDOR_ID bound to: 16'b0001000011101110 
	Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 16'b0001000011101110 
	Parameter PF0_DEVICE_ID bound to: 16'b1001000000111111 
	Parameter PF1_DEVICE_ID bound to: 16'b1001000000010001 
	Parameter PF2_DEVICE_ID bound to: 16'b1001010000111111 
	Parameter PF3_DEVICE_ID bound to: 16'b1001011000111111 
	Parameter PF0_REVISION_ID bound to: 8'b00000000 
	Parameter PF1_REVISION_ID bound to: 8'b00000000 
	Parameter PF2_REVISION_ID bound to: 8'b00000000 
	Parameter PF3_REVISION_ID bound to: 8'b00000000 
	Parameter PF0_SUBSYSTEM_ID bound to: 16'b0000000000000111 
	Parameter PF1_SUBSYSTEM_ID bound to: 16'b0000000000000111 
	Parameter PF2_SUBSYSTEM_ID bound to: 16'b0000000000000111 
	Parameter PF3_SUBSYSTEM_ID bound to: 16'b0000000000000111 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter DEDICATE_PERST bound to: FALSE - type: string 
	Parameter SYS_RESET_POLARITY bound to: 0 - type: integer 
	Parameter DIS_GT_WIZARD bound to: FALSE - type: string 
	Parameter BMD_PIO_MODE bound to: FALSE - type: string 
	Parameter DBG_CHECKER bound to: FALSE - type: string 
	Parameter ENABLE_IBERT bound to: FALSE - type: string 
	Parameter GEN4_EIEOS_0S7 bound to: TRUE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter ENABLE_LTSSM_DBG bound to: FALSE - type: string 
	Parameter BROADCOM_SBR_WA bound to: FALSE - type: string 
	Parameter DBG_DESCRAMBLE_EN bound to: FALSE - type: string 
	Parameter PIPE_DEBUG_EN bound to: FALSE - type: string 
	Parameter MSI_INT bound to: 32 - type: integer 
	Parameter COMPLETER_MODEL bound to: FALSE - type: string 
	Parameter SRIOV_EXD_MODE bound to: FALSE - type: string 
	Parameter THREE_PORT_SWITCH bound to: FALSE - type: string 
	Parameter TWO_PORT_SWITCH bound to: FALSE - type: string 
	Parameter TWO_PORT_CONFIG bound to: X8G3 - type: string 
	Parameter silicon_revision bound to: Beta - type: string 
	Parameter DEV_PORT_TYPE bound to: 0 - type: integer 
	Parameter pcie_blk_locn bound to: 6 - type: integer 
	Parameter gen_x0y0_xdc bound to: 0 - type: integer 
	Parameter gen_x0y1_xdc bound to: 0 - type: integer 
	Parameter gen_x0y2_xdc bound to: 0 - type: integer 
	Parameter gen_x0y3_xdc bound to: 0 - type: integer 
	Parameter gen_x0y4_xdc bound to: 0 - type: integer 
	Parameter gen_x0y5_xdc bound to: 0 - type: integer 
	Parameter gen_x0y6_xdc bound to: 0 - type: integer 
	Parameter gen_x0y7_xdc bound to: 0 - type: integer 
	Parameter gen_x1y0_xdc bound to: 0 - type: integer 
	Parameter gen_x1y1_xdc bound to: 0 - type: integer 
	Parameter gen_x1y2_xdc bound to: 0 - type: integer 
	Parameter gen_x1y3_xdc bound to: 0 - type: integer 
	Parameter gen_x1y4_xdc bound to: 0 - type: integer 
	Parameter gen_x1y5_xdc bound to: 0 - type: integer 
	Parameter xlnx_ref_board bound to: AU280 - type: string 
	Parameter PIPE_SIM bound to: FALSE - type: string 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter PCIE_FAST_CONFIG bound to: NONE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: FALSE - type: string 
	Parameter PCIE_CONFIGURATION bound to: FALSE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter TX_FC_IF bound to: TRUE - type: string 
	Parameter CFG_EXT_IF bound to: FALSE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter PER_FUNC_STATUS_IF bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter CFG_PM_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_TX_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter PCIE_ID_IF bound to: FALSE - type: string 
	Parameter MSI_EN bound to: TRUE - type: string 
	Parameter MSIX_EN bound to: FALSE - type: string 
	Parameter PCIE4_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter GTWIZ_IN_CORE bound to: 1 - type: integer 
	Parameter GTCOM_IN_CORE bound to: 2 - type: integer 
	Parameter MCAP_ENABLEMENT bound to: NONE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter EN_GT_SELECTION bound to: TRUE - type: string 
	Parameter PLL_TYPE bound to: 2 - type: integer 
	Parameter EN_PARITY bound to: FALSE - type: string 
	Parameter INS_LOSS_PROFILE bound to: ADD-IN_CARD - type: string 
	Parameter MSI_X_OPTIONS bound to: None - type: string 
	Parameter SELECT_QUAD bound to: GTY_Quad_227 - type: string 
	Parameter VU9P_BOARD bound to: FALSE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter IS_BOARD_PROJECT bound to: 1 - type: integer 
	Parameter GT_DRP_CLK_SRC bound to: 0 - type: integer 
	Parameter FREE_RUN_FREQ bound to: 1 - type: integer 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter AWS_MODE_VALUE bound to: 0 - type: integer 
	Parameter GT_TYPE bound to: GTY - type: string 
	Parameter TX_RX_MASTER_CHANNEL bound to: X1Y15 - type: string 
	Parameter X1_CH_EN bound to: X1Y15 - type: string 
	Parameter X2_CH_EN bound to: X1Y15 X1Y14 - type: string 
	Parameter X4_CH_EN bound to: X1Y15 X1Y14 X1Y13 X1Y12 - type: string 
	Parameter X8_CH_EN bound to: X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 - type: string 
	Parameter XS_CH_EN bound to: X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 X1Y7 X1Y6 X1Y5 X1Y4 X1Y3 X1Y2 X1Y1 X1Y0 - type: string 
	Parameter EXT_SYS_CLK_BUFG bound to: FALSE - type: string 
	Parameter ENABLE_MORE bound to: FALSE - type: string 
	Parameter ENABLE_AUTO_RXEQ bound to: FALSE - type: string 
	Parameter DISABLE_BRAM_PIPELINE bound to: FALSE - type: string 
	Parameter ENABLE_MULTIPF_AER bound to: FALSE - type: string 
	Parameter DISABLE_EQ_SYNCHRONIZER bound to: FALSE - type: string 
	Parameter DMA_2RP bound to: FALSE - type: string 
	Parameter QDMA_TPH_MSIX_BRAMS_DIS bound to: FALSE - type: string 
	Parameter USE_STANDARD_INTERFACES bound to: FALSE - type: string 
	Parameter MASTER_GT_QUAD_INX bound to: 3 - type: integer 
	Parameter MASTER_GT_CONTAINER bound to: 27 - type: integer 
	Parameter SRIOV_ACTIVE_VFS bound to: 252 - type: integer 
	Parameter ENABLE_MSIX_32VEC bound to: FALSE - type: string 
	Parameter EXT_PIPESIM bound to: FALSE - type: string 
	Parameter MAX_WATCHDOG_CNT bound to: 20'b01001111111111111111 
	Parameter GEN_VALID_AT_WATCHDOG_CNT bound to: 20'b01000000000000000000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string 
	Parameter AXI4_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CC_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RQ_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 101 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 101 - type: integer 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b11 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_EXT_512 bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b100000000000000000 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_L1_REENTRY_DELAY bound to: 50000 - type: integer 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000011111010000 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b10000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b00 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000011000 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: FALSE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000001110000000000000001 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001001 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001001 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001001 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001001 
	Parameter PF0_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_VC_CAP_ENABLE bound to: TRUE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000111110000 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000111110000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter ECC_PIPELINE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter TEST_MODE_PIN_CHAR bound to: FALSE - type: string 
	Parameter SPARE_BIT0 bound to: FALSE - type: string 
	Parameter SPARE_BIT1 bound to: 1'b0 
	Parameter SPARE_BIT2 bound to: 1'b0 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 1'b0 
	Parameter SPARE_BIT5 bound to: 1'b0 
	Parameter SPARE_BIT6 bound to: 1'b0 
	Parameter SPARE_BIT7 bound to: 1'b0 
	Parameter SPARE_BIT8 bound to: 1'b0 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter ENABLE_MSIX_32VEC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CCIX_RX_CREDIT_LIMIT bound to: 8'b00001000 
	Parameter AXISTEN_IF_CCIX_TX_CREDIT_LIMIT bound to: 8'b00001000 
	Parameter AXISTEN_IF_CCIX_TX_REGISTERED_TREADY bound to: FALSE - type: string 
	Parameter CCIX_DIRECT_ATTACH_MODE bound to: FALSE - type: string 
	Parameter CCIX_ENABLE bound to: FALSE - type: string 
	Parameter CCIX_VENDOR_ID bound to: 16'b0001111000101100 
	Parameter PF0_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter PF0_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF0_PRI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF0_PRI_OST_PR_CAPACITY bound to: 0 - type: integer 
	Parameter PF0_VC_ARB_CAPABILITY bound to: 4'b0000 
	Parameter PF0_VC_ARB_TBL_OFFSET bound to: 8'b00110001 
	Parameter PF0_VC_EXTENDED_COUNT bound to: FALSE - type: string 
	Parameter PF0_VC_LOW_PRIORITY_EXTENDED_COUNT bound to: FALSE - type: string 
	Parameter PF1_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter PF1_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF1_PRI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF1_PRI_OST_PR_CAPACITY bound to: 0 - type: integer 
	Parameter PF2_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter PF2_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF2_PRI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF2_PRI_OST_PR_CAPACITY bound to: 0 - type: integer 
	Parameter PF3_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter PF3_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF3_PRI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF3_PRI_OST_PR_CAPACITY bound to: 0 - type: integer 
	Parameter PL_CTRL_SKP_GEN_ENABLE bound to: FALSE - type: string 
	Parameter PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE bound to: TRUE - type: string 
	Parameter PL_USER_SPARE2 bound to: 16'b0000000000000000 
	Parameter TL_CREDITS_CD_VC1 bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH_VC1 bound to: 8'b00000000 
	Parameter TL_CREDITS_NPD_VC1 bound to: 12'b000000000000 
	Parameter TL_CREDITS_NPH_VC1 bound to: 8'b00000001 
	Parameter TL_CREDITS_PD_VC1 bound to: 12'b000111000000 
	Parameter TL_CREDITS_PH_VC1 bound to: 8'b01000000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1 bound to: 5'b00010 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1 bound to: 5'b00100 
	Parameter TL_FEATURE_ENABLE_FC_SCALING bound to: FALSE - type: string 
	Parameter VFG0_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter VFG0_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG1_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter VFG1_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG2_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter VFG2_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG3_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter VFG3_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
	Parameter LANES bound to: 16 - type: integer 
	Parameter MAX_TLP_COUNT bound to: 64 - type: integer 
	Parameter MAX_TLP_COUNT_BITS bound to: 7 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter RAM_WORD_COUNT bound to: 256 - type: integer 
	Parameter MODE_512 bound to: 1'b1 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CCIX_RX_CREDIT_LIMIT bound to: 8'b00001000 
	Parameter AXISTEN_IF_CCIX_TX_CREDIT_LIMIT bound to: 8'b00001000 
	Parameter AXISTEN_IF_CCIX_TX_REGISTERED_TREADY bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b100000000000000000 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512 bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter CCIX_DIRECT_ATTACH_MODE bound to: FALSE - type: string 
	Parameter CCIX_ENABLE bound to: FALSE - type: string 
	Parameter CCIX_VENDOR_ID bound to: 16'b0001111000101100 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b11 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000011000 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter PF0_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001001 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000001110000000000000001 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PF0_PRI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF0_PRI_OST_PR_CAPACITY bound to: 0 - type: integer 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000111110000 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000111110000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_ARB_CAPABILITY bound to: 4'b0000 
	Parameter PF0_VC_ARB_TBL_OFFSET bound to: 8'b00110001 
	Parameter PF0_VC_CAP_ENABLE bound to: TRUE - type: string 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_EXTENDED_COUNT bound to: FALSE - type: string 
	Parameter PF0_VC_LOW_PRIORITY_EXTENDED_COUNT bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter PF1_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001001 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_PRI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF1_PRI_OST_PR_CAPACITY bound to: 0 - type: integer 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter PF2_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001001 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_PRI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF2_PRI_OST_PR_CAPACITY bound to: 0 - type: integer 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter PF3_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001001 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_PRI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF3_PRI_OST_PR_CAPACITY bound to: 0 - type: integer 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_CTRL_SKP_GEN_ENABLE bound to: FALSE - type: string 
	Parameter PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b10000 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b00 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter PL_USER_SPARE2 bound to: 16'b0000000000000000 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000011111010000 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_L1_REENTRY_DELAY bound to: 50000 - type: integer 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SPARE_BIT0 bound to: TRUE - type: string 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CD_VC1 bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_CREDITS_CH_VC1 bound to: 8'b00000000 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPD_VC1 bound to: 12'b000000000000 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_NPH_VC1 bound to: 8'b00000001 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PD_VC1 bound to: 12'b000111000000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_CREDITS_PH_VC1 bound to: 8'b01000000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1 bound to: 5'b00010 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1 bound to: 5'b00100 
	Parameter TL_FEATURE_ENABLE_FC_SCALING bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: FALSE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter VFG0_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter VFG1_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter VFG2_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ATS_CAP_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter VFG3_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
WARNING: [Synth 8-7071] port 'DBGCCIXOUT' of module 'PCIE4CE4' is unconnected for instance 'pcie_4_c_e4_inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_pipe.v:2327]
WARNING: [Synth 8-7023] instance 'pcie_4_c_e4_inst' of module 'PCIE4CE4' has 725 connections declared, but only 724 given [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_pipe.v:2327]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ECC_PIPELINE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter ECC_PIPELINE bound to: FALSE - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 72 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter ECC_PIPELINE bound to: FALSE - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: TRUE - type: string 
	Parameter EN_ECC_WRITE bound to: TRUE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 72 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter ECC_PIPELINE bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
	Parameter NUM_BRAM_4K bound to: 0 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter NUM_VFUNCTIONS bound to: 0 - type: integer 
	Parameter NUM_FUNCTIONS bound to: 1 - type: integer 
	Parameter NUM_BRAM_4K bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b11 
	Parameter STATE_RESET bound to: 3'b000 
	Parameter STATE_RESET2 bound to: 3'b010 
	Parameter STATE_MGMT_RESET_DEASSERT bound to: 3'b001 
	Parameter STATE_PHY_RDY bound to: 3'b100 
	Parameter STATE_RESET_DEASSERT bound to: 3'b101 
	Parameter STATE_RESET_DEASSERT2 bound to: 3'b110 
	Parameter CLK_QUARTER0 bound to: 3'b000 
	Parameter CLK_HALF0 bound to: 3'b001 
	Parameter CLK_EQUAL0 bound to: 3'b010 
	Parameter CLK_INVALID0 bound to: 3'b011 
	Parameter CLK_INVALID1 bound to: 3'b100 
	Parameter CLK_QUARTER1 bound to: 3'b101 
	Parameter CLK_HALF1 bound to: 3'b110 
	Parameter CLK_HALF2 bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_init_ctrl.v:261]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_init_ctrl.v:310]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NUM_VFS bound to: 252 - type: integer 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF1_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF2_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF3_PRI_CAP_ON bound to: FALSE - type: string 
	Parameter PF0_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF1_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF2_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF3_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG0_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG1_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG2_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter VFG3_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter PF0_PASID_CAP_ON bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NUM_VFS bound to: 252 - type: integer 
	Parameter REG_DEV_CTRL bound to: 10'b0000011110 
	Parameter REG_DEV_CTRL__FLR_SIZE bound to: 1 - type: integer 
	Parameter REG_DEV_CTRL__FLR bound to: 15 - type: integer 
	Parameter REG_PCI_CMD bound to: 10'b0000000001 
	Parameter REG_PCI_CMD__BME_SIZE bound to: 1 - type: integer 
	Parameter REG_PCI_CMD__BME bound to: 2 - type: integer 
	Parameter REG_PCI_CMD__MSE_SIZE bound to: 1 - type: integer 
	Parameter REG_PCI_CMD__MSE bound to: 1 - type: integer 
	Parameter REG_PM_CSR bound to: 10'b0000010001 
	Parameter REG_PM_CSR__PS_SIZE bound to: 2 - type: integer 
	Parameter REG_PM_CSR__PS bound to: 0 - type: integer 
	Parameter REG_TPH_CR bound to: 10'b0010001010 
	Parameter REG_TPH_CR__RQE_SIZE bound to: 1 - type: integer 
	Parameter REG_TPH_CR__RQE bound to: 8 - type: integer 
	Parameter REG_TPH_CR__STMS_SIZE bound to: 3 - type: integer 
	Parameter REG_TPH_CR__STMS bound to: 0 - type: integer 
	Parameter REG_MSIX_CR bound to: 10'b0000011000 
	Parameter REG_MSIX_CR__EN_SIZE bound to: 1 - type: integer 
	Parameter REG_MSIX_CR__EN bound to: 31 - type: integer 
	Parameter REG_MSIX_CR__MSK_SIZE bound to: 1 - type: integer 
	Parameter REG_MSIX_CR__MSK bound to: 30 - type: integer 
	Parameter PF_VF_MAP_WIDTH bound to: 256 - type: integer 
	Parameter REG_ATS_CR bound to: 10'b0011100001 
	Parameter REG_ATS_CR__EN_SIZE bound to: 1 - type: integer 
	Parameter REG_ATS_CR__EN bound to: 31 - type: integer 
	Parameter REG_PRI_CR bound to: 10'b0011100101 
	Parameter REG_PRI_CR__EN_SIZE bound to: 2 - type: integer 
	Parameter REG_PRI_CR__EN bound to: 0 - type: integer 
	Parameter REG_PASID_CR bound to: 10'b0101111101 
	Parameter REG_PASID_CR__EN_SIZE bound to: 2 - type: integer 
	Parameter REG_PASID_CR__EN bound to: 17 - type: integer 
	Parameter REG_PASID_CR__PASID_SIZE_SIZE bound to: 2 - type: integer 
	Parameter REG_PASID_CR__PASID_SIZE bound to: 5 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter PF0_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string 
	Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_USER_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_USER_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_USER_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_CORE_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CORE_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_CORE_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_CORE_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXI4_USER_CQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_CC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_RQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_RC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_CQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CORE_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b10 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter PF0_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_USER_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_USER_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_USER_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_CORE_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CORE_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_CORE_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_CORE_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXI4_USER_CQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_CC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_RQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_RC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_CQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CORE_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_CORE_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_USER_CQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_CQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter PARITY_ENABLE bound to: 1 - type: integer 
	Parameter FIFO_WIDTH bound to: 708 - type: integer 
	Parameter TUSER_LOWER_OFFSET bound to: 264 - type: integer 
	Parameter TUSER_UPPER_OFFSET bound to: 618 - type: integer 
	Parameter FIFO_READ_DATA_UPPER_OFFSET bound to: 354 - type: integer 
	Parameter FIFO_READ_TKEEP_UPPER_OFFSET bound to: 610 - type: integer 
	Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 712 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter EXPECT_NEW_WORD bound to: 2'b01 
	Parameter SEND_SAVED_HALF_WORD bound to: 2'b10 
	Parameter WAIT_FOR_UPPER_HALF bound to: 2'b11 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter FIFO_WIDTH bound to: 708 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 5 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 712 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TUSER_WIDTH bound to: 183 - type: integer 
	Parameter TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter MAX_CREDIT bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_512b_cq_output_mux.v:404]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_CORE_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_USER_CC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_CC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CC_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter PARITY_ENABLE bound to: 1 - type: integer 
	Parameter FIFO_IN_DATA_WIDTH bound to: 596 - type: integer 
	Parameter FIFO_OUT_DATA_WIDTH bound to: 298 - type: integer 
	Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 298 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 596 - type: integer 
	Parameter FIFO_WIDTH bound to: 298 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 7 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 298 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TUSER_WIDTH bound to: 33 - type: integer 
	Parameter TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter TREADY_WIDTH bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_CORE_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_USER_RQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_RQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RQ_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter PARITY_ENABLE bound to: 1 - type: integer 
	Parameter FIFO_IN_DATA_WIDTH bound to: 654 - type: integer 
	Parameter FIFO_OUT_DATA_WIDTH bound to: 327 - type: integer 
	Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 327 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 654 - type: integer 
	Parameter FIFO_WIDTH bound to: 327 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 7 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 327 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TUSER_WIDTH bound to: 62 - type: integer 
	Parameter TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter TREADY_WIDTH bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter PF0_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_CORE_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXI4_USER_RC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_RC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter PARITY_ENABLE bound to: 1 - type: integer 
	Parameter FIFO_WIDTH bound to: 684 - type: integer 
	Parameter TUSER_LOWER_OFFSET bound to: 264 - type: integer 
	Parameter TUSER_UPPER_OFFSET bound to: 606 - type: integer 
	Parameter FIFO_READ_DATA_UPPER_OFFSET bound to: 342 - type: integer 
	Parameter FIFO_READ_TKEEP_UPPER_OFFSET bound to: 598 - type: integer 
	Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 690 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter EXPECT_NEW_WORD bound to: 2'b01 
	Parameter SEND_SAVED_HALF_WORD bound to: 2'b10 
	Parameter WAIT_FOR_UPPER_HALF bound to: 2'b11 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter FIFO_WIDTH bound to: 684 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 5 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter PF0_ATS_CAP_ON bound to: FALSE - type: string 
	Parameter IN_DATA_WIDTH bound to: 690 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TUSER_WIDTH bound to: 161 - type: integer 
	Parameter TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter MAX_CREDIT bound to: 32 - type: integer 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
	Parameter FPGA_FAMILY bound to: USM - type: string 
	Parameter FPGA_XCVR bound to: Y - type: string 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_ASYNC_EN bound to: FALSE - type: string 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_GT_XCVR bound to: GTY - type: string 
	Parameter PHY_GTWIZARD bound to: TRUE - type: string 
	Parameter PHY_MODE bound to: 0 - type: integer 
	Parameter PHY_REFCLK_MODE bound to: 0 - type: integer 
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_GEN12_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_GEN34_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter PHY_GEN4_EIEOS bound to: 1 - type: integer 
	Parameter PHY_GEN4_64BIT_EN bound to: FALSE - type: string 
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_COEFF bound to: 3'b010 
	Parameter FSM_REMAP bound to: 3'b011 
	Parameter FSM_QUERY bound to: 3'b100 
	Parameter FSM_DONE bound to: 3'b101 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000010 
	Parameter TXPOSTCURSOR_01 bound to: 6'b001110 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001000 
	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001110 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000010 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0110110 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011010 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_gt_phy_txeq.v:288]
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_TXCOEFF bound to: 3'b010 
	Parameter FSM_ADAPT bound to: 3'b011 
	Parameter FSM_DONE bound to: 3'b100 
	Parameter NEW_TXCOEFF bound to: 18'b000000000000000100 
	Parameter ADAPT_MAX bound to: 22'b0111101000010010000000 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_gt_phy_rxeq.v:226]
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter CONSECUTIVE_CYCLE_OF_RXELECIDLE bound to: 64 - type: integer 
	Parameter FSM_CTRL_IDLE bound to: 0 - type: integer 
	Parameter FSM_ASSERT_AVTT bound to: 1 - type: integer 
	Parameter FSM_CHECK_RXELECIDLE_ASSERTED bound to: 2 - type: integer 
	Parameter FSM_CHECK_RXELECIDLE_SOLID_DEASSERT bound to: 3 - type: integer 
	Parameter FSM_ASSERT_PROG bound to: 4 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter PHY_GEN12_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_GEN34_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_REFCLK_MODE bound to: 0 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter MAX_COUNT_ENTER bound to: 8'b00000011 
	Parameter MAX_COUNT_EXIT bound to: 8'b00011110 
	Parameter RXELECIDLE_CYCLE_CNT_MAX bound to: 64 - type: integer 
	Parameter PHY_GT_XCVR bound to: GTY - type: string 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 4 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: double 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double 
	Parameter C_GT_TYPE bound to: 3 - type: integer 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 1 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 5 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 1 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000001 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100 
	Parameter C_RX_COMMA_M_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 8.000000 - type: double 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 111 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 100.000000 - type: double 
	Parameter C_RX_SLIDE_MODE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 200.000000 - type: double 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: double 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 16 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 4 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 200.000000 - type: double 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 8.000000 - type: double 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 111 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 100.000000 - type: double 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 200.000000 - type: double 
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 4 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: double 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 1 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 8.000000 - type: double 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 111 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 16 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 4 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 1 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 111 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000001111000000000000000000000000 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 15 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 15 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001001110001000 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000110010 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001110000111010100100 
	Parameter GTYE4_COMMON_AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter GTYE4_COMMON_AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter GTYE4_COMMON_AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_A_SDM0TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter GTYE4_COMMON_A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_A_SDM1TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_BIAS_CFG0 bound to: 16'b0000000000110000 
	Parameter GTYE4_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_BIAS_CFG2 bound to: 16'b0011010100100100 
	Parameter GTYE4_COMMON_BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter GTYE4_COMMON_BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter GTYE4_COMMON_BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_POR_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_PPF0_CFG bound to: 16'b0000011000000000 
	Parameter GTYE4_COMMON_PPF1_CFG bound to: 16'b0000010000000000 
	Parameter GTYE4_COMMON_QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTYE4_COMMON_QPLL0_CFG0 bound to: 16'b0011001100011000 
	Parameter GTYE4_COMMON_QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter GTYE4_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter GTYE4_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter GTYE4_COMMON_QPLL0_CFG4 bound to: 16'b0000000000000010 
	Parameter GTYE4_COMMON_QPLL0_CP bound to: 10'b1111111111 
	Parameter GTYE4_COMMON_QPLL0_CP_G3 bound to: 10'b0000001111 
	Parameter GTYE4_COMMON_QPLL0_FBDIV bound to: 100 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter GTYE4_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter GTYE4_COMMON_QPLL0_LPF bound to: 10'b0111010100 
	Parameter GTYE4_COMMON_QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter GTYE4_COMMON_QPLL0_PCI_EN bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL0_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTYE4_COMMON_QPLL1_CFG0 bound to: 16'b0011001100011000 
	Parameter GTYE4_COMMON_QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL1_CFG2 bound to: 16'b0000111111000011 
	Parameter GTYE4_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000111111000011 
	Parameter GTYE4_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter GTYE4_COMMON_QPLL1_CFG4 bound to: 16'b0000000000000001 
	Parameter GTYE4_COMMON_QPLL1_CP bound to: 10'b1111111111 
	Parameter GTYE4_COMMON_QPLL1_CP_G3 bound to: 10'b0001111111 
	Parameter GTYE4_COMMON_QPLL1_FBDIV bound to: 100 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL1_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTYE4_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter GTYE4_COMMON_QPLL1_LPF bound to: 10'b0111010100 
	Parameter GTYE4_COMMON_QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter GTYE4_COMMON_QPLL1_PCI_EN bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter GTYE4_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter GTYE4_COMMON_SARC_ENB bound to: 1'b0 
	Parameter GTYE4_COMMON_SARC_SEL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTYE4_COMMON_SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter GTYE4_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTYE4_COMMON_SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter GTYE4_COMMON_SIM_MODE bound to: FAST - type: string 
	Parameter GTYE4_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTYE4_COMMON_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTYE4_COMMON_UB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG4 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG5 bound to: 16'b0000010000000000 
	Parameter GTYE4_COMMON_UB_CFG6 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_BGBYPASSB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGMONITORENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGPDB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGRCALOVRD_VAL bound to: 5'b10000 
	Parameter GTYE4_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_DRPADDR_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_DRPCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_DRPEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPWE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL0_VAL bound to: 3'b000 
	Parameter GTYE4_COMMON_PCIERATEQPLL1_VAL bound to: 3'b000 
	Parameter GTYE4_COMMON_PMARSVD0_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_PMARSVD1_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0FBDIV_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0PD_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_COMMON_QPLL0RESET_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1FBDIV_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKEN_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1PD_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_COMMON_QPLL1RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLLRSVD2_VAL bound to: 5'b00000 
	Parameter GTYE4_COMMON_QPLLRSVD3_VAL bound to: 5'b00000 
	Parameter GTYE4_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_RCALENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_SDM0DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTYE4_COMMON_SDM0RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0TOGGLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0WIDTH_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_SDM1DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTYE4_COMMON_SDM1RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1TOGGLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1WIDTH_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBCFGSTREAMEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDO_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UBDRDY_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBENABLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBGPI_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBINTR_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBIOLMBRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMBRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMCAPTURE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGUPDATE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMREGEN_VAL bound to: 4'b0000 
	Parameter GTYE4_COMMON_UBMDMSHIFT_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSYSRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTCK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTDI_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_BGBYPASSB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGMONITORENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGPDB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PMARSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PMARSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0PD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1PD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_RCALENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0DATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1DATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBCFGSTREAMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDO_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBENABLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBGPI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBINTR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBIOLMBRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMBRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMCAPTURE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGUPDATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMREGEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSHIFT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSYSRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTDI_TIE_EN bound to: 1'b0 
	Parameter AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter A_SDM0TOGGLE bound to: 1'b0 
	Parameter A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter A_SDM1TOGGLE bound to: 1'b0 
	Parameter BIAS_CFG0 bound to: 16'b0000000000110000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0011010100100100 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000000 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter PPF1_CFG bound to: 16'b0000010000000000 
	Parameter QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL0_CFG0 bound to: 16'b0011001100011000 
	Parameter QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000000010 
	Parameter QPLL0_CP bound to: 10'b1111111111 
	Parameter QPLL0_CP_G3 bound to: 10'b0000001111 
	Parameter QPLL0_FBDIV bound to: 100 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter QPLL0_LPF bound to: 10'b0111010100 
	Parameter QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter QPLL0_PCI_EN bound to: 1'b1 
	Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL1_CFG0 bound to: 16'b0011001100011000 
	Parameter QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG2 bound to: 16'b0000111111000011 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000011 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000000001 
	Parameter QPLL1_CP bound to: 10'b1111111111 
	Parameter QPLL1_CP_G3 bound to: 10'b0001111111 
	Parameter QPLL1_FBDIV bound to: 100 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter QPLL1_LPF bound to: 10'b0111010100 
	Parameter QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter QPLL1_PCI_EN bound to: 1'b1 
	Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_ENB bound to: 1'b0 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter UB_CFG0 bound to: 16'b0000000000000000 
	Parameter UB_CFG1 bound to: 16'b0000000000000000 
	Parameter UB_CFG2 bound to: 16'b0000000000000000 
	Parameter UB_CFG3 bound to: 16'b0000000000000000 
	Parameter UB_CFG4 bound to: 16'b0000000000000000 
	Parameter UB_CFG5 bound to: 16'b0000010000000000 
	Parameter UB_CFG6 bound to: 16'b0000000000000000 
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1111100000011100 
	Parameter GTYE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTYE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXTERMINATION bound to: 1'b1 
	Parameter GTYE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100 
	Parameter GTYE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter GTYE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_MIN_LAT bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000011111010 
	Parameter GTYE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000101011 
	Parameter GTYE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTYE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_DELAY_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTYE4_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_GEARBOX_MODE bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTYE4_CHANNEL_LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_OOBDIVCTL bound to: 2'b01 
	Parameter GTYE4_CHANNEL_OOB_PWRUP bound to: 1'b1 
	Parameter GTYE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTYE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter GTYE4_CHANNEL_PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter GTYE4_CHANNEL_PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter GTYE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter GTYE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100001000000 
	Parameter GTYE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter GTYE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100001000000 
	Parameter GTYE4_CHANNEL_PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_PCS_RSVD0 bound to: 16'b0110010011100000 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTYE4_CHANNEL_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXBUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 31 - type: integer 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000001001001001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001011001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000000101100100 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter GTYE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter GTYE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter GTYE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_1 - type: string 
	Parameter GTYE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTYE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXOUT_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter GTYE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTYE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter GTYE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXPI_CFG0 bound to: 16'b0000000100000000 
	Parameter GTYE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000001010100 
	Parameter GTYE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_RXSLIDE_MODE bound to: PMA - type: string 
	Parameter GTYE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter GTYE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b111 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000001111 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: double 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b1001 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter GTYE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_VREG_CTRL bound to: 3'b010 
	Parameter GTYE4_CHANNEL_RX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter GTYE4_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTYE4_CHANNEL_RX_XMODE_SEL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SAS_12G_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTYE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_SIM_MODE bound to: FAST - type: string 
	Parameter GTYE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter GTYE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTYE4_CHANNEL_SRSTMODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter GTYE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTYE4_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXBUF_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter GTYE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter GTYE4_CHANNEL_TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTYE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TXOUT_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter GTYE4_CHANNEL_TXPH_CFG bound to: 16'b0000001100100011 
	Parameter GTYE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter GTYE4_CHANNEL_TXPI_CFG1 bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWBST_BST bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_EN bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_MAG bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTYE4_CHANNEL_TX_DEEMPH0 bound to: 6'b010100 
	Parameter GTYE4_CHANNEL_TX_DEEMPH1 bound to: 6'b001101 
	Parameter GTYE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter GTYE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTYE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter GTYE4_CHANNEL_TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PROGCLK_SEL bound to: POSTPI - type: string 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_CFG bound to: 10.000000 - type: double 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_TX_SW_MEAS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TX_VREG_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter GTYE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter GTYE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter GTYE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter GTYE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter GTYE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter GTYE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter GTYE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter GTYE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTYE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_Y_ALL_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CPLLPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_CHANNEL_CPLLRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1010000 
	Parameter GTYE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTYE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b11 
	Parameter GTYE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1111100000011100 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b01100 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 10 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000011111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000101011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter OOBDIVCTL bound to: 2'b01 
	Parameter OOB_PWRUP bound to: 1'b1 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100001000000 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100001000000 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0110010011100000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter RATE_SW_USE_DRP bound to: 1'b0 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 31 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 1 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001001001 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001011001 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_1 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 16'b0000000100000000 
	Parameter RXPI_CFG1 bound to: 16'b0000000001010100 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b111 
	Parameter RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000001111 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: double 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter RX_SUM_VCMTUNE bound to: 4'b1001 
	Parameter RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_VREG_CTRL bound to: 3'b010 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b1 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter TERM_RCAL_OVRD bound to: 3'b001 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter TXPH_CFG bound to: 16'b0000001100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter TXPI_CFG1 bound to: 16'b0001000000000000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSWBST_BST bound to: 1 - type: integer 
	Parameter TXSWBST_EN bound to: 0 - type: integer 
	Parameter TXSWBST_MAG bound to: 4 - type: integer 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b010100 
	Parameter TX_DEEMPH1 bound to: 6'b001101 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b1 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter TX_PROGCLK_SEL bound to: POSTPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 10.000000 - type: double 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b011 
	Parameter TX_VREG_PDB bound to: 1'b1 
	Parameter TX_VREG_VREFSEL bound to: 2'b10 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
	Parameter FREQUENCY bound to: 512 - type: integer 
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter DRP_WAIT bound to: 0 - type: integer 
	Parameter DRP_READ bound to: 1 - type: integer 
	Parameter DRP_READ_ACK bound to: 2 - type: integer 
	Parameter DRP_MODIFY bound to: 3 - type: integer 
	Parameter DRP_WRITE bound to: 4 - type: integer 
	Parameter DRP_WRITE_ACK bound to: 5 - type: integer 
	Parameter DRP_DONE bound to: 6 - type: integer 
	Parameter RESET bound to: 0 - type: integer 
	Parameter READ_X0E1 bound to: 1 - type: integer 
	Parameter CHECK_X0E1_STATUS bound to: 2 - type: integer 
	Parameter READ_PROGCLK_SEL bound to: 3 - type: integer 
	Parameter SAVE_PROGCLK_SEL bound to: 4 - type: integer 
	Parameter READ_X079 bound to: 5 - type: integer 
	Parameter CHECK_X079_STATUS bound to: 6 - type: integer 
	Parameter READ_PROGDIV_CFG bound to: 7 - type: integer 
	Parameter SAVE_PROGDIV_CFG bound to: 8 - type: integer 
	Parameter READ_X0E1_BEFORE_PROGCLK_SEL_MOD bound to: 9 - type: integer 
	Parameter MODIFY_PROGCLK_SEL bound to: 10 - type: integer 
	Parameter MODIFY_PROGDIV bound to: 11 - type: integer 
	Parameter MODIFY_TXOUTCLK_SEL bound to: 12 - type: integer 
	Parameter ASSERT_CPLLPD bound to: 13 - type: integer 
	Parameter DEASSERT_CPLLPD bound to: 14 - type: integer 
	Parameter ASSERT_CPLLRESET bound to: 15 - type: integer 
	Parameter DEASSERT_CPLLRESET bound to: 16 - type: integer 
	Parameter WAIT_GTCPLLLOCK bound to: 17 - type: integer 
	Parameter ASSERT_PROGDIVRESET bound to: 18 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE bound to: 19 - type: integer 
	Parameter CHECK_FREQ bound to: 20 - type: integer 
	Parameter RESTORE_READ_X0E1 bound to: 21 - type: integer 
	Parameter RESTORE_READ_X079 bound to: 22 - type: integer 
	Parameter RESTORE_PROGDIV bound to: 23 - type: integer 
	Parameter RESTORE_PROGCLK_SEL bound to: 24 - type: integer 
	Parameter CLEAR_FLAG_x0E1 bound to: 25 - type: integer 
	Parameter CLEAR_FLAG_x079 bound to: 26 - type: integer 
	Parameter WAIT_GTCPLLLOCK2 bound to: 27 - type: integer 
	Parameter ASSERT_PROGDIVRESET2 bound to: 28 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE2 bound to: 29 - type: integer 
	Parameter CAL_FAIL bound to: 30 - type: integer 
	Parameter CAL_DONE bound to: 31 - type: integer 
	Parameter SYNTH_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000 
	Parameter SYNTH_WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000 
	Parameter SYNTH_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_CPLLLOCK bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000000001111101000 
	Parameter SIM_RESET_SPEEDUP_REG bound to: TRUE - type: string 
	Parameter WAIT_WIDTH_PROGDIVRESET bound to: 5'b11001 
	Parameter WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000 
	Parameter WAIT_ASSERT_CPLLPD bound to: 5'b11001 
	Parameter WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000 
	Parameter MOD_PROGCLK_SEL bound to: 2'b10 
	Parameter MOD_PROGDIV_CFG bound to: 16'b1110000001100010 
	Parameter MOD_TXOUTCLK_SEL bound to: 3'b101 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter REVISION bound to: 1 - type: integer 
	Parameter RESET_STATE bound to: 0 - type: integer 
	Parameter MEASURE_STATE bound to: 1 - type: integer 
	Parameter HOLD_STATE bound to: 2 - type: integer 
	Parameter UPDATE_STATE bound to: 3 - type: integer 
	Parameter DONE_STATE bound to: 4 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter C_NUM_CLIENTS bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ARB_START bound to: 4'b0001 
	Parameter ARB_WAIT bound to: 4'b0010 
	Parameter ARB_REPORT bound to: 4'b0100 
	Parameter ARB_INC bound to: 4'b1000 
	Parameter DRP_WAIT bound to: 7'b0000001 
	Parameter DRP_READ bound to: 7'b0000010 
	Parameter DRP_READ_ACK bound to: 7'b0000100 
	Parameter DRP_MODIFY bound to: 7'b0001000 
	Parameter DRP_WRITE bound to: 7'b0010000 
	Parameter DRP_WRITE_ACK bound to: 7'b0100000 
	Parameter DRP_DONE bound to: 7'b1000000 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_GEN4_64BIT_EN bound to: FALSE - type: string 
	Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer 
	Parameter CORECLK_DIV_250MHZ bound to: 3'b000 
	Parameter CORECLK_DIV_500MHZ bound to: 3'b000 
	Parameter CORECLK_DIV bound to: 3'b000 
	Parameter USERCLK_DIV_250MHZ bound to: 3'b000 
	Parameter USERCLK_DIV_500MHZ bound to: 3'b001 
	Parameter USERCLK_DIV bound to: 3'b001 
	Parameter MCAPCLK_DIV_250MHZ bound to: 3'b001 
	Parameter MCAPCLK_DIV_500MHZ bound to: 3'b011 
	Parameter MCAPCLK_DIV bound to: 3'b011 
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter PHY_SIM_EN bound to: TRUE - type: string 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_GTPOWERGOOD bound to: 3'b001 
	Parameter FSM_PLLLOCK bound to: 3'b010 
	Parameter FSM_TXPROGDIVRESETDONE bound to: 3'b011 
	Parameter FSM_RESETDONE bound to: 3'b100 
	Parameter FSM_TXSYNC_START bound to: 3'b101 
	Parameter FSM_TXSYNC_DONE bound to: 3'b110 
	Parameter FSM_PHYSTATUS bound to: 3'b111 
	Parameter PWR_ON_WAIT_CNT bound to: 4'b0000 
	Parameter PWR_ON_DONE bound to: 4'b0001 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_gt_phy_rst.v:417]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 2 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 64 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: TRUE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 3 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 4 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 6 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 18 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 2 - type: integer 
	Parameter RST_VAL bound to: 2 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b1 
	Parameter INV_DEF_VAL bound to: 1'b0 
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 101 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 101 - type: integer 
	Parameter AXIS_CCIX_RX_CNTL_WIDTH bound to: 36 - type: integer 
	Parameter AXIS_CCIX_TX_CNTL_WIDTH bound to: 36 - type: integer 
WARNING: [Synth 8-7071] port 'cfg_pri_control' of module 'SoC_xdma_0_0_pcie4c_ip_pcie4c_uscale_core_top' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/synth/SoC_xdma_0_0_pcie4c_ip.v:1081]
WARNING: [Synth 8-7071] port 'cfg_ats_control_enable' of module 'SoC_xdma_0_0_pcie4c_ip_pcie4c_uscale_core_top' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/synth/SoC_xdma_0_0_pcie4c_ip.v:1081]
WARNING: [Synth 8-7071] port 'cfg_vf_ats_control_enable' of module 'SoC_xdma_0_0_pcie4c_ip_pcie4c_uscale_core_top' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/synth/SoC_xdma_0_0_pcie4c_ip.v:1081]
WARNING: [Synth 8-7071] port 'cfg_pasid_control' of module 'SoC_xdma_0_0_pcie4c_ip_pcie4c_uscale_core_top' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/synth/SoC_xdma_0_0_pcie4c_ip.v:1081]
WARNING: [Synth 8-7071] port 'cfg_max_pasid_width_control' of module 'SoC_xdma_0_0_pcie4c_ip_pcie4c_uscale_core_top' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/synth/SoC_xdma_0_0_pcie4c_ip.v:1081]
WARNING: [Synth 8-7023] instance 'inst' of module 'SoC_xdma_0_0_pcie4c_ip_pcie4c_uscale_core_top' has 632 connections declared, but only 627 given [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/synth/SoC_xdma_0_0_pcie4c_ip.v:1081]
WARNING: [Synth 8-7071] port 'pipe_tx0_rcvr_det' of module 'SoC_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/synth/SoC_xdma_0_0.sv:554]
WARNING: [Synth 8-7071] port 'pipe_clk' of module 'SoC_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/synth/SoC_xdma_0_0.sv:554]
WARNING: [Synth 8-7071] port 'sys_clk_bufg' of module 'SoC_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/synth/SoC_xdma_0_0.sv:554]
WARNING: [Synth 8-7071] port 'pipe_tx0_powerdown' of module 'SoC_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/synth/SoC_xdma_0_0.sv:554]
WARNING: [Synth 8-7071] port 'cfg_fc_vc_sel' of module 'SoC_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/synth/SoC_xdma_0_0.sv:554]
WARNING: [Synth 8-7023] instance 'inst' of module 'SoC_xdma_0_0_core_top' has 1297 connections declared, but only 1292 given [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/synth/SoC_xdma_0_0.sv:554]
WARNING: [Synth 8-7071] port 'user_lnk_up' of module 'SoC_xdma_0_0' is unconnected for instance 'xdma_0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v:301]
WARNING: [Synth 8-7071] port 'usr_irq_ack' of module 'SoC_xdma_0_0' is unconnected for instance 'xdma_0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v:301]
WARNING: [Synth 8-7071] port 'msi_enable' of module 'SoC_xdma_0_0' is unconnected for instance 'xdma_0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v:301]
WARNING: [Synth 8-7071] port 'msi_vector_width' of module 'SoC_xdma_0_0' is unconnected for instance 'xdma_0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v:301]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_data' of module 'SoC_xdma_0_0' is unconnected for instance 'xdma_0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v:301]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_write_done' of module 'SoC_xdma_0_0' is unconnected for instance 'xdma_0' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v:301]
WARNING: [Synth 8-7023] instance 'xdma_0' of module 'SoC_xdma_0_0' has 56 connections declared, but only 50 given [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v:301]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_smc'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v:154]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v:227]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'QuantLaneNet_0'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xdma_0'. This will prevent further optimization [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/synth/SoC.v:301]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:02:35 . Memory (MB): peak = 8408.633 ; gain = 3134.574 ; free physical = 150500 ; free virtual = 243454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:58 . Memory (MB): peak = 8408.633 ; gain = 3134.574 ; free physical = 150746 ; free virtual = 243700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:58 ; elapsed = 00:02:58 . Memory (MB): peak = 8408.633 ; gain = 3134.574 ; free physical = 150746 ; free virtual = 243700
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 11355.016 ; gain = 0.000 ; free physical = 147774 ; free virtual = 240728
INFO: [Netlist 29-17] Analyzing 1336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/ip_0/synth/SoC_xdma_0_0_pcie4c_ip_gt.xdc] for cell 'SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst'
Finished Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/ip_0/synth/SoC_xdma_0_0_pcie4c_ip_gt.xdc] for cell 'SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/ip_0/synth/SoC_xdma_0_0_pcie4c_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc] for cell 'SoC_i/xdma_0/inst/pcie4c_ip_i/inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:160]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:164]
Finished Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc] for cell 'SoC_i/xdma_0/inst/pcie4c_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/SoC_xdma_0_0_board.xdc] for cell 'SoC_i/xdma_0/inst'
Finished Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/SoC_xdma_0_0_board.xdc] for cell 'SoC_i/xdma_0/inst'
Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/source/SoC_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'SoC_i/xdma_0/inst'
Finished Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/source/SoC_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'SoC_i/xdma_0/inst'
Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_util_ds_buf_0/SoC_util_ds_buf_0_board.xdc] for cell 'SoC_i/util_ds_buf/U0'
Finished Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_util_ds_buf_0/SoC_util_ds_buf_0_board.xdc] for cell 'SoC_i/util_ds_buf/U0'
Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_util_ds_buf_0/SoC_util_ds_buf_0.xdc] for cell 'SoC_i/util_ds_buf/U0'
Finished Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_util_ds_buf_0/SoC_util_ds_buf_0.xdc] for cell 'SoC_i/util_ds_buf/U0'
Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/bd_d7be_psr_aclk_0_board.xdc] for cell 'SoC_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/bd_d7be_psr_aclk_0_board.xdc] for cell 'SoC_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/bd_d7be_psr_aclk_0.xdc] for cell 'SoC_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/bd_d7be_psr_aclk_0.xdc] for cell 'SoC_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'SoC_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'SoC_i/system_ila_0/inst/ila_lib/inst'
WARNING: [Timing 38-3] User defined clock exists on pin SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc:117] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:01:58 ; elapsed = 00:00:35 . Memory (MB): peak = 16511.172 ; gain = 366.996 ; free physical = 143194 ; free virtual = 236148
Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/SoC_xdma_0_0_pcie4c_ip_board.xdc] for cell 'SoC_i/xdma_0/inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/SoC_xdma_0_0_pcie4c_ip_board.xdc] for cell 'SoC_i/xdma_0/inst/pcie4c_ip_i/inst'
Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/synth/SoC_xdma_0_0_pcie4c_ip_late.xdc] for cell 'SoC_i/xdma_0/inst/pcie4c_ip_i/inst'
Finished Parsing XDC File [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/synth/SoC_xdma_0_0_pcie4c_ip_late.xdc] for cell 'SoC_i/xdma_0/inst/pcie4c_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/synth/SoC_xdma_0_0_pcie4c_ip_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 16512.176 ; gain = 0.000 ; free physical = 143139 ; free virtual = 236094
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1033 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 956 instances
  CFGLUT5 => SRLC32E: 64 instances
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 16512.180 ; gain = 0.004 ; free physical = 143138 ; free virtual = 236094
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:20 ; elapsed = 00:07:04 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 150589 ; free virtual = 243545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:09:20 ; elapsed = 00:07:04 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 150589 ; free virtual = 243545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /SoC_xdma_0_0_pcie4c_ip_gt_i/inst. (constraint file  /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1/dont_touch.xdc, line 122).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/pcie4c_ip_i/inst. (constraint file  /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1/dont_touch.xdc, line 125).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst. (constraint file  /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1/dont_touch.xdc, line 136).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/util_ds_buf/U0. (constraint file  /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1/dont_touch.xdc, line 144).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/ila_lib/inst. (constraint file  /home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/\genblk1[0].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/\genblk1[1].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/\genblk1[2].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/\genblk1[3].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/\genblk1[4].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/\genblk1[5].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/\genblk1[6].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/\genblk1[7].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[4].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[5].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[6].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[7].u_buffermem . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/pcie4c_ip_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /SoC_xdma_0_0_pcie4c_ip_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/util_ds_buf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/QuantLaneNet_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/ila_lib. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/g_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_0_aw. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_0_w. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_0_b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_0_ar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_0_r. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_1_aw. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_1_w. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_1_b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_1_ar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_1_r. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/pcie4c_ip_i/inst/user_lnk_up_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/pcie4c_ip_i/inst/user_reset_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[3].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP = true for pcie_perstn. (constraint file  auto generated constraint).
Applied set_property KEEP = true for pcie_refclk_clk_n. (constraint file  auto generated constraint).
Applied set_property KEEP = true for pcie_refclk_clk_p. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:09:22 ; elapsed = 00:07:05 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 150545 ; free virtual = 243501
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fifo_64bits_to_fifo_24bits_input'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fifo_64bits_to_mem_16bits_weight'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'memreqsm_cs_reg' in module 'xdma_v4_1_8_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'cpldtlpSm_cs_reg' in module 'xdma_v4_1_8_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'wrlitesm_cs_reg' in module 'xdma_v4_1_8_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'rdliteSM_cs_reg' in module 'xdma_v4_1_8_axi_mm_master_rd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_8_vul_tar'
INFO: [Synth 8-802] inferred FSM for state register 'intr_issue_state_reg' in module 'xdma_v4_1_8_pcie_userapp_tgt_intr_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'clk_sm_cur_reg' in module 'xdma_v4_1_8_vul_irq'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'SoC_xdma_0_0_pcie4c_ip_512b_cq_intfc'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'SoC_xdma_0_0_pcie4c_ip_512b_rc_intfc'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'SoC_xdma_0_0_pcie4c_ip_gt_phy_txeq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'SoC_xdma_0_0_pcie4c_ip_gt_phy_rxeq'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_reg' in module 'SoC_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm'
INFO: [Synth 8-802] inferred FSM for state register 'non_sris.fsm_reg' in module 'SoC_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle'
INFO: [Synth 8-802] inferred FSM for state register 'pwr_on_fsm_reg' in module 'SoC_xdma_0_0_pcie4c_ip_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'SoC_xdma_0_0_pcie4c_ip_gt_phy_rst'
INFO: [Synth 8-6904] The RAM "QuantLaneNet_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QuantLaneNet_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QuantLaneNet_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QuantLaneNet_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QuantLaneNet_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QuantLaneNet_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QuantLaneNet_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QuantLaneNet_v1_0_S00_AXI:/BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"block_ram_single_port:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_single_port:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "block_ram_single_port:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 STATE_0 |                              000 |                              000
                 STATE_1 |                              001 |                              001
                 STATE_2 |                              010 |                              010
                 STATE_3 |                              011 |                              011
                 STATE_4 |                              100 |                              100
                 STATE_5 |                              101 |                              101
                 STATE_6 |                              110 |                              110
                 STATE_7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fifo_64bits_to_fifo_24bits_input'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"block_ram_single_port__parameterized0:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_single_port__parameterized0:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "block_ram_single_port__parameterized0:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 STATE_0 |                              001 |                              001
                 STATE_1 |                              010 |                              010
                 STATE_2 |                              011 |                              011
                 STATE_3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fifo_64bits_to_mem_16bits_weight'
INFO: [Synth 8-3971] The signal "block_ram_multi_word_dual_port:/gen1[1].ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"block_ram_single_port__parameterized1:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "block_ram_single_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "block_ram_single_port__parameterized1:/ram_reg"
INFO: [Synth 8-3971] The signal "block_ram_multi_word_dual_port__parameterized1:/gen1[1].ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"block_ram_single_port__parameterized2:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "block_ram_single_port__parameterized2:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "block_ram_single_port__parameterized2:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "block_ram_single_port__parameterized2:/ram_reg"
INFO: [Synth 8-3971] The signal "block_ram_multi_word_dual_port__parameterized2:/gen1[1].ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "block_ram_multi_word_dual_port__parameterized4:/gen1[1].ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"block_ram_dual_port:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "block_ram_dual_port:/ram_reg"
INFO: [Synth 8-3971] The signal "block_ram_dual_port:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6794] RAM ("block_ram_single_port__parameterized6:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("block_ram_single_port__parameterized6:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"block_ram_single_port__parameterized6:/ram_reg"'.
INFO: [Synth 8-3971] The signal "block_ram_multi_word_dual_port__parameterized5:/gen1[1].ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"block_ram_dual_port__parameterized0:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "block_ram_dual_port__parameterized0:/ram_reg"
INFO: [Synth 8-3971] The signal "block_ram_dual_port__parameterized0:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "block_ram_single_port__parameterized9:/ram_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6794] RAM ("block_ram_single_port__parameterized10:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("block_ram_single_port__parameterized10:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"block_ram_single_port__parameterized10:/ram_reg"'.
INFO: [Synth 8-6904] The RAM "block_ram_single_port__parameterized11:/ram_reg" of size (depth=64 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"block_ram_dual_port__parameterized1:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "block_ram_dual_port__parameterized1:/ram_reg"
INFO: [Synth 8-3971] The signal "block_ram_dual_port__parameterized1:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "block_ram_single_port__parameterized15:/ram_reg" of size (depth=62 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "block_ram_single_port__parameterized16:/ram_reg" of size (depth=64 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "block_ram_single_port__parameterized17:/ram_reg" of size (depth=62 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "block_ram_single_port__parameterized18:/ram_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "block_ram_single_port__parameterized19:/ram_reg" of size (depth=62 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "block_ram_single_port__parameterized21:/ram_reg" of size (depth=29 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "block_ram_single_port__parameterized22:/ram_reg" of size (depth=13 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "block_ram_single_port__parameterized23:/ram_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_mm_master_omulti_rd_v:/rdDataBuf_ff_reg" of size (depth=8 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_mm_master_omulti_rd_v:/rdreqIdq_ff_reg" of size (depth=4 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_mm_master_omulti_wr_v:/m_axi_awlenq_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_mm_master_omulti_wr_v:/brespLastq_ff_reg" of size (depth=4 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng:/rrq_wadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng:/rcp_rcv_lba_101_reg" of size (depth=16 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng:/rrq_len_nn1_reg" of size (depth=16 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng:/rrq_wfba_nn1_reg" of size (depth=16 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng:/rcp_rcv_amt_101_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng:/rrq_dadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized0:/rrq_wadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized0:/rcp_rcv_lba_101_reg" of size (depth=16 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized0:/rrq_len_nn1_reg" of size (depth=16 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized0:/rrq_wfba_nn1_reg" of size (depth=16 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized0:/rcp_rcv_amt_101_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized0:/rrq_dadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized1:/rrq_wadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized1:/rcp_rcv_lba_101_reg" of size (depth=16 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized1:/rrq_len_nn1_reg" of size (depth=16 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized1:/rrq_wfba_nn1_reg" of size (depth=16 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized1:/rcp_rcv_amt_101_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized1:/rrq_dadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized2:/rrq_wadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized2:/rcp_rcv_lba_101_reg" of size (depth=16 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized2:/rrq_len_nn1_reg" of size (depth=16 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized2:/rrq_wfba_nn1_reg" of size (depth=16 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized2:/rcp_rcv_amt_101_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized2:/rrq_dadr_nn1_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized3:/rrq_wadr_nn1_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized3:/rcp_rcv_lba_101_reg" of size (depth=32 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized3:/rrq_len_nn1_reg" of size (depth=32 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized3:/rrq_wfba_nn1_reg" of size (depth=32 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized3:/rcp_rcv_amt_101_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized4:/rrq_wadr_nn1_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized4:/rcp_rcv_lba_101_reg" of size (depth=32 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized4:/rrq_len_nn1_reg" of size (depth=32 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized4:/rrq_wfba_nn1_reg" of size (depth=32 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized4:/rcp_rcv_amt_101_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized5:/rrq_wadr_nn1_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized5:/rcp_rcv_lba_101_reg" of size (depth=32 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized5:/rrq_len_nn1_reg" of size (depth=32 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized5:/rrq_wfba_nn1_reg" of size (depth=32 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized5:/rcp_rcv_amt_101_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized6:/rrq_wadr_nn1_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized6:/rcp_rcv_lba_101_reg" of size (depth=32 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized6:/rrq_len_nn1_reg" of size (depth=32 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized6:/rrq_wfba_nn1_reg" of size (depth=32 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_vul_rdwr_eng__parameterized6:/rcp_rcv_amt_101_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRRD_IDLE |                              000 |                              000
             WRRD_MEMREQ |                              001 |                              001
          WRRD_MEMREQ2ND |                              010 |                              010
          WRRD_MEMWRDATA |                              011 |                              100
           WRRD_MEMRDREQ |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memreqsm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_8_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_str_masterbr_rdtlp_br_v:/rdtlplengthq_reg" of size (depth=8 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MCPL_START |                               00 |                               00
          MCPL_CRTDATBT1 |                               01 |                               01
          MCPL_CRTDATBT2 |                               10 |                               10
           MCPL_DATAXFER |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldtlpSm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_8_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_mm_master_wr_br_v:/m_axi_awfirstdwbestq_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_mm_master_wr_br_v:/m_axi_awdwlenq_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_mm_master_wr_br_v:/m_axi_awlastdwbestq_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_mm_master_wr_br_v:/m_axi_bardecq_reg" of size (depth=32 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WRLITESM_IDLE |                               00 |                               00
    WRLITESM_PCIETLPINFO |                               01 |                               01
         WRLITESM_WRDATA |                               10 |                               10
         WRLITESM_WAITWR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrlitesm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_8_axi_mm_master_wr_br_v'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_mm_master_wr_br_v:/m_axi_awaddrq_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_mm_master_wr_br_v:/m_axi_funcq_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_mm_master_wr_br_v:/m_axi_awsizeq_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_mm_master_wr_br_v:/m_axi_awprotq_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_axi_mm_master_rd_br_v:/m_axi_bardecq_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RDLITE_IDLE |                               00 |                               00
      RDLITE_PCIETLPINFO |                               01 |                               01
        RDLITE_WAITRDCPL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdliteSM_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_8_axi_mm_master_rd_br_v'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_dma_pcie_rq:/wcp_chn_q_reg" of size (depth=15 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_dma_pcie_rq:/wcp_eor_q_reg" of size (depth=15 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_dma_pcie_rq:/wcp_rid_q_reg" of size (depth=15 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_dma_pcie_rc:/tag_rrq_chn_info_mem_odd_reg" of size (depth=128 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_dma_pcie_rc:/tag_rrq_chn_info_mem_even_reg" of size (depth=128 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_8_dma_pcie_rc:/tag_did_conti_val_reg" of size (depth=256 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              sm_mr_idle |                             0001 |                             0001
                sm_mr_ld |                             0010 |                             0010
              sm_mr_wait |                             0100 |                             0100
               sm_mr_cpl |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_8_vul_tar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        S_INTR_ISSUE_RST |                        000000001 |                             0000
       S_INTR_ISSUE_IDLE |                        000000010 |                             0001
      S_INTR_ISSUE_ADDRL |                        000000100 |                             0010
      S_INTR_ISSUE_ADDRH |                        000001000 |                             0011
       S_INTR_ISSUE_DATA |                        000010000 |                             0100
     S_INTR_ISSUE_VECCON |                        000100000 |                             0101
        S_INTR_ISSUE_VLD |                        001000000 |                             0110
       S_INTR_ISSUE_SEND |                        010000000 |                             0111
       S_INTR_ISSUE_WAIT |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'intr_issue_state_reg' using encoding 'one-hot' in module 'xdma_v4_1_8_pcie_userapp_tgt_intr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                              000 | 00000000000000000000000000000000
                  sm_arb |                              001 | 00000000000000000000000000000001
                  sm_vec |                              010 | 00000000000000000000000000000010
              sm_irq_set |                              011 | 00000000000000000000000000000011
                  sm_irq |                              100 | 00000000000000000000000000000100
              sm_irq_clr |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_sm_cur_reg' using encoding 'sequential' in module 'xdma_v4_1_8_vul_irq'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xdma_v4_1_8_mem_simple_dport_ram__parameterized0:/the_bram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized0:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized0:/the_bram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xdma_v4_1_8_mem_simple_dport_ram__parameterized1:/the_bram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized1:/the_bram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xdma_v4_1_8_mem_simple_dport_ram__parameterized4:/the_bram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized4:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized4:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized4:/the_bram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xdma_v4_1_8_mem_simple_dport_ram__parameterized5:/the_bram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
     WAIT_FOR_UPPER_HALF |                               01 |                               11
         EXPECT_NEW_WORD |                               10 |                               01
    SEND_SAVED_HALF_WORD |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'SoC_xdma_0_0_pcie4c_ip_512b_cq_intfc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
     WAIT_FOR_UPPER_HALF |                               01 |                               11
         EXPECT_NEW_WORD |                               10 |                               01
    SEND_SAVED_HALF_WORD |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'SoC_xdma_0_0_pcie4c_ip_512b_rc_intfc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
              FSM_PRESET |                              001 |                              001
               FSM_COEFF |                              010 |                              010
               FSM_REMAP |                              011 |                              011
               FSM_QUERY |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'SoC_xdma_0_0_pcie4c_ip_gt_phy_txeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                            00001 |                              000
              FSM_PRESET |                            00010 |                              001
             FSM_TXCOEFF |                            00100 |                              010
               FSM_ADAPT |                            01000 |                              011
                FSM_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'SoC_xdma_0_0_pcie4c_ip_gt_phy_rxeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_ASSERT_AVTT |                              000 |                              001
FSM_CHECK_RXELECIDLE_ASSERTED |                              001 |                              010
FSM_CHECK_RXELECIDLE_SOLID_DEASSERT |                              010 |                              011
         FSM_ASSERT_PROG |                              011 |                              100
           FSM_CTRL_IDLE |                              100 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_reg' using encoding 'sequential' in module 'SoC_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                               00 |                              000
FSM_GEN12_RXELECIDLE_EXIT |                               01 |                              001
FSM_GEN34_RXELECIDLE_EXIT |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'non_sris.fsm_reg' using encoding 'sequential' in module 'SoC_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         PWR_ON_WAIT_CNT |                                0 |                               00
             PWR_ON_DONE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pwr_on_fsm_reg' using encoding 'sequential' in module 'SoC_xdma_0_0_pcie4c_ip_gt_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_GTPOWERGOOD |                         00000001 |                              001
             FSM_PLLLOCK |                         00000010 |                              010
  FSM_TXPROGDIVRESETDONE |                         00000100 |                              011
           FSM_RESETDONE |                         00001000 |                              100
        FSM_TXSYNC_START |                         00010000 |                              101
         FSM_TXSYNC_DONE |                         00100000 |                              110
           FSM_PHYSTATUS |                         01000000 |                              111
                FSM_IDLE |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'SoC_xdma_0_0_pcie4c_ip_gt_phy_rst'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:11:40 ; elapsed = 00:09:33 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 143023 ; free virtual = 236049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/QuantLaneNet_v1_0_S00_AXI_inst /BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/QuantLaneNet_v1_0_S00_AXI_inst /BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/QuantLaneNet_v1_0_S00_AXI_inst /BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/QuantLaneNet_v1_0_S00_AXI_inst /BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/QuantLaneNet_v1_0_S00_AXI_inst /BRAM_GEN[0].BYTE_BRAM_GEN[4].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/QuantLaneNet_v1_0_S00_AXI_inst /BRAM_GEN[0].BYTE_BRAM_GEN[5].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/QuantLaneNet_v1_0_S00_AXI_inst /BRAM_GEN[0].BYTE_BRAM_GEN[6].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/QuantLaneNet_v1_0_S00_AXI_inst /BRAM_GEN[0].BYTE_BRAM_GEN[7].byte_ram_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/u_bias/ram_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/u_bias/ram_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_cls_1/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg" of size (depth=62 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_cls_1/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg" of size (depth=62 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_cls_2/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg" of size (depth=62 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_cls_2/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg" of size (depth=62 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_vertical_1/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg" of size (depth=29 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_vertical_1/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg" of size (depth=29 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_vertical_2/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg" of size (depth=13 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_vertical_2/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg" of size (depth=13 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
RAM ("SoC_i/QuantLaneNet_0/u_bias/gen0[1].ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7124] RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_0/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_0/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_0/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_0/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7124] RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_0/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_0/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_0/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_0/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
RAM ("SoC_i/QuantLaneNet_0/gen0[1].ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/gen0[1].ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "SoC_i/QuantLaneNet_0/gen0[1].ram_reg" was recognized as a true dual port RAM template.
RAM ("SoC_i/QuantLaneNet_0/u_bias/gen0[1].ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7124] RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7124] RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
RAM ("SoC_i/QuantLaneNet_0/u_bias/gen0[1].ram_reg") is too shallow (depth = 8) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_2/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 509) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/gen0[1].ram_reg") is too shallow (depth = 16) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/gen0[1].ram_reg") is too shallow (depth = 16) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "SoC_i/QuantLaneNet_0/gen0[1].ram_reg" was recognized as a true dual port RAM template.
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_3/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 514) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_3/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_3/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_3/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_3/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_3/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_3/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 514) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_3/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_3/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_3/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_3/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_3/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_4/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 514) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_4/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_4/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_4/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_4/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_4/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_4/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 514) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_4/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_4/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_4/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_4/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_4/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_5/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 253) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/gen0[1].ram_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_6/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 258) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_6/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 258) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_7/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 258) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_7/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 258) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/gen0[1].ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_8/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 125) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/gen0[1].ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_cls_0/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 62) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_cls_0/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 62) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/gen0[1].ram_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/gen0[1].ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_vertical_0/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 61) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_vertical_0/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg") is too shallow (depth = 61) to use URAM. Choosing BRAM instead of URAM 
RAM ("SoC_i/QuantLaneNet_0/u_fifo_input/u_bram/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/QuantLaneNet_0/u_fifo_input/u_bram/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/u_fifo_input/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "SoC_i/QuantLaneNet_0/u_fifo_input/u_bram/ram_reg"
RAM ("SoC_i/QuantLaneNet_0/u_fifo_weight/u_bram/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/QuantLaneNet_0/u_fifo_weight/u_bram/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/QuantLaneNet_0/u_fifo_weight/u_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "SoC_i/QuantLaneNet_0/u_fifo_weight/u_bram/ram_reg"
RAM ("SoC_i/QuantLaneNet_0/u_bram/gen0[1].ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/xdma_0/inst/i_0/ram_top/gen_sw_ctxt_ram[0].SW_CTXT_RAM/the_bram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/gen_sw_ctxt_ram[0].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/gen_sw_ctxt_ram[0].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/xdma_0/inst/i_0/ram_top/gen_sw_ctxt_ram[1].SW_CTXT_RAM/the_bram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/gen_sw_ctxt_ram[1].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/gen_sw_ctxt_ram[1].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/xdma_0/inst/i_0/ram_top/gen_sw_ctxt_ram[2].SW_CTXT_RAM/the_bram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/gen_sw_ctxt_ram[2].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/gen_sw_ctxt_ram[2].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/xdma_0/inst/i_0/ram_top/gen_sw_ctxt_ram[3].SW_CTXT_RAM/the_bram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/gen_sw_ctxt_ram[3].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/gen_sw_ctxt_ram[3].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/xdma_0/inst/i_0/ram_top/HW_CTXT_RAM/the_bram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/HW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/HW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/xdma_0/inst/i_0/ram_top/DSC_CRD_RCV_RAM/the_bram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/DSC_CRD_RCV_RAM/the_bram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLI_RAM/the_bram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLI_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLI_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLI_RAM/the_bram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "SoC_i/xdma_0/inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("block_ram_multi_word_dual_port__GB0/gen0[1].ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
RAM ("block_ram_multi_word_dual_port__GB0/gen0[1].ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "block_ram_multi_word_dual_port__GB0/gen0[1].ram_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP gen0[0].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].u_mult/stage_1_c_reg is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: register gen0[0].u_mult/mult_packed_reg is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: register gen0[0].u_mult/pre_add_reg is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: operator gen0[0].u_mult/mult_packed0 is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: operator gen0[0].u_mult/pre_add0 is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[1].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[1].u_mult/stage_1_c_reg is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: register gen0[1].u_mult/mult_packed_reg is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: register gen0[1].u_mult/pre_add_reg is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: operator gen0[1].u_mult/mult_packed0 is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: operator gen0[1].u_mult/pre_add0 is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[2].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].u_mult/stage_1_c_reg is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: register gen0[2].u_mult/mult_packed_reg is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: register gen0[2].u_mult/pre_add_reg is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: operator gen0[2].u_mult/mult_packed0 is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: operator gen0[2].u_mult/pre_add0 is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[3].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[3].u_mult/stage_1_c_reg is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: register gen0[3].u_mult/mult_packed_reg is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: register gen0[3].u_mult/pre_add_reg is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: operator gen0[3].u_mult/mult_packed0 is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: operator gen0[3].u_mult/pre_add0 is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[4].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[4].u_mult/stage_1_c_reg is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: register gen0[4].u_mult/mult_packed_reg is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: register gen0[4].u_mult/pre_add_reg is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: operator gen0[4].u_mult/mult_packed0 is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: operator gen0[4].u_mult/pre_add0 is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[5].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[5].u_mult/stage_1_c_reg is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: register gen0[5].u_mult/mult_packed_reg is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: register gen0[5].u_mult/pre_add_reg is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: operator gen0[5].u_mult/mult_packed0 is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: operator gen0[5].u_mult/pre_add0 is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[6].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[6].u_mult/stage_1_c_reg is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: register gen0[6].u_mult/mult_packed_reg is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: register gen0[6].u_mult/pre_add_reg is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: operator gen0[6].u_mult/mult_packed0 is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: operator gen0[6].u_mult/pre_add0 is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[7].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[7].u_mult/stage_1_c_reg is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: register gen0[7].u_mult/mult_packed_reg is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: register gen0[7].u_mult/pre_add_reg is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: operator gen0[7].u_mult/mult_packed0 is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: operator gen0[7].u_mult/pre_add0 is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[8].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[8].u_mult/stage_1_c_reg is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: register gen0[8].u_mult/mult_packed_reg is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: register gen0[8].u_mult/pre_add_reg is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: operator gen0[8].u_mult/mult_packed0 is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: operator gen0[8].u_mult/pre_add0 is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[9].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[9].u_mult/stage_1_c_reg is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: register gen0[9].u_mult/mult_packed_reg is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: register gen0[9].u_mult/pre_add_reg is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: operator gen0[9].u_mult/mult_packed0 is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: operator gen0[9].u_mult/pre_add0 is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[10].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[10].u_mult/stage_1_c_reg is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: register gen0[10].u_mult/mult_packed_reg is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: register gen0[10].u_mult/pre_add_reg is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: operator gen0[10].u_mult/mult_packed0 is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: operator gen0[10].u_mult/pre_add0 is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[11].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[11].u_mult/stage_1_c_reg is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: register gen0[11].u_mult/mult_packed_reg is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: register gen0[11].u_mult/pre_add_reg is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: operator gen0[11].u_mult/mult_packed0 is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: operator gen0[11].u_mult/pre_add0 is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[12].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[12].u_mult/stage_1_c_reg is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: register gen0[12].u_mult/mult_packed_reg is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: register gen0[12].u_mult/pre_add_reg is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: operator gen0[12].u_mult/mult_packed0 is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: operator gen0[12].u_mult/pre_add0 is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[13].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[13].u_mult/stage_1_c_reg is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: register gen0[13].u_mult/mult_packed_reg is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: register gen0[13].u_mult/pre_add_reg is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: operator gen0[13].u_mult/mult_packed0 is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: operator gen0[13].u_mult/pre_add0 is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[14].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[14].u_mult/stage_1_c_reg is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: register gen0[14].u_mult/mult_packed_reg is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: register gen0[14].u_mult/pre_add_reg is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: operator gen0[14].u_mult/mult_packed0 is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: operator gen0[14].u_mult/pre_add0 is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[15].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[15].u_mult/stage_1_c_reg is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: register gen0[15].u_mult/mult_packed_reg is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: register gen0[15].u_mult/pre_add_reg is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: operator gen0[15].u_mult/mult_packed0 is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: operator gen0[15].u_mult/pre_add0 is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[16].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[16].u_mult/stage_1_c_reg is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: register gen0[16].u_mult/mult_packed_reg is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: register gen0[16].u_mult/pre_add_reg is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: operator gen0[16].u_mult/mult_packed0 is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: operator gen0[16].u_mult/pre_add0 is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[17].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[17].u_mult/stage_1_c_reg is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: register gen0[17].u_mult/mult_packed_reg is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: register gen0[17].u_mult/pre_add_reg is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: operator gen0[17].u_mult/mult_packed0 is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: operator gen0[17].u_mult/pre_add0 is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[18].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[18].u_mult/stage_1_c_reg is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: register gen0[18].u_mult/mult_packed_reg is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: register gen0[18].u_mult/pre_add_reg is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: operator gen0[18].u_mult/mult_packed0 is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: operator gen0[18].u_mult/pre_add0 is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[19].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[19].u_mult/stage_1_c_reg is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: register gen0[19].u_mult/mult_packed_reg is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: register gen0[19].u_mult/pre_add_reg is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: operator gen0[19].u_mult/mult_packed0 is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: operator gen0[19].u_mult/pre_add0 is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[20].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[20].u_mult/stage_1_c_reg is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: register gen0[20].u_mult/mult_packed_reg is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: register gen0[20].u_mult/pre_add_reg is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: operator gen0[20].u_mult/mult_packed0 is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: operator gen0[20].u_mult/pre_add0 is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[21].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[21].u_mult/stage_1_c_reg is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: register gen0[21].u_mult/mult_packed_reg is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: register gen0[21].u_mult/pre_add_reg is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: operator gen0[21].u_mult/mult_packed0 is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: operator gen0[21].u_mult/pre_add0 is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[22].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[22].u_mult/stage_1_c_reg is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: register gen0[22].u_mult/mult_packed_reg is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: register gen0[22].u_mult/pre_add_reg is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: operator gen0[22].u_mult/mult_packed0 is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: operator gen0[22].u_mult/pre_add0 is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[23].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[23].u_mult/stage_1_c_reg is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: register gen0[23].u_mult/mult_packed_reg is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: register gen0[23].u_mult/pre_add_reg is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: operator gen0[23].u_mult/mult_packed0 is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: operator gen0[23].u_mult/pre_add0 is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[24].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[24].u_mult/stage_1_c_reg is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: register gen0[24].u_mult/mult_packed_reg is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: register gen0[24].u_mult/pre_add_reg is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: operator gen0[24].u_mult/mult_packed0 is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: operator gen0[24].u_mult/pre_add0 is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[25].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[25].u_mult/stage_1_c_reg is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: register gen0[25].u_mult/mult_packed_reg is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: register gen0[25].u_mult/pre_add_reg is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: operator gen0[25].u_mult/mult_packed0 is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: operator gen0[25].u_mult/pre_add0 is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[26].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].u_mult/stage_1_c_reg is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: register gen0[26].u_mult/mult_packed_reg is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: register gen0[26].u_mult/pre_add_reg is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: operator gen0[26].u_mult/mult_packed0 is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: operator gen0[26].u_mult/pre_add0 is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[27].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[27].u_mult/stage_1_c_reg is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: register gen0[27].u_mult/mult_packed_reg is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: register gen0[27].u_mult/pre_add_reg is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: operator gen0[27].u_mult/mult_packed0 is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: operator gen0[27].u_mult/pre_add0 is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[28].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[28].u_mult/stage_1_c_reg is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: register gen0[28].u_mult/mult_packed_reg is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: register gen0[28].u_mult/pre_add_reg is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: operator gen0[28].u_mult/mult_packed0 is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: operator gen0[28].u_mult/pre_add0 is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[29].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[29].u_mult/stage_1_c_reg is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: register gen0[29].u_mult/mult_packed_reg is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: register gen0[29].u_mult/pre_add_reg is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: operator gen0[29].u_mult/mult_packed0 is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: operator gen0[29].u_mult/pre_add0 is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[30].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[30].u_mult/stage_1_c_reg is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: register gen0[30].u_mult/mult_packed_reg is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: register gen0[30].u_mult/pre_add_reg is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: operator gen0[30].u_mult/mult_packed0 is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: operator gen0[30].u_mult/pre_add0 is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[31].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[31].u_mult/stage_1_c_reg is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: register gen0[31].u_mult/mult_packed_reg is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: register gen0[31].u_mult/pre_add_reg is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: operator gen0[31].u_mult/mult_packed0 is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: operator gen0[31].u_mult/pre_add0 is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[32].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[32].u_mult/stage_1_c_reg is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: register gen0[32].u_mult/mult_packed_reg is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: register gen0[32].u_mult/pre_add_reg is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: operator gen0[32].u_mult/mult_packed0 is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: operator gen0[32].u_mult/pre_add0 is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[33].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[33].u_mult/stage_1_c_reg is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: register gen0[33].u_mult/mult_packed_reg is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: register gen0[33].u_mult/pre_add_reg is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: operator gen0[33].u_mult/mult_packed0 is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: operator gen0[33].u_mult/pre_add0 is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[34].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[34].u_mult/stage_1_c_reg is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: register gen0[34].u_mult/mult_packed_reg is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: register gen0[34].u_mult/pre_add_reg is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: operator gen0[34].u_mult/mult_packed0 is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: operator gen0[34].u_mult/pre_add0 is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[35].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[35].u_mult/stage_1_c_reg is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: register gen0[35].u_mult/mult_packed_reg is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: register gen0[35].u_mult/pre_add_reg is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: operator gen0[35].u_mult/mult_packed0 is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: operator gen0[35].u_mult/pre_add0 is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[36].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[36].u_mult/stage_1_c_reg is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: register gen0[36].u_mult/mult_packed_reg is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: register gen0[36].u_mult/pre_add_reg is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: operator gen0[36].u_mult/mult_packed0 is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: operator gen0[36].u_mult/pre_add0 is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[37].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[37].u_mult/stage_1_c_reg is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: register gen0[37].u_mult/mult_packed_reg is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: register gen0[37].u_mult/pre_add_reg is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: operator gen0[37].u_mult/mult_packed0 is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: operator gen0[37].u_mult/pre_add0 is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[38].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[38].u_mult/stage_1_c_reg is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: register gen0[38].u_mult/mult_packed_reg is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: register gen0[38].u_mult/pre_add_reg is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: operator gen0[38].u_mult/mult_packed0 is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: operator gen0[38].u_mult/pre_add0 is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[39].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[39].u_mult/stage_1_c_reg is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: register gen0[39].u_mult/mult_packed_reg is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: register gen0[39].u_mult/pre_add_reg is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: operator gen0[39].u_mult/mult_packed0 is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: operator gen0[39].u_mult/pre_add0 is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[40].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[40].u_mult/stage_1_c_reg is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: register gen0[40].u_mult/mult_packed_reg is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: register gen0[40].u_mult/pre_add_reg is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: operator gen0[40].u_mult/mult_packed0 is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: operator gen0[40].u_mult/pre_add0 is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[41].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[41].u_mult/stage_1_c_reg is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: register gen0[41].u_mult/mult_packed_reg is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: register gen0[41].u_mult/pre_add_reg is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: operator gen0[41].u_mult/mult_packed0 is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: operator gen0[41].u_mult/pre_add0 is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[42].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[42].u_mult/stage_1_c_reg is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: register gen0[42].u_mult/mult_packed_reg is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: register gen0[42].u_mult/pre_add_reg is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: operator gen0[42].u_mult/mult_packed0 is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: operator gen0[42].u_mult/pre_add0 is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[43].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[43].u_mult/stage_1_c_reg is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: register gen0[43].u_mult/mult_packed_reg is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: register gen0[43].u_mult/pre_add_reg is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: operator gen0[43].u_mult/mult_packed0 is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: operator gen0[43].u_mult/pre_add0 is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[44].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[44].u_mult/stage_1_c_reg is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: register gen0[44].u_mult/mult_packed_reg is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: register gen0[44].u_mult/pre_add_reg is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: operator gen0[44].u_mult/mult_packed0 is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: operator gen0[44].u_mult/pre_add0 is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[45].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[45].u_mult/stage_1_c_reg is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: register gen0[45].u_mult/mult_packed_reg is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: register gen0[45].u_mult/pre_add_reg is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: operator gen0[45].u_mult/mult_packed0 is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: operator gen0[45].u_mult/pre_add0 is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[46].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[46].u_mult/stage_1_c_reg is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: register gen0[46].u_mult/mult_packed_reg is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: register gen0[46].u_mult/pre_add_reg is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: operator gen0[46].u_mult/mult_packed0 is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: operator gen0[46].u_mult/pre_add0 is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[47].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[47].u_mult/stage_1_c_reg is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: register gen0[47].u_mult/mult_packed_reg is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: register gen0[47].u_mult/pre_add_reg is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: operator gen0[47].u_mult/mult_packed0 is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: operator gen0[47].u_mult/pre_add0 is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[48].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[48].u_mult/stage_1_c_reg is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: register gen0[48].u_mult/mult_packed_reg is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: register gen0[48].u_mult/pre_add_reg is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: operator gen0[48].u_mult/mult_packed0 is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: operator gen0[48].u_mult/pre_add0 is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[49].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[49].u_mult/stage_1_c_reg is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: register gen0[49].u_mult/mult_packed_reg is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: register gen0[49].u_mult/pre_add_reg is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: operator gen0[49].u_mult/mult_packed0 is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: operator gen0[49].u_mult/pre_add0 is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[50].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[50].u_mult/stage_1_c_reg is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: register gen0[50].u_mult/mult_packed_reg is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: register gen0[50].u_mult/pre_add_reg is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: operator gen0[50].u_mult/mult_packed0 is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: operator gen0[50].u_mult/pre_add0 is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[51].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[51].u_mult/stage_1_c_reg is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: register gen0[51].u_mult/mult_packed_reg is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: register gen0[51].u_mult/pre_add_reg is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: operator gen0[51].u_mult/mult_packed0 is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: operator gen0[51].u_mult/pre_add0 is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[52].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[52].u_mult/stage_1_c_reg is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: register gen0[52].u_mult/mult_packed_reg is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: register gen0[52].u_mult/pre_add_reg is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: operator gen0[52].u_mult/mult_packed0 is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: operator gen0[52].u_mult/pre_add0 is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[53].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[53].u_mult/stage_1_c_reg is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: register gen0[53].u_mult/mult_packed_reg is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: register gen0[53].u_mult/pre_add_reg is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: operator gen0[53].u_mult/mult_packed0 is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: operator gen0[53].u_mult/pre_add0 is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[54].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[54].u_mult/stage_1_c_reg is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: register gen0[54].u_mult/mult_packed_reg is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: register gen0[54].u_mult/pre_add_reg is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: operator gen0[54].u_mult/mult_packed0 is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: operator gen0[54].u_mult/pre_add0 is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[55].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[55].u_mult/stage_1_c_reg is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: register gen0[55].u_mult/mult_packed_reg is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: register gen0[55].u_mult/pre_add_reg is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: operator gen0[55].u_mult/mult_packed0 is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: operator gen0[55].u_mult/pre_add0 is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[56].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[56].u_mult/stage_1_c_reg is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: register gen0[56].u_mult/mult_packed_reg is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: register gen0[56].u_mult/pre_add_reg is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: operator gen0[56].u_mult/mult_packed0 is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: operator gen0[56].u_mult/pre_add0 is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[57].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[57].u_mult/stage_1_c_reg is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: register gen0[57].u_mult/mult_packed_reg is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: register gen0[57].u_mult/pre_add_reg is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: operator gen0[57].u_mult/mult_packed0 is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: operator gen0[57].u_mult/pre_add0 is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[58].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[58].u_mult/stage_1_c_reg is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: register gen0[58].u_mult/mult_packed_reg is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: register gen0[58].u_mult/pre_add_reg is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: operator gen0[58].u_mult/mult_packed0 is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: operator gen0[58].u_mult/pre_add0 is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[59].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[59].u_mult/stage_1_c_reg is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: register gen0[59].u_mult/mult_packed_reg is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: register gen0[59].u_mult/pre_add_reg is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: operator gen0[59].u_mult/mult_packed0 is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: operator gen0[59].u_mult/pre_add0 is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[60].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[60].u_mult/stage_1_c_reg is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: register gen0[60].u_mult/mult_packed_reg is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: register gen0[60].u_mult/pre_add_reg is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: operator gen0[60].u_mult/mult_packed0 is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: operator gen0[60].u_mult/pre_add0 is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[61].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[61].u_mult/stage_1_c_reg is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: register gen0[61].u_mult/mult_packed_reg is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: register gen0[61].u_mult/pre_add_reg is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: operator gen0[61].u_mult/mult_packed0 is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: operator gen0[61].u_mult/pre_add0 is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[62].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[62].u_mult/stage_1_c_reg is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: register gen0[62].u_mult/mult_packed_reg is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: register gen0[62].u_mult/pre_add_reg is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: operator gen0[62].u_mult/mult_packed0 is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: operator gen0[62].u_mult/pre_add0 is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[63].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[63].u_mult/stage_1_c_reg is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: register gen0[63].u_mult/mult_packed_reg is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: register gen0[63].u_mult/pre_add_reg is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: operator gen0[63].u_mult/mult_packed0 is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: operator gen0[63].u_mult/pre_add0 is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[64].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[64].u_mult/stage_1_c_reg is absorbed into DSP gen0[64].u_mult/mult_packed_reg.
DSP Report: register gen0[64].u_mult/mult_packed_reg is absorbed into DSP gen0[64].u_mult/mult_packed_reg.
DSP Report: register gen0[64].u_mult/pre_add_reg is absorbed into DSP gen0[64].u_mult/mult_packed_reg.
DSP Report: operator gen0[64].u_mult/mult_packed0 is absorbed into DSP gen0[64].u_mult/mult_packed_reg.
DSP Report: operator gen0[64].u_mult/pre_add0 is absorbed into DSP gen0[64].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[65].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[65].u_mult/stage_1_c_reg is absorbed into DSP gen0[65].u_mult/mult_packed_reg.
DSP Report: register gen0[65].u_mult/mult_packed_reg is absorbed into DSP gen0[65].u_mult/mult_packed_reg.
DSP Report: register gen0[65].u_mult/pre_add_reg is absorbed into DSP gen0[65].u_mult/mult_packed_reg.
DSP Report: operator gen0[65].u_mult/mult_packed0 is absorbed into DSP gen0[65].u_mult/mult_packed_reg.
DSP Report: operator gen0[65].u_mult/pre_add0 is absorbed into DSP gen0[65].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[66].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[66].u_mult/stage_1_c_reg is absorbed into DSP gen0[66].u_mult/mult_packed_reg.
DSP Report: register gen0[66].u_mult/mult_packed_reg is absorbed into DSP gen0[66].u_mult/mult_packed_reg.
DSP Report: register gen0[66].u_mult/pre_add_reg is absorbed into DSP gen0[66].u_mult/mult_packed_reg.
DSP Report: operator gen0[66].u_mult/mult_packed0 is absorbed into DSP gen0[66].u_mult/mult_packed_reg.
DSP Report: operator gen0[66].u_mult/pre_add0 is absorbed into DSP gen0[66].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[67].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[67].u_mult/stage_1_c_reg is absorbed into DSP gen0[67].u_mult/mult_packed_reg.
DSP Report: register gen0[67].u_mult/mult_packed_reg is absorbed into DSP gen0[67].u_mult/mult_packed_reg.
DSP Report: register gen0[67].u_mult/pre_add_reg is absorbed into DSP gen0[67].u_mult/mult_packed_reg.
DSP Report: operator gen0[67].u_mult/mult_packed0 is absorbed into DSP gen0[67].u_mult/mult_packed_reg.
DSP Report: operator gen0[67].u_mult/pre_add0 is absorbed into DSP gen0[67].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[68].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[68].u_mult/stage_1_c_reg is absorbed into DSP gen0[68].u_mult/mult_packed_reg.
DSP Report: register gen0[68].u_mult/mult_packed_reg is absorbed into DSP gen0[68].u_mult/mult_packed_reg.
DSP Report: register gen0[68].u_mult/pre_add_reg is absorbed into DSP gen0[68].u_mult/mult_packed_reg.
DSP Report: operator gen0[68].u_mult/mult_packed0 is absorbed into DSP gen0[68].u_mult/mult_packed_reg.
DSP Report: operator gen0[68].u_mult/pre_add0 is absorbed into DSP gen0[68].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[69].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[69].u_mult/stage_1_c_reg is absorbed into DSP gen0[69].u_mult/mult_packed_reg.
DSP Report: register gen0[69].u_mult/mult_packed_reg is absorbed into DSP gen0[69].u_mult/mult_packed_reg.
DSP Report: register gen0[69].u_mult/pre_add_reg is absorbed into DSP gen0[69].u_mult/mult_packed_reg.
DSP Report: operator gen0[69].u_mult/mult_packed0 is absorbed into DSP gen0[69].u_mult/mult_packed_reg.
DSP Report: operator gen0[69].u_mult/pre_add0 is absorbed into DSP gen0[69].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[70].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[70].u_mult/stage_1_c_reg is absorbed into DSP gen0[70].u_mult/mult_packed_reg.
DSP Report: register gen0[70].u_mult/mult_packed_reg is absorbed into DSP gen0[70].u_mult/mult_packed_reg.
DSP Report: register gen0[70].u_mult/pre_add_reg is absorbed into DSP gen0[70].u_mult/mult_packed_reg.
DSP Report: operator gen0[70].u_mult/mult_packed0 is absorbed into DSP gen0[70].u_mult/mult_packed_reg.
DSP Report: operator gen0[70].u_mult/pre_add0 is absorbed into DSP gen0[70].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[71].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[71].u_mult/stage_1_c_reg is absorbed into DSP gen0[71].u_mult/mult_packed_reg.
DSP Report: register gen0[71].u_mult/mult_packed_reg is absorbed into DSP gen0[71].u_mult/mult_packed_reg.
DSP Report: register gen0[71].u_mult/pre_add_reg is absorbed into DSP gen0[71].u_mult/mult_packed_reg.
DSP Report: operator gen0[71].u_mult/mult_packed0 is absorbed into DSP gen0[71].u_mult/mult_packed_reg.
DSP Report: operator gen0[71].u_mult/pre_add0 is absorbed into DSP gen0[71].u_mult/mult_packed_reg.
RAM ("block_ram_multi_word_dual_port__parameterized2__GB0/gen0[1].ram_reg") is too shallow (depth = 8) to use URAM. Choosing BRAM instead of URAM 
RAM ("block_ram_multi_word_dual_port__parameterized2__GB0/gen0[1].ram_reg") is too shallow (depth = 8) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "block_ram_multi_word_dual_port__parameterized2__GB0/gen0[1].ram_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP gen0[0].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].u_mult/stage_1_c_reg is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: register gen0[0].u_mult/mult_packed_reg is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: register gen0[0].u_mult/pre_add_reg is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: operator gen0[0].u_mult/mult_packed0 is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: operator gen0[0].u_mult/pre_add0 is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[1].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[1].u_mult/stage_1_c_reg is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: register gen0[1].u_mult/mult_packed_reg is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: register gen0[1].u_mult/pre_add_reg is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: operator gen0[1].u_mult/mult_packed0 is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: operator gen0[1].u_mult/pre_add0 is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[2].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].u_mult/stage_1_c_reg is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: register gen0[2].u_mult/mult_packed_reg is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: register gen0[2].u_mult/pre_add_reg is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: operator gen0[2].u_mult/mult_packed0 is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: operator gen0[2].u_mult/pre_add0 is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[3].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[3].u_mult/stage_1_c_reg is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: register gen0[3].u_mult/mult_packed_reg is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: register gen0[3].u_mult/pre_add_reg is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: operator gen0[3].u_mult/mult_packed0 is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: operator gen0[3].u_mult/pre_add0 is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[4].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[4].u_mult/stage_1_c_reg is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: register gen0[4].u_mult/mult_packed_reg is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: register gen0[4].u_mult/pre_add_reg is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: operator gen0[4].u_mult/mult_packed0 is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: operator gen0[4].u_mult/pre_add0 is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[5].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[5].u_mult/stage_1_c_reg is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: register gen0[5].u_mult/mult_packed_reg is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: register gen0[5].u_mult/pre_add_reg is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: operator gen0[5].u_mult/mult_packed0 is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: operator gen0[5].u_mult/pre_add0 is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[6].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[6].u_mult/stage_1_c_reg is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: register gen0[6].u_mult/mult_packed_reg is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: register gen0[6].u_mult/pre_add_reg is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: operator gen0[6].u_mult/mult_packed0 is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: operator gen0[6].u_mult/pre_add0 is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[7].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[7].u_mult/stage_1_c_reg is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: register gen0[7].u_mult/mult_packed_reg is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: register gen0[7].u_mult/pre_add_reg is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: operator gen0[7].u_mult/mult_packed0 is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: operator gen0[7].u_mult/pre_add0 is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[8].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[8].u_mult/stage_1_c_reg is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: register gen0[8].u_mult/mult_packed_reg is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: register gen0[8].u_mult/pre_add_reg is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: operator gen0[8].u_mult/mult_packed0 is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: operator gen0[8].u_mult/pre_add0 is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[9].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[9].u_mult/stage_1_c_reg is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: register gen0[9].u_mult/mult_packed_reg is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: register gen0[9].u_mult/pre_add_reg is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: operator gen0[9].u_mult/mult_packed0 is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: operator gen0[9].u_mult/pre_add0 is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[10].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[10].u_mult/stage_1_c_reg is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: register gen0[10].u_mult/mult_packed_reg is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: register gen0[10].u_mult/pre_add_reg is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: operator gen0[10].u_mult/mult_packed0 is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: operator gen0[10].u_mult/pre_add0 is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[11].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[11].u_mult/stage_1_c_reg is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: register gen0[11].u_mult/mult_packed_reg is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: register gen0[11].u_mult/pre_add_reg is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: operator gen0[11].u_mult/mult_packed0 is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: operator gen0[11].u_mult/pre_add0 is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[12].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[12].u_mult/stage_1_c_reg is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: register gen0[12].u_mult/mult_packed_reg is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: register gen0[12].u_mult/pre_add_reg is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: operator gen0[12].u_mult/mult_packed0 is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: operator gen0[12].u_mult/pre_add0 is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[13].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[13].u_mult/stage_1_c_reg is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: register gen0[13].u_mult/mult_packed_reg is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: register gen0[13].u_mult/pre_add_reg is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: operator gen0[13].u_mult/mult_packed0 is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: operator gen0[13].u_mult/pre_add0 is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[14].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[14].u_mult/stage_1_c_reg is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: register gen0[14].u_mult/mult_packed_reg is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: register gen0[14].u_mult/pre_add_reg is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: operator gen0[14].u_mult/mult_packed0 is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: operator gen0[14].u_mult/pre_add0 is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[15].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[15].u_mult/stage_1_c_reg is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: register gen0[15].u_mult/mult_packed_reg is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: register gen0[15].u_mult/pre_add_reg is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: operator gen0[15].u_mult/mult_packed0 is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: operator gen0[15].u_mult/pre_add0 is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[16].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[16].u_mult/stage_1_c_reg is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: register gen0[16].u_mult/mult_packed_reg is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: register gen0[16].u_mult/pre_add_reg is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: operator gen0[16].u_mult/mult_packed0 is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: operator gen0[16].u_mult/pre_add0 is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[17].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[17].u_mult/stage_1_c_reg is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: register gen0[17].u_mult/mult_packed_reg is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: register gen0[17].u_mult/pre_add_reg is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: operator gen0[17].u_mult/mult_packed0 is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: operator gen0[17].u_mult/pre_add0 is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[18].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[18].u_mult/stage_1_c_reg is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: register gen0[18].u_mult/mult_packed_reg is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: register gen0[18].u_mult/pre_add_reg is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: operator gen0[18].u_mult/mult_packed0 is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: operator gen0[18].u_mult/pre_add0 is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[19].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[19].u_mult/stage_1_c_reg is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: register gen0[19].u_mult/mult_packed_reg is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: register gen0[19].u_mult/pre_add_reg is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: operator gen0[19].u_mult/mult_packed0 is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: operator gen0[19].u_mult/pre_add0 is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[20].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[20].u_mult/stage_1_c_reg is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: register gen0[20].u_mult/mult_packed_reg is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: register gen0[20].u_mult/pre_add_reg is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: operator gen0[20].u_mult/mult_packed0 is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: operator gen0[20].u_mult/pre_add0 is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[21].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[21].u_mult/stage_1_c_reg is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: register gen0[21].u_mult/mult_packed_reg is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: register gen0[21].u_mult/pre_add_reg is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: operator gen0[21].u_mult/mult_packed0 is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: operator gen0[21].u_mult/pre_add0 is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[22].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[22].u_mult/stage_1_c_reg is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: register gen0[22].u_mult/mult_packed_reg is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: register gen0[22].u_mult/pre_add_reg is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: operator gen0[22].u_mult/mult_packed0 is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: operator gen0[22].u_mult/pre_add0 is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[23].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[23].u_mult/stage_1_c_reg is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: register gen0[23].u_mult/mult_packed_reg is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: register gen0[23].u_mult/pre_add_reg is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: operator gen0[23].u_mult/mult_packed0 is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: operator gen0[23].u_mult/pre_add0 is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[24].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[24].u_mult/stage_1_c_reg is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: register gen0[24].u_mult/mult_packed_reg is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: register gen0[24].u_mult/pre_add_reg is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: operator gen0[24].u_mult/mult_packed0 is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: operator gen0[24].u_mult/pre_add0 is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[25].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[25].u_mult/stage_1_c_reg is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: register gen0[25].u_mult/mult_packed_reg is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: register gen0[25].u_mult/pre_add_reg is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: operator gen0[25].u_mult/mult_packed0 is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: operator gen0[25].u_mult/pre_add0 is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[26].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].u_mult/stage_1_c_reg is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: register gen0[26].u_mult/mult_packed_reg is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: register gen0[26].u_mult/pre_add_reg is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: operator gen0[26].u_mult/mult_packed0 is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: operator gen0[26].u_mult/pre_add0 is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[27].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[27].u_mult/stage_1_c_reg is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: register gen0[27].u_mult/mult_packed_reg is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: register gen0[27].u_mult/pre_add_reg is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: operator gen0[27].u_mult/mult_packed0 is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: operator gen0[27].u_mult/pre_add0 is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[28].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[28].u_mult/stage_1_c_reg is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: register gen0[28].u_mult/mult_packed_reg is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: register gen0[28].u_mult/pre_add_reg is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: operator gen0[28].u_mult/mult_packed0 is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: operator gen0[28].u_mult/pre_add0 is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[29].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[29].u_mult/stage_1_c_reg is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: register gen0[29].u_mult/mult_packed_reg is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: register gen0[29].u_mult/pre_add_reg is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: operator gen0[29].u_mult/mult_packed0 is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: operator gen0[29].u_mult/pre_add0 is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[30].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[30].u_mult/stage_1_c_reg is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: register gen0[30].u_mult/mult_packed_reg is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: register gen0[30].u_mult/pre_add_reg is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: operator gen0[30].u_mult/mult_packed0 is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: operator gen0[30].u_mult/pre_add0 is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[31].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[31].u_mult/stage_1_c_reg is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: register gen0[31].u_mult/mult_packed_reg is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: register gen0[31].u_mult/pre_add_reg is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: operator gen0[31].u_mult/mult_packed0 is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: operator gen0[31].u_mult/pre_add0 is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[32].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[32].u_mult/stage_1_c_reg is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: register gen0[32].u_mult/mult_packed_reg is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: register gen0[32].u_mult/pre_add_reg is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: operator gen0[32].u_mult/mult_packed0 is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: operator gen0[32].u_mult/pre_add0 is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[33].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[33].u_mult/stage_1_c_reg is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: register gen0[33].u_mult/mult_packed_reg is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: register gen0[33].u_mult/pre_add_reg is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: operator gen0[33].u_mult/mult_packed0 is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: operator gen0[33].u_mult/pre_add0 is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[34].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[34].u_mult/stage_1_c_reg is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: register gen0[34].u_mult/mult_packed_reg is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: register gen0[34].u_mult/pre_add_reg is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: operator gen0[34].u_mult/mult_packed0 is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: operator gen0[34].u_mult/pre_add0 is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[35].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[35].u_mult/stage_1_c_reg is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: register gen0[35].u_mult/mult_packed_reg is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: register gen0[35].u_mult/pre_add_reg is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: operator gen0[35].u_mult/mult_packed0 is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: operator gen0[35].u_mult/pre_add0 is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[36].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[36].u_mult/stage_1_c_reg is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: register gen0[36].u_mult/mult_packed_reg is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: register gen0[36].u_mult/pre_add_reg is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: operator gen0[36].u_mult/mult_packed0 is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: operator gen0[36].u_mult/pre_add0 is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[37].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[37].u_mult/stage_1_c_reg is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: register gen0[37].u_mult/mult_packed_reg is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: register gen0[37].u_mult/pre_add_reg is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: operator gen0[37].u_mult/mult_packed0 is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: operator gen0[37].u_mult/pre_add0 is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[38].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[38].u_mult/stage_1_c_reg is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: register gen0[38].u_mult/mult_packed_reg is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: register gen0[38].u_mult/pre_add_reg is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: operator gen0[38].u_mult/mult_packed0 is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: operator gen0[38].u_mult/pre_add0 is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[39].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[39].u_mult/stage_1_c_reg is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: register gen0[39].u_mult/mult_packed_reg is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: register gen0[39].u_mult/pre_add_reg is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: operator gen0[39].u_mult/mult_packed0 is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: operator gen0[39].u_mult/pre_add0 is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[40].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[40].u_mult/stage_1_c_reg is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: register gen0[40].u_mult/mult_packed_reg is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: register gen0[40].u_mult/pre_add_reg is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: operator gen0[40].u_mult/mult_packed0 is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: operator gen0[40].u_mult/pre_add0 is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[41].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[41].u_mult/stage_1_c_reg is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: register gen0[41].u_mult/mult_packed_reg is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: register gen0[41].u_mult/pre_add_reg is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: operator gen0[41].u_mult/mult_packed0 is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: operator gen0[41].u_mult/pre_add0 is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[42].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[42].u_mult/stage_1_c_reg is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: register gen0[42].u_mult/mult_packed_reg is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: register gen0[42].u_mult/pre_add_reg is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: operator gen0[42].u_mult/mult_packed0 is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: operator gen0[42].u_mult/pre_add0 is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[43].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[43].u_mult/stage_1_c_reg is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: register gen0[43].u_mult/mult_packed_reg is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: register gen0[43].u_mult/pre_add_reg is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: operator gen0[43].u_mult/mult_packed0 is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: operator gen0[43].u_mult/pre_add0 is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[44].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[44].u_mult/stage_1_c_reg is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: register gen0[44].u_mult/mult_packed_reg is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: register gen0[44].u_mult/pre_add_reg is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: operator gen0[44].u_mult/mult_packed0 is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: operator gen0[44].u_mult/pre_add0 is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[45].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[45].u_mult/stage_1_c_reg is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: register gen0[45].u_mult/mult_packed_reg is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: register gen0[45].u_mult/pre_add_reg is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: operator gen0[45].u_mult/mult_packed0 is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: operator gen0[45].u_mult/pre_add0 is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[46].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[46].u_mult/stage_1_c_reg is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: register gen0[46].u_mult/mult_packed_reg is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: register gen0[46].u_mult/pre_add_reg is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: operator gen0[46].u_mult/mult_packed0 is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: operator gen0[46].u_mult/pre_add0 is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[47].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[47].u_mult/stage_1_c_reg is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: register gen0[47].u_mult/mult_packed_reg is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: register gen0[47].u_mult/pre_add_reg is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: operator gen0[47].u_mult/mult_packed0 is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: operator gen0[47].u_mult/pre_add0 is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[48].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[48].u_mult/stage_1_c_reg is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: register gen0[48].u_mult/mult_packed_reg is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: register gen0[48].u_mult/pre_add_reg is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: operator gen0[48].u_mult/mult_packed0 is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: operator gen0[48].u_mult/pre_add0 is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[49].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[49].u_mult/stage_1_c_reg is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: register gen0[49].u_mult/mult_packed_reg is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: register gen0[49].u_mult/pre_add_reg is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: operator gen0[49].u_mult/mult_packed0 is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: operator gen0[49].u_mult/pre_add0 is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[50].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[50].u_mult/stage_1_c_reg is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: register gen0[50].u_mult/mult_packed_reg is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: register gen0[50].u_mult/pre_add_reg is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: operator gen0[50].u_mult/mult_packed0 is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: operator gen0[50].u_mult/pre_add0 is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[51].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[51].u_mult/stage_1_c_reg is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: register gen0[51].u_mult/mult_packed_reg is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: register gen0[51].u_mult/pre_add_reg is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: operator gen0[51].u_mult/mult_packed0 is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: operator gen0[51].u_mult/pre_add0 is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[52].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[52].u_mult/stage_1_c_reg is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: register gen0[52].u_mult/mult_packed_reg is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: register gen0[52].u_mult/pre_add_reg is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: operator gen0[52].u_mult/mult_packed0 is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: operator gen0[52].u_mult/pre_add0 is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[53].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[53].u_mult/stage_1_c_reg is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: register gen0[53].u_mult/mult_packed_reg is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: register gen0[53].u_mult/pre_add_reg is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: operator gen0[53].u_mult/mult_packed0 is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: operator gen0[53].u_mult/pre_add0 is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[54].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[54].u_mult/stage_1_c_reg is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: register gen0[54].u_mult/mult_packed_reg is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: register gen0[54].u_mult/pre_add_reg is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: operator gen0[54].u_mult/mult_packed0 is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: operator gen0[54].u_mult/pre_add0 is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[55].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[55].u_mult/stage_1_c_reg is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: register gen0[55].u_mult/mult_packed_reg is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: register gen0[55].u_mult/pre_add_reg is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: operator gen0[55].u_mult/mult_packed0 is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: operator gen0[55].u_mult/pre_add0 is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[56].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[56].u_mult/stage_1_c_reg is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: register gen0[56].u_mult/mult_packed_reg is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: register gen0[56].u_mult/pre_add_reg is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: operator gen0[56].u_mult/mult_packed0 is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: operator gen0[56].u_mult/pre_add0 is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[57].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[57].u_mult/stage_1_c_reg is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: register gen0[57].u_mult/mult_packed_reg is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: register gen0[57].u_mult/pre_add_reg is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: operator gen0[57].u_mult/mult_packed0 is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: operator gen0[57].u_mult/pre_add0 is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[58].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[58].u_mult/stage_1_c_reg is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: register gen0[58].u_mult/mult_packed_reg is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: register gen0[58].u_mult/pre_add_reg is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: operator gen0[58].u_mult/mult_packed0 is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: operator gen0[58].u_mult/pre_add0 is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[59].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[59].u_mult/stage_1_c_reg is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: register gen0[59].u_mult/mult_packed_reg is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: register gen0[59].u_mult/pre_add_reg is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: operator gen0[59].u_mult/mult_packed0 is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: operator gen0[59].u_mult/pre_add0 is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[60].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[60].u_mult/stage_1_c_reg is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: register gen0[60].u_mult/mult_packed_reg is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: register gen0[60].u_mult/pre_add_reg is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: operator gen0[60].u_mult/mult_packed0 is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: operator gen0[60].u_mult/pre_add0 is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[61].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[61].u_mult/stage_1_c_reg is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: register gen0[61].u_mult/mult_packed_reg is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: register gen0[61].u_mult/pre_add_reg is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: operator gen0[61].u_mult/mult_packed0 is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: operator gen0[61].u_mult/pre_add0 is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[62].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[62].u_mult/stage_1_c_reg is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: register gen0[62].u_mult/mult_packed_reg is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: register gen0[62].u_mult/pre_add_reg is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: operator gen0[62].u_mult/mult_packed0 is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: operator gen0[62].u_mult/pre_add0 is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[63].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[63].u_mult/stage_1_c_reg is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: register gen0[63].u_mult/mult_packed_reg is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: register gen0[63].u_mult/pre_add_reg is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: operator gen0[63].u_mult/mult_packed0 is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: operator gen0[63].u_mult/pre_add0 is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[64].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[64].u_mult/stage_1_c_reg is absorbed into DSP gen0[64].u_mult/mult_packed_reg.
DSP Report: register gen0[64].u_mult/mult_packed_reg is absorbed into DSP gen0[64].u_mult/mult_packed_reg.
DSP Report: register gen0[64].u_mult/pre_add_reg is absorbed into DSP gen0[64].u_mult/mult_packed_reg.
DSP Report: operator gen0[64].u_mult/mult_packed0 is absorbed into DSP gen0[64].u_mult/mult_packed_reg.
DSP Report: operator gen0[64].u_mult/pre_add0 is absorbed into DSP gen0[64].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[65].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[65].u_mult/stage_1_c_reg is absorbed into DSP gen0[65].u_mult/mult_packed_reg.
DSP Report: register gen0[65].u_mult/mult_packed_reg is absorbed into DSP gen0[65].u_mult/mult_packed_reg.
DSP Report: register gen0[65].u_mult/pre_add_reg is absorbed into DSP gen0[65].u_mult/mult_packed_reg.
DSP Report: operator gen0[65].u_mult/mult_packed0 is absorbed into DSP gen0[65].u_mult/mult_packed_reg.
DSP Report: operator gen0[65].u_mult/pre_add0 is absorbed into DSP gen0[65].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[66].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[66].u_mult/stage_1_c_reg is absorbed into DSP gen0[66].u_mult/mult_packed_reg.
DSP Report: register gen0[66].u_mult/mult_packed_reg is absorbed into DSP gen0[66].u_mult/mult_packed_reg.
DSP Report: register gen0[66].u_mult/pre_add_reg is absorbed into DSP gen0[66].u_mult/mult_packed_reg.
DSP Report: operator gen0[66].u_mult/mult_packed0 is absorbed into DSP gen0[66].u_mult/mult_packed_reg.
DSP Report: operator gen0[66].u_mult/pre_add0 is absorbed into DSP gen0[66].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[67].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[67].u_mult/stage_1_c_reg is absorbed into DSP gen0[67].u_mult/mult_packed_reg.
DSP Report: register gen0[67].u_mult/mult_packed_reg is absorbed into DSP gen0[67].u_mult/mult_packed_reg.
DSP Report: register gen0[67].u_mult/pre_add_reg is absorbed into DSP gen0[67].u_mult/mult_packed_reg.
DSP Report: operator gen0[67].u_mult/mult_packed0 is absorbed into DSP gen0[67].u_mult/mult_packed_reg.
DSP Report: operator gen0[67].u_mult/pre_add0 is absorbed into DSP gen0[67].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[68].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[68].u_mult/stage_1_c_reg is absorbed into DSP gen0[68].u_mult/mult_packed_reg.
DSP Report: register gen0[68].u_mult/mult_packed_reg is absorbed into DSP gen0[68].u_mult/mult_packed_reg.
DSP Report: register gen0[68].u_mult/pre_add_reg is absorbed into DSP gen0[68].u_mult/mult_packed_reg.
DSP Report: operator gen0[68].u_mult/mult_packed0 is absorbed into DSP gen0[68].u_mult/mult_packed_reg.
DSP Report: operator gen0[68].u_mult/pre_add0 is absorbed into DSP gen0[68].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[69].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[69].u_mult/stage_1_c_reg is absorbed into DSP gen0[69].u_mult/mult_packed_reg.
DSP Report: register gen0[69].u_mult/mult_packed_reg is absorbed into DSP gen0[69].u_mult/mult_packed_reg.
DSP Report: register gen0[69].u_mult/pre_add_reg is absorbed into DSP gen0[69].u_mult/mult_packed_reg.
DSP Report: operator gen0[69].u_mult/mult_packed0 is absorbed into DSP gen0[69].u_mult/mult_packed_reg.
DSP Report: operator gen0[69].u_mult/pre_add0 is absorbed into DSP gen0[69].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[70].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[70].u_mult/stage_1_c_reg is absorbed into DSP gen0[70].u_mult/mult_packed_reg.
DSP Report: register gen0[70].u_mult/mult_packed_reg is absorbed into DSP gen0[70].u_mult/mult_packed_reg.
DSP Report: register gen0[70].u_mult/pre_add_reg is absorbed into DSP gen0[70].u_mult/mult_packed_reg.
DSP Report: operator gen0[70].u_mult/mult_packed0 is absorbed into DSP gen0[70].u_mult/mult_packed_reg.
DSP Report: operator gen0[70].u_mult/pre_add0 is absorbed into DSP gen0[70].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[71].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[71].u_mult/stage_1_c_reg is absorbed into DSP gen0[71].u_mult/mult_packed_reg.
DSP Report: register gen0[71].u_mult/mult_packed_reg is absorbed into DSP gen0[71].u_mult/mult_packed_reg.
DSP Report: register gen0[71].u_mult/pre_add_reg is absorbed into DSP gen0[71].u_mult/mult_packed_reg.
DSP Report: operator gen0[71].u_mult/mult_packed0 is absorbed into DSP gen0[71].u_mult/mult_packed_reg.
DSP Report: operator gen0[71].u_mult/pre_add0 is absorbed into DSP gen0[71].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[72].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[72].u_mult/stage_1_c_reg is absorbed into DSP gen0[72].u_mult/mult_packed_reg.
DSP Report: register gen0[72].u_mult/mult_packed_reg is absorbed into DSP gen0[72].u_mult/mult_packed_reg.
DSP Report: register gen0[72].u_mult/pre_add_reg is absorbed into DSP gen0[72].u_mult/mult_packed_reg.
DSP Report: operator gen0[72].u_mult/mult_packed0 is absorbed into DSP gen0[72].u_mult/mult_packed_reg.
DSP Report: operator gen0[72].u_mult/pre_add0 is absorbed into DSP gen0[72].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[73].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[73].u_mult/stage_1_c_reg is absorbed into DSP gen0[73].u_mult/mult_packed_reg.
DSP Report: register gen0[73].u_mult/mult_packed_reg is absorbed into DSP gen0[73].u_mult/mult_packed_reg.
DSP Report: register gen0[73].u_mult/pre_add_reg is absorbed into DSP gen0[73].u_mult/mult_packed_reg.
DSP Report: operator gen0[73].u_mult/mult_packed0 is absorbed into DSP gen0[73].u_mult/mult_packed_reg.
DSP Report: operator gen0[73].u_mult/pre_add0 is absorbed into DSP gen0[73].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[74].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[74].u_mult/stage_1_c_reg is absorbed into DSP gen0[74].u_mult/mult_packed_reg.
DSP Report: register gen0[74].u_mult/mult_packed_reg is absorbed into DSP gen0[74].u_mult/mult_packed_reg.
DSP Report: register gen0[74].u_mult/pre_add_reg is absorbed into DSP gen0[74].u_mult/mult_packed_reg.
DSP Report: operator gen0[74].u_mult/mult_packed0 is absorbed into DSP gen0[74].u_mult/mult_packed_reg.
DSP Report: operator gen0[74].u_mult/pre_add0 is absorbed into DSP gen0[74].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[75].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[75].u_mult/stage_1_c_reg is absorbed into DSP gen0[75].u_mult/mult_packed_reg.
DSP Report: register gen0[75].u_mult/mult_packed_reg is absorbed into DSP gen0[75].u_mult/mult_packed_reg.
DSP Report: register gen0[75].u_mult/pre_add_reg is absorbed into DSP gen0[75].u_mult/mult_packed_reg.
DSP Report: operator gen0[75].u_mult/mult_packed0 is absorbed into DSP gen0[75].u_mult/mult_packed_reg.
DSP Report: operator gen0[75].u_mult/pre_add0 is absorbed into DSP gen0[75].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[76].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[76].u_mult/stage_1_c_reg is absorbed into DSP gen0[76].u_mult/mult_packed_reg.
DSP Report: register gen0[76].u_mult/mult_packed_reg is absorbed into DSP gen0[76].u_mult/mult_packed_reg.
DSP Report: register gen0[76].u_mult/pre_add_reg is absorbed into DSP gen0[76].u_mult/mult_packed_reg.
DSP Report: operator gen0[76].u_mult/mult_packed0 is absorbed into DSP gen0[76].u_mult/mult_packed_reg.
DSP Report: operator gen0[76].u_mult/pre_add0 is absorbed into DSP gen0[76].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[77].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[77].u_mult/stage_1_c_reg is absorbed into DSP gen0[77].u_mult/mult_packed_reg.
DSP Report: register gen0[77].u_mult/mult_packed_reg is absorbed into DSP gen0[77].u_mult/mult_packed_reg.
DSP Report: register gen0[77].u_mult/pre_add_reg is absorbed into DSP gen0[77].u_mult/mult_packed_reg.
DSP Report: operator gen0[77].u_mult/mult_packed0 is absorbed into DSP gen0[77].u_mult/mult_packed_reg.
DSP Report: operator gen0[77].u_mult/pre_add0 is absorbed into DSP gen0[77].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[78].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[78].u_mult/stage_1_c_reg is absorbed into DSP gen0[78].u_mult/mult_packed_reg.
DSP Report: register gen0[78].u_mult/mult_packed_reg is absorbed into DSP gen0[78].u_mult/mult_packed_reg.
DSP Report: register gen0[78].u_mult/pre_add_reg is absorbed into DSP gen0[78].u_mult/mult_packed_reg.
DSP Report: operator gen0[78].u_mult/mult_packed0 is absorbed into DSP gen0[78].u_mult/mult_packed_reg.
DSP Report: operator gen0[78].u_mult/pre_add0 is absorbed into DSP gen0[78].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[79].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[79].u_mult/stage_1_c_reg is absorbed into DSP gen0[79].u_mult/mult_packed_reg.
DSP Report: register gen0[79].u_mult/mult_packed_reg is absorbed into DSP gen0[79].u_mult/mult_packed_reg.
DSP Report: register gen0[79].u_mult/pre_add_reg is absorbed into DSP gen0[79].u_mult/mult_packed_reg.
DSP Report: operator gen0[79].u_mult/mult_packed0 is absorbed into DSP gen0[79].u_mult/mult_packed_reg.
DSP Report: operator gen0[79].u_mult/pre_add0 is absorbed into DSP gen0[79].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[80].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[80].u_mult/stage_1_c_reg is absorbed into DSP gen0[80].u_mult/mult_packed_reg.
DSP Report: register gen0[80].u_mult/mult_packed_reg is absorbed into DSP gen0[80].u_mult/mult_packed_reg.
DSP Report: register gen0[80].u_mult/pre_add_reg is absorbed into DSP gen0[80].u_mult/mult_packed_reg.
DSP Report: operator gen0[80].u_mult/mult_packed0 is absorbed into DSP gen0[80].u_mult/mult_packed_reg.
DSP Report: operator gen0[80].u_mult/pre_add0 is absorbed into DSP gen0[80].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[81].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[81].u_mult/stage_1_c_reg is absorbed into DSP gen0[81].u_mult/mult_packed_reg.
DSP Report: register gen0[81].u_mult/mult_packed_reg is absorbed into DSP gen0[81].u_mult/mult_packed_reg.
DSP Report: register gen0[81].u_mult/pre_add_reg is absorbed into DSP gen0[81].u_mult/mult_packed_reg.
DSP Report: operator gen0[81].u_mult/mult_packed0 is absorbed into DSP gen0[81].u_mult/mult_packed_reg.
DSP Report: operator gen0[81].u_mult/pre_add0 is absorbed into DSP gen0[81].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[82].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[82].u_mult/stage_1_c_reg is absorbed into DSP gen0[82].u_mult/mult_packed_reg.
DSP Report: register gen0[82].u_mult/mult_packed_reg is absorbed into DSP gen0[82].u_mult/mult_packed_reg.
DSP Report: register gen0[82].u_mult/pre_add_reg is absorbed into DSP gen0[82].u_mult/mult_packed_reg.
DSP Report: operator gen0[82].u_mult/mult_packed0 is absorbed into DSP gen0[82].u_mult/mult_packed_reg.
DSP Report: operator gen0[82].u_mult/pre_add0 is absorbed into DSP gen0[82].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[83].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[83].u_mult/stage_1_c_reg is absorbed into DSP gen0[83].u_mult/mult_packed_reg.
DSP Report: register gen0[83].u_mult/mult_packed_reg is absorbed into DSP gen0[83].u_mult/mult_packed_reg.
DSP Report: register gen0[83].u_mult/pre_add_reg is absorbed into DSP gen0[83].u_mult/mult_packed_reg.
DSP Report: operator gen0[83].u_mult/mult_packed0 is absorbed into DSP gen0[83].u_mult/mult_packed_reg.
DSP Report: operator gen0[83].u_mult/pre_add0 is absorbed into DSP gen0[83].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[84].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[84].u_mult/stage_1_c_reg is absorbed into DSP gen0[84].u_mult/mult_packed_reg.
DSP Report: register gen0[84].u_mult/mult_packed_reg is absorbed into DSP gen0[84].u_mult/mult_packed_reg.
DSP Report: register gen0[84].u_mult/pre_add_reg is absorbed into DSP gen0[84].u_mult/mult_packed_reg.
DSP Report: operator gen0[84].u_mult/mult_packed0 is absorbed into DSP gen0[84].u_mult/mult_packed_reg.
DSP Report: operator gen0[84].u_mult/pre_add0 is absorbed into DSP gen0[84].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[85].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[85].u_mult/stage_1_c_reg is absorbed into DSP gen0[85].u_mult/mult_packed_reg.
DSP Report: register gen0[85].u_mult/mult_packed_reg is absorbed into DSP gen0[85].u_mult/mult_packed_reg.
DSP Report: register gen0[85].u_mult/pre_add_reg is absorbed into DSP gen0[85].u_mult/mult_packed_reg.
DSP Report: operator gen0[85].u_mult/mult_packed0 is absorbed into DSP gen0[85].u_mult/mult_packed_reg.
DSP Report: operator gen0[85].u_mult/pre_add0 is absorbed into DSP gen0[85].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[86].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[86].u_mult/stage_1_c_reg is absorbed into DSP gen0[86].u_mult/mult_packed_reg.
DSP Report: register gen0[86].u_mult/mult_packed_reg is absorbed into DSP gen0[86].u_mult/mult_packed_reg.
DSP Report: register gen0[86].u_mult/pre_add_reg is absorbed into DSP gen0[86].u_mult/mult_packed_reg.
DSP Report: operator gen0[86].u_mult/mult_packed0 is absorbed into DSP gen0[86].u_mult/mult_packed_reg.
DSP Report: operator gen0[86].u_mult/pre_add0 is absorbed into DSP gen0[86].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[87].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[87].u_mult/stage_1_c_reg is absorbed into DSP gen0[87].u_mult/mult_packed_reg.
DSP Report: register gen0[87].u_mult/mult_packed_reg is absorbed into DSP gen0[87].u_mult/mult_packed_reg.
DSP Report: register gen0[87].u_mult/pre_add_reg is absorbed into DSP gen0[87].u_mult/mult_packed_reg.
DSP Report: operator gen0[87].u_mult/mult_packed0 is absorbed into DSP gen0[87].u_mult/mult_packed_reg.
DSP Report: operator gen0[87].u_mult/pre_add0 is absorbed into DSP gen0[87].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[88].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[88].u_mult/stage_1_c_reg is absorbed into DSP gen0[88].u_mult/mult_packed_reg.
DSP Report: register gen0[88].u_mult/mult_packed_reg is absorbed into DSP gen0[88].u_mult/mult_packed_reg.
DSP Report: register gen0[88].u_mult/pre_add_reg is absorbed into DSP gen0[88].u_mult/mult_packed_reg.
DSP Report: operator gen0[88].u_mult/mult_packed0 is absorbed into DSP gen0[88].u_mult/mult_packed_reg.
DSP Report: operator gen0[88].u_mult/pre_add0 is absorbed into DSP gen0[88].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[89].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[89].u_mult/stage_1_c_reg is absorbed into DSP gen0[89].u_mult/mult_packed_reg.
DSP Report: register gen0[89].u_mult/mult_packed_reg is absorbed into DSP gen0[89].u_mult/mult_packed_reg.
DSP Report: register gen0[89].u_mult/pre_add_reg is absorbed into DSP gen0[89].u_mult/mult_packed_reg.
DSP Report: operator gen0[89].u_mult/mult_packed0 is absorbed into DSP gen0[89].u_mult/mult_packed_reg.
DSP Report: operator gen0[89].u_mult/pre_add0 is absorbed into DSP gen0[89].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[90].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[90].u_mult/stage_1_c_reg is absorbed into DSP gen0[90].u_mult/mult_packed_reg.
DSP Report: register gen0[90].u_mult/mult_packed_reg is absorbed into DSP gen0[90].u_mult/mult_packed_reg.
DSP Report: register gen0[90].u_mult/pre_add_reg is absorbed into DSP gen0[90].u_mult/mult_packed_reg.
DSP Report: operator gen0[90].u_mult/mult_packed0 is absorbed into DSP gen0[90].u_mult/mult_packed_reg.
DSP Report: operator gen0[90].u_mult/pre_add0 is absorbed into DSP gen0[90].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[91].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[91].u_mult/stage_1_c_reg is absorbed into DSP gen0[91].u_mult/mult_packed_reg.
DSP Report: register gen0[91].u_mult/mult_packed_reg is absorbed into DSP gen0[91].u_mult/mult_packed_reg.
DSP Report: register gen0[91].u_mult/pre_add_reg is absorbed into DSP gen0[91].u_mult/mult_packed_reg.
DSP Report: operator gen0[91].u_mult/mult_packed0 is absorbed into DSP gen0[91].u_mult/mult_packed_reg.
DSP Report: operator gen0[91].u_mult/pre_add0 is absorbed into DSP gen0[91].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[92].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[92].u_mult/stage_1_c_reg is absorbed into DSP gen0[92].u_mult/mult_packed_reg.
DSP Report: register gen0[92].u_mult/mult_packed_reg is absorbed into DSP gen0[92].u_mult/mult_packed_reg.
DSP Report: register gen0[92].u_mult/pre_add_reg is absorbed into DSP gen0[92].u_mult/mult_packed_reg.
DSP Report: operator gen0[92].u_mult/mult_packed0 is absorbed into DSP gen0[92].u_mult/mult_packed_reg.
DSP Report: operator gen0[92].u_mult/pre_add0 is absorbed into DSP gen0[92].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[93].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[93].u_mult/stage_1_c_reg is absorbed into DSP gen0[93].u_mult/mult_packed_reg.
DSP Report: register gen0[93].u_mult/mult_packed_reg is absorbed into DSP gen0[93].u_mult/mult_packed_reg.
DSP Report: register gen0[93].u_mult/pre_add_reg is absorbed into DSP gen0[93].u_mult/mult_packed_reg.
DSP Report: operator gen0[93].u_mult/mult_packed0 is absorbed into DSP gen0[93].u_mult/mult_packed_reg.
DSP Report: operator gen0[93].u_mult/pre_add0 is absorbed into DSP gen0[93].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[94].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[94].u_mult/stage_1_c_reg is absorbed into DSP gen0[94].u_mult/mult_packed_reg.
DSP Report: register gen0[94].u_mult/mult_packed_reg is absorbed into DSP gen0[94].u_mult/mult_packed_reg.
DSP Report: register gen0[94].u_mult/pre_add_reg is absorbed into DSP gen0[94].u_mult/mult_packed_reg.
DSP Report: operator gen0[94].u_mult/mult_packed0 is absorbed into DSP gen0[94].u_mult/mult_packed_reg.
DSP Report: operator gen0[94].u_mult/pre_add0 is absorbed into DSP gen0[94].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[95].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[95].u_mult/stage_1_c_reg is absorbed into DSP gen0[95].u_mult/mult_packed_reg.
DSP Report: register gen0[95].u_mult/mult_packed_reg is absorbed into DSP gen0[95].u_mult/mult_packed_reg.
DSP Report: register gen0[95].u_mult/pre_add_reg is absorbed into DSP gen0[95].u_mult/mult_packed_reg.
DSP Report: operator gen0[95].u_mult/mult_packed0 is absorbed into DSP gen0[95].u_mult/mult_packed_reg.
DSP Report: operator gen0[95].u_mult/pre_add0 is absorbed into DSP gen0[95].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[96].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[96].u_mult/stage_1_c_reg is absorbed into DSP gen0[96].u_mult/mult_packed_reg.
DSP Report: register gen0[96].u_mult/mult_packed_reg is absorbed into DSP gen0[96].u_mult/mult_packed_reg.
DSP Report: register gen0[96].u_mult/pre_add_reg is absorbed into DSP gen0[96].u_mult/mult_packed_reg.
DSP Report: operator gen0[96].u_mult/mult_packed0 is absorbed into DSP gen0[96].u_mult/mult_packed_reg.
DSP Report: operator gen0[96].u_mult/pre_add0 is absorbed into DSP gen0[96].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[97].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[97].u_mult/stage_1_c_reg is absorbed into DSP gen0[97].u_mult/mult_packed_reg.
DSP Report: register gen0[97].u_mult/mult_packed_reg is absorbed into DSP gen0[97].u_mult/mult_packed_reg.
DSP Report: register gen0[97].u_mult/pre_add_reg is absorbed into DSP gen0[97].u_mult/mult_packed_reg.
DSP Report: operator gen0[97].u_mult/mult_packed0 is absorbed into DSP gen0[97].u_mult/mult_packed_reg.
DSP Report: operator gen0[97].u_mult/pre_add0 is absorbed into DSP gen0[97].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[98].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[98].u_mult/stage_1_c_reg is absorbed into DSP gen0[98].u_mult/mult_packed_reg.
DSP Report: register gen0[98].u_mult/mult_packed_reg is absorbed into DSP gen0[98].u_mult/mult_packed_reg.
DSP Report: register gen0[98].u_mult/pre_add_reg is absorbed into DSP gen0[98].u_mult/mult_packed_reg.
DSP Report: operator gen0[98].u_mult/mult_packed0 is absorbed into DSP gen0[98].u_mult/mult_packed_reg.
DSP Report: operator gen0[98].u_mult/pre_add0 is absorbed into DSP gen0[98].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[99].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[99].u_mult/stage_1_c_reg is absorbed into DSP gen0[99].u_mult/mult_packed_reg.
DSP Report: register gen0[99].u_mult/mult_packed_reg is absorbed into DSP gen0[99].u_mult/mult_packed_reg.
DSP Report: register gen0[99].u_mult/pre_add_reg is absorbed into DSP gen0[99].u_mult/mult_packed_reg.
DSP Report: operator gen0[99].u_mult/mult_packed0 is absorbed into DSP gen0[99].u_mult/mult_packed_reg.
DSP Report: operator gen0[99].u_mult/pre_add0 is absorbed into DSP gen0[99].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[100].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[100].u_mult/stage_1_c_reg is absorbed into DSP gen0[100].u_mult/mult_packed_reg.
DSP Report: register gen0[100].u_mult/mult_packed_reg is absorbed into DSP gen0[100].u_mult/mult_packed_reg.
DSP Report: register gen0[100].u_mult/pre_add_reg is absorbed into DSP gen0[100].u_mult/mult_packed_reg.
DSP Report: operator gen0[100].u_mult/mult_packed0 is absorbed into DSP gen0[100].u_mult/mult_packed_reg.
DSP Report: operator gen0[100].u_mult/pre_add0 is absorbed into DSP gen0[100].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[101].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[101].u_mult/stage_1_c_reg is absorbed into DSP gen0[101].u_mult/mult_packed_reg.
DSP Report: register gen0[101].u_mult/mult_packed_reg is absorbed into DSP gen0[101].u_mult/mult_packed_reg.
DSP Report: register gen0[101].u_mult/pre_add_reg is absorbed into DSP gen0[101].u_mult/mult_packed_reg.
DSP Report: operator gen0[101].u_mult/mult_packed0 is absorbed into DSP gen0[101].u_mult/mult_packed_reg.
DSP Report: operator gen0[101].u_mult/pre_add0 is absorbed into DSP gen0[101].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[102].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[102].u_mult/stage_1_c_reg is absorbed into DSP gen0[102].u_mult/mult_packed_reg.
DSP Report: register gen0[102].u_mult/mult_packed_reg is absorbed into DSP gen0[102].u_mult/mult_packed_reg.
DSP Report: register gen0[102].u_mult/pre_add_reg is absorbed into DSP gen0[102].u_mult/mult_packed_reg.
DSP Report: operator gen0[102].u_mult/mult_packed0 is absorbed into DSP gen0[102].u_mult/mult_packed_reg.
DSP Report: operator gen0[102].u_mult/pre_add0 is absorbed into DSP gen0[102].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[103].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[103].u_mult/stage_1_c_reg is absorbed into DSP gen0[103].u_mult/mult_packed_reg.
DSP Report: register gen0[103].u_mult/mult_packed_reg is absorbed into DSP gen0[103].u_mult/mult_packed_reg.
DSP Report: register gen0[103].u_mult/pre_add_reg is absorbed into DSP gen0[103].u_mult/mult_packed_reg.
DSP Report: operator gen0[103].u_mult/mult_packed0 is absorbed into DSP gen0[103].u_mult/mult_packed_reg.
DSP Report: operator gen0[103].u_mult/pre_add0 is absorbed into DSP gen0[103].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[104].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[104].u_mult/stage_1_c_reg is absorbed into DSP gen0[104].u_mult/mult_packed_reg.
DSP Report: register gen0[104].u_mult/mult_packed_reg is absorbed into DSP gen0[104].u_mult/mult_packed_reg.
DSP Report: register gen0[104].u_mult/pre_add_reg is absorbed into DSP gen0[104].u_mult/mult_packed_reg.
DSP Report: operator gen0[104].u_mult/mult_packed0 is absorbed into DSP gen0[104].u_mult/mult_packed_reg.
DSP Report: operator gen0[104].u_mult/pre_add0 is absorbed into DSP gen0[104].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[105].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[105].u_mult/stage_1_c_reg is absorbed into DSP gen0[105].u_mult/mult_packed_reg.
DSP Report: register gen0[105].u_mult/mult_packed_reg is absorbed into DSP gen0[105].u_mult/mult_packed_reg.
DSP Report: register gen0[105].u_mult/pre_add_reg is absorbed into DSP gen0[105].u_mult/mult_packed_reg.
DSP Report: operator gen0[105].u_mult/mult_packed0 is absorbed into DSP gen0[105].u_mult/mult_packed_reg.
DSP Report: operator gen0[105].u_mult/pre_add0 is absorbed into DSP gen0[105].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[106].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[106].u_mult/stage_1_c_reg is absorbed into DSP gen0[106].u_mult/mult_packed_reg.
DSP Report: register gen0[106].u_mult/mult_packed_reg is absorbed into DSP gen0[106].u_mult/mult_packed_reg.
DSP Report: register gen0[106].u_mult/pre_add_reg is absorbed into DSP gen0[106].u_mult/mult_packed_reg.
DSP Report: operator gen0[106].u_mult/mult_packed0 is absorbed into DSP gen0[106].u_mult/mult_packed_reg.
DSP Report: operator gen0[106].u_mult/pre_add0 is absorbed into DSP gen0[106].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[107].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[107].u_mult/stage_1_c_reg is absorbed into DSP gen0[107].u_mult/mult_packed_reg.
DSP Report: register gen0[107].u_mult/mult_packed_reg is absorbed into DSP gen0[107].u_mult/mult_packed_reg.
DSP Report: register gen0[107].u_mult/pre_add_reg is absorbed into DSP gen0[107].u_mult/mult_packed_reg.
DSP Report: operator gen0[107].u_mult/mult_packed0 is absorbed into DSP gen0[107].u_mult/mult_packed_reg.
DSP Report: operator gen0[107].u_mult/pre_add0 is absorbed into DSP gen0[107].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[108].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[108].u_mult/stage_1_c_reg is absorbed into DSP gen0[108].u_mult/mult_packed_reg.
DSP Report: register gen0[108].u_mult/mult_packed_reg is absorbed into DSP gen0[108].u_mult/mult_packed_reg.
DSP Report: register gen0[108].u_mult/pre_add_reg is absorbed into DSP gen0[108].u_mult/mult_packed_reg.
DSP Report: operator gen0[108].u_mult/mult_packed0 is absorbed into DSP gen0[108].u_mult/mult_packed_reg.
DSP Report: operator gen0[108].u_mult/pre_add0 is absorbed into DSP gen0[108].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[109].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[109].u_mult/stage_1_c_reg is absorbed into DSP gen0[109].u_mult/mult_packed_reg.
DSP Report: register gen0[109].u_mult/mult_packed_reg is absorbed into DSP gen0[109].u_mult/mult_packed_reg.
DSP Report: register gen0[109].u_mult/pre_add_reg is absorbed into DSP gen0[109].u_mult/mult_packed_reg.
DSP Report: operator gen0[109].u_mult/mult_packed0 is absorbed into DSP gen0[109].u_mult/mult_packed_reg.
DSP Report: operator gen0[109].u_mult/pre_add0 is absorbed into DSP gen0[109].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[110].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[110].u_mult/stage_1_c_reg is absorbed into DSP gen0[110].u_mult/mult_packed_reg.
DSP Report: register gen0[110].u_mult/mult_packed_reg is absorbed into DSP gen0[110].u_mult/mult_packed_reg.
DSP Report: register gen0[110].u_mult/pre_add_reg is absorbed into DSP gen0[110].u_mult/mult_packed_reg.
DSP Report: operator gen0[110].u_mult/mult_packed0 is absorbed into DSP gen0[110].u_mult/mult_packed_reg.
DSP Report: operator gen0[110].u_mult/pre_add0 is absorbed into DSP gen0[110].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[111].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[111].u_mult/stage_1_c_reg is absorbed into DSP gen0[111].u_mult/mult_packed_reg.
DSP Report: register gen0[111].u_mult/mult_packed_reg is absorbed into DSP gen0[111].u_mult/mult_packed_reg.
DSP Report: register gen0[111].u_mult/pre_add_reg is absorbed into DSP gen0[111].u_mult/mult_packed_reg.
DSP Report: operator gen0[111].u_mult/mult_packed0 is absorbed into DSP gen0[111].u_mult/mult_packed_reg.
DSP Report: operator gen0[111].u_mult/pre_add0 is absorbed into DSP gen0[111].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[112].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[112].u_mult/stage_1_c_reg is absorbed into DSP gen0[112].u_mult/mult_packed_reg.
DSP Report: register gen0[112].u_mult/mult_packed_reg is absorbed into DSP gen0[112].u_mult/mult_packed_reg.
DSP Report: register gen0[112].u_mult/pre_add_reg is absorbed into DSP gen0[112].u_mult/mult_packed_reg.
DSP Report: operator gen0[112].u_mult/mult_packed0 is absorbed into DSP gen0[112].u_mult/mult_packed_reg.
DSP Report: operator gen0[112].u_mult/pre_add0 is absorbed into DSP gen0[112].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[113].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[113].u_mult/stage_1_c_reg is absorbed into DSP gen0[113].u_mult/mult_packed_reg.
DSP Report: register gen0[113].u_mult/mult_packed_reg is absorbed into DSP gen0[113].u_mult/mult_packed_reg.
DSP Report: register gen0[113].u_mult/pre_add_reg is absorbed into DSP gen0[113].u_mult/mult_packed_reg.
DSP Report: operator gen0[113].u_mult/mult_packed0 is absorbed into DSP gen0[113].u_mult/mult_packed_reg.
DSP Report: operator gen0[113].u_mult/pre_add0 is absorbed into DSP gen0[113].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[114].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[114].u_mult/stage_1_c_reg is absorbed into DSP gen0[114].u_mult/mult_packed_reg.
DSP Report: register gen0[114].u_mult/mult_packed_reg is absorbed into DSP gen0[114].u_mult/mult_packed_reg.
DSP Report: register gen0[114].u_mult/pre_add_reg is absorbed into DSP gen0[114].u_mult/mult_packed_reg.
DSP Report: operator gen0[114].u_mult/mult_packed0 is absorbed into DSP gen0[114].u_mult/mult_packed_reg.
DSP Report: operator gen0[114].u_mult/pre_add0 is absorbed into DSP gen0[114].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[115].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[115].u_mult/stage_1_c_reg is absorbed into DSP gen0[115].u_mult/mult_packed_reg.
DSP Report: register gen0[115].u_mult/mult_packed_reg is absorbed into DSP gen0[115].u_mult/mult_packed_reg.
DSP Report: register gen0[115].u_mult/pre_add_reg is absorbed into DSP gen0[115].u_mult/mult_packed_reg.
DSP Report: operator gen0[115].u_mult/mult_packed0 is absorbed into DSP gen0[115].u_mult/mult_packed_reg.
DSP Report: operator gen0[115].u_mult/pre_add0 is absorbed into DSP gen0[115].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[116].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[116].u_mult/stage_1_c_reg is absorbed into DSP gen0[116].u_mult/mult_packed_reg.
DSP Report: register gen0[116].u_mult/mult_packed_reg is absorbed into DSP gen0[116].u_mult/mult_packed_reg.
DSP Report: register gen0[116].u_mult/pre_add_reg is absorbed into DSP gen0[116].u_mult/mult_packed_reg.
DSP Report: operator gen0[116].u_mult/mult_packed0 is absorbed into DSP gen0[116].u_mult/mult_packed_reg.
DSP Report: operator gen0[116].u_mult/pre_add0 is absorbed into DSP gen0[116].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[117].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[117].u_mult/stage_1_c_reg is absorbed into DSP gen0[117].u_mult/mult_packed_reg.
DSP Report: register gen0[117].u_mult/mult_packed_reg is absorbed into DSP gen0[117].u_mult/mult_packed_reg.
DSP Report: register gen0[117].u_mult/pre_add_reg is absorbed into DSP gen0[117].u_mult/mult_packed_reg.
DSP Report: operator gen0[117].u_mult/mult_packed0 is absorbed into DSP gen0[117].u_mult/mult_packed_reg.
DSP Report: operator gen0[117].u_mult/pre_add0 is absorbed into DSP gen0[117].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[118].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[118].u_mult/stage_1_c_reg is absorbed into DSP gen0[118].u_mult/mult_packed_reg.
DSP Report: register gen0[118].u_mult/mult_packed_reg is absorbed into DSP gen0[118].u_mult/mult_packed_reg.
DSP Report: register gen0[118].u_mult/pre_add_reg is absorbed into DSP gen0[118].u_mult/mult_packed_reg.
DSP Report: operator gen0[118].u_mult/mult_packed0 is absorbed into DSP gen0[118].u_mult/mult_packed_reg.
DSP Report: operator gen0[118].u_mult/pre_add0 is absorbed into DSP gen0[118].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[119].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[119].u_mult/stage_1_c_reg is absorbed into DSP gen0[119].u_mult/mult_packed_reg.
DSP Report: register gen0[119].u_mult/mult_packed_reg is absorbed into DSP gen0[119].u_mult/mult_packed_reg.
DSP Report: register gen0[119].u_mult/pre_add_reg is absorbed into DSP gen0[119].u_mult/mult_packed_reg.
DSP Report: operator gen0[119].u_mult/mult_packed0 is absorbed into DSP gen0[119].u_mult/mult_packed_reg.
DSP Report: operator gen0[119].u_mult/pre_add0 is absorbed into DSP gen0[119].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[120].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[120].u_mult/stage_1_c_reg is absorbed into DSP gen0[120].u_mult/mult_packed_reg.
DSP Report: register gen0[120].u_mult/mult_packed_reg is absorbed into DSP gen0[120].u_mult/mult_packed_reg.
DSP Report: register gen0[120].u_mult/pre_add_reg is absorbed into DSP gen0[120].u_mult/mult_packed_reg.
DSP Report: operator gen0[120].u_mult/mult_packed0 is absorbed into DSP gen0[120].u_mult/mult_packed_reg.
DSP Report: operator gen0[120].u_mult/pre_add0 is absorbed into DSP gen0[120].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[121].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[121].u_mult/stage_1_c_reg is absorbed into DSP gen0[121].u_mult/mult_packed_reg.
DSP Report: register gen0[121].u_mult/mult_packed_reg is absorbed into DSP gen0[121].u_mult/mult_packed_reg.
DSP Report: register gen0[121].u_mult/pre_add_reg is absorbed into DSP gen0[121].u_mult/mult_packed_reg.
DSP Report: operator gen0[121].u_mult/mult_packed0 is absorbed into DSP gen0[121].u_mult/mult_packed_reg.
DSP Report: operator gen0[121].u_mult/pre_add0 is absorbed into DSP gen0[121].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[122].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[122].u_mult/stage_1_c_reg is absorbed into DSP gen0[122].u_mult/mult_packed_reg.
DSP Report: register gen0[122].u_mult/mult_packed_reg is absorbed into DSP gen0[122].u_mult/mult_packed_reg.
DSP Report: register gen0[122].u_mult/pre_add_reg is absorbed into DSP gen0[122].u_mult/mult_packed_reg.
DSP Report: operator gen0[122].u_mult/mult_packed0 is absorbed into DSP gen0[122].u_mult/mult_packed_reg.
DSP Report: operator gen0[122].u_mult/pre_add0 is absorbed into DSP gen0[122].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[123].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[123].u_mult/stage_1_c_reg is absorbed into DSP gen0[123].u_mult/mult_packed_reg.
DSP Report: register gen0[123].u_mult/mult_packed_reg is absorbed into DSP gen0[123].u_mult/mult_packed_reg.
DSP Report: register gen0[123].u_mult/pre_add_reg is absorbed into DSP gen0[123].u_mult/mult_packed_reg.
DSP Report: operator gen0[123].u_mult/mult_packed0 is absorbed into DSP gen0[123].u_mult/mult_packed_reg.
DSP Report: operator gen0[123].u_mult/pre_add0 is absorbed into DSP gen0[123].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[124].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[124].u_mult/stage_1_c_reg is absorbed into DSP gen0[124].u_mult/mult_packed_reg.
DSP Report: register gen0[124].u_mult/mult_packed_reg is absorbed into DSP gen0[124].u_mult/mult_packed_reg.
DSP Report: register gen0[124].u_mult/pre_add_reg is absorbed into DSP gen0[124].u_mult/mult_packed_reg.
DSP Report: operator gen0[124].u_mult/mult_packed0 is absorbed into DSP gen0[124].u_mult/mult_packed_reg.
DSP Report: operator gen0[124].u_mult/pre_add0 is absorbed into DSP gen0[124].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[125].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[125].u_mult/stage_1_c_reg is absorbed into DSP gen0[125].u_mult/mult_packed_reg.
DSP Report: register gen0[125].u_mult/mult_packed_reg is absorbed into DSP gen0[125].u_mult/mult_packed_reg.
DSP Report: register gen0[125].u_mult/pre_add_reg is absorbed into DSP gen0[125].u_mult/mult_packed_reg.
DSP Report: operator gen0[125].u_mult/mult_packed0 is absorbed into DSP gen0[125].u_mult/mult_packed_reg.
DSP Report: operator gen0[125].u_mult/pre_add0 is absorbed into DSP gen0[125].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[126].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[126].u_mult/stage_1_c_reg is absorbed into DSP gen0[126].u_mult/mult_packed_reg.
DSP Report: register gen0[126].u_mult/mult_packed_reg is absorbed into DSP gen0[126].u_mult/mult_packed_reg.
DSP Report: register gen0[126].u_mult/pre_add_reg is absorbed into DSP gen0[126].u_mult/mult_packed_reg.
DSP Report: operator gen0[126].u_mult/mult_packed0 is absorbed into DSP gen0[126].u_mult/mult_packed_reg.
DSP Report: operator gen0[126].u_mult/pre_add0 is absorbed into DSP gen0[126].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[127].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[127].u_mult/stage_1_c_reg is absorbed into DSP gen0[127].u_mult/mult_packed_reg.
DSP Report: register gen0[127].u_mult/mult_packed_reg is absorbed into DSP gen0[127].u_mult/mult_packed_reg.
DSP Report: register gen0[127].u_mult/pre_add_reg is absorbed into DSP gen0[127].u_mult/mult_packed_reg.
DSP Report: operator gen0[127].u_mult/mult_packed0 is absorbed into DSP gen0[127].u_mult/mult_packed_reg.
DSP Report: operator gen0[127].u_mult/pre_add0 is absorbed into DSP gen0[127].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[128].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[128].u_mult/stage_1_c_reg is absorbed into DSP gen0[128].u_mult/mult_packed_reg.
DSP Report: register gen0[128].u_mult/mult_packed_reg is absorbed into DSP gen0[128].u_mult/mult_packed_reg.
DSP Report: register gen0[128].u_mult/pre_add_reg is absorbed into DSP gen0[128].u_mult/mult_packed_reg.
DSP Report: operator gen0[128].u_mult/mult_packed0 is absorbed into DSP gen0[128].u_mult/mult_packed_reg.
DSP Report: operator gen0[128].u_mult/pre_add0 is absorbed into DSP gen0[128].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[129].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[129].u_mult/stage_1_c_reg is absorbed into DSP gen0[129].u_mult/mult_packed_reg.
DSP Report: register gen0[129].u_mult/mult_packed_reg is absorbed into DSP gen0[129].u_mult/mult_packed_reg.
DSP Report: register gen0[129].u_mult/pre_add_reg is absorbed into DSP gen0[129].u_mult/mult_packed_reg.
DSP Report: operator gen0[129].u_mult/mult_packed0 is absorbed into DSP gen0[129].u_mult/mult_packed_reg.
DSP Report: operator gen0[129].u_mult/pre_add0 is absorbed into DSP gen0[129].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[130].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[130].u_mult/stage_1_c_reg is absorbed into DSP gen0[130].u_mult/mult_packed_reg.
DSP Report: register gen0[130].u_mult/mult_packed_reg is absorbed into DSP gen0[130].u_mult/mult_packed_reg.
DSP Report: register gen0[130].u_mult/pre_add_reg is absorbed into DSP gen0[130].u_mult/mult_packed_reg.
DSP Report: operator gen0[130].u_mult/mult_packed0 is absorbed into DSP gen0[130].u_mult/mult_packed_reg.
DSP Report: operator gen0[130].u_mult/pre_add0 is absorbed into DSP gen0[130].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[131].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[131].u_mult/stage_1_c_reg is absorbed into DSP gen0[131].u_mult/mult_packed_reg.
DSP Report: register gen0[131].u_mult/mult_packed_reg is absorbed into DSP gen0[131].u_mult/mult_packed_reg.
DSP Report: register gen0[131].u_mult/pre_add_reg is absorbed into DSP gen0[131].u_mult/mult_packed_reg.
DSP Report: operator gen0[131].u_mult/mult_packed0 is absorbed into DSP gen0[131].u_mult/mult_packed_reg.
DSP Report: operator gen0[131].u_mult/pre_add0 is absorbed into DSP gen0[131].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[132].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[132].u_mult/stage_1_c_reg is absorbed into DSP gen0[132].u_mult/mult_packed_reg.
DSP Report: register gen0[132].u_mult/mult_packed_reg is absorbed into DSP gen0[132].u_mult/mult_packed_reg.
DSP Report: register gen0[132].u_mult/pre_add_reg is absorbed into DSP gen0[132].u_mult/mult_packed_reg.
DSP Report: operator gen0[132].u_mult/mult_packed0 is absorbed into DSP gen0[132].u_mult/mult_packed_reg.
DSP Report: operator gen0[132].u_mult/pre_add0 is absorbed into DSP gen0[132].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[133].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[133].u_mult/stage_1_c_reg is absorbed into DSP gen0[133].u_mult/mult_packed_reg.
DSP Report: register gen0[133].u_mult/mult_packed_reg is absorbed into DSP gen0[133].u_mult/mult_packed_reg.
DSP Report: register gen0[133].u_mult/pre_add_reg is absorbed into DSP gen0[133].u_mult/mult_packed_reg.
DSP Report: operator gen0[133].u_mult/mult_packed0 is absorbed into DSP gen0[133].u_mult/mult_packed_reg.
DSP Report: operator gen0[133].u_mult/pre_add0 is absorbed into DSP gen0[133].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[134].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[134].u_mult/stage_1_c_reg is absorbed into DSP gen0[134].u_mult/mult_packed_reg.
DSP Report: register gen0[134].u_mult/mult_packed_reg is absorbed into DSP gen0[134].u_mult/mult_packed_reg.
DSP Report: register gen0[134].u_mult/pre_add_reg is absorbed into DSP gen0[134].u_mult/mult_packed_reg.
DSP Report: operator gen0[134].u_mult/mult_packed0 is absorbed into DSP gen0[134].u_mult/mult_packed_reg.
DSP Report: operator gen0[134].u_mult/pre_add0 is absorbed into DSP gen0[134].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[135].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[135].u_mult/stage_1_c_reg is absorbed into DSP gen0[135].u_mult/mult_packed_reg.
DSP Report: register gen0[135].u_mult/mult_packed_reg is absorbed into DSP gen0[135].u_mult/mult_packed_reg.
DSP Report: register gen0[135].u_mult/pre_add_reg is absorbed into DSP gen0[135].u_mult/mult_packed_reg.
DSP Report: operator gen0[135].u_mult/mult_packed0 is absorbed into DSP gen0[135].u_mult/mult_packed_reg.
DSP Report: operator gen0[135].u_mult/pre_add0 is absorbed into DSP gen0[135].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[136].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[136].u_mult/stage_1_c_reg is absorbed into DSP gen0[136].u_mult/mult_packed_reg.
DSP Report: register gen0[136].u_mult/mult_packed_reg is absorbed into DSP gen0[136].u_mult/mult_packed_reg.
DSP Report: register gen0[136].u_mult/pre_add_reg is absorbed into DSP gen0[136].u_mult/mult_packed_reg.
DSP Report: operator gen0[136].u_mult/mult_packed0 is absorbed into DSP gen0[136].u_mult/mult_packed_reg.
DSP Report: operator gen0[136].u_mult/pre_add0 is absorbed into DSP gen0[136].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[137].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[137].u_mult/stage_1_c_reg is absorbed into DSP gen0[137].u_mult/mult_packed_reg.
DSP Report: register gen0[137].u_mult/mult_packed_reg is absorbed into DSP gen0[137].u_mult/mult_packed_reg.
DSP Report: register gen0[137].u_mult/pre_add_reg is absorbed into DSP gen0[137].u_mult/mult_packed_reg.
DSP Report: operator gen0[137].u_mult/mult_packed0 is absorbed into DSP gen0[137].u_mult/mult_packed_reg.
DSP Report: operator gen0[137].u_mult/pre_add0 is absorbed into DSP gen0[137].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[138].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[138].u_mult/stage_1_c_reg is absorbed into DSP gen0[138].u_mult/mult_packed_reg.
DSP Report: register gen0[138].u_mult/mult_packed_reg is absorbed into DSP gen0[138].u_mult/mult_packed_reg.
DSP Report: register gen0[138].u_mult/pre_add_reg is absorbed into DSP gen0[138].u_mult/mult_packed_reg.
DSP Report: operator gen0[138].u_mult/mult_packed0 is absorbed into DSP gen0[138].u_mult/mult_packed_reg.
DSP Report: operator gen0[138].u_mult/pre_add0 is absorbed into DSP gen0[138].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[139].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[139].u_mult/stage_1_c_reg is absorbed into DSP gen0[139].u_mult/mult_packed_reg.
DSP Report: register gen0[139].u_mult/mult_packed_reg is absorbed into DSP gen0[139].u_mult/mult_packed_reg.
DSP Report: register gen0[139].u_mult/pre_add_reg is absorbed into DSP gen0[139].u_mult/mult_packed_reg.
DSP Report: operator gen0[139].u_mult/mult_packed0 is absorbed into DSP gen0[139].u_mult/mult_packed_reg.
DSP Report: operator gen0[139].u_mult/pre_add0 is absorbed into DSP gen0[139].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[140].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[140].u_mult/stage_1_c_reg is absorbed into DSP gen0[140].u_mult/mult_packed_reg.
DSP Report: register gen0[140].u_mult/mult_packed_reg is absorbed into DSP gen0[140].u_mult/mult_packed_reg.
DSP Report: register gen0[140].u_mult/pre_add_reg is absorbed into DSP gen0[140].u_mult/mult_packed_reg.
DSP Report: operator gen0[140].u_mult/mult_packed0 is absorbed into DSP gen0[140].u_mult/mult_packed_reg.
DSP Report: operator gen0[140].u_mult/pre_add0 is absorbed into DSP gen0[140].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[141].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[141].u_mult/stage_1_c_reg is absorbed into DSP gen0[141].u_mult/mult_packed_reg.
DSP Report: register gen0[141].u_mult/mult_packed_reg is absorbed into DSP gen0[141].u_mult/mult_packed_reg.
DSP Report: register gen0[141].u_mult/pre_add_reg is absorbed into DSP gen0[141].u_mult/mult_packed_reg.
DSP Report: operator gen0[141].u_mult/mult_packed0 is absorbed into DSP gen0[141].u_mult/mult_packed_reg.
DSP Report: operator gen0[141].u_mult/pre_add0 is absorbed into DSP gen0[141].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[142].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[142].u_mult/stage_1_c_reg is absorbed into DSP gen0[142].u_mult/mult_packed_reg.
DSP Report: register gen0[142].u_mult/mult_packed_reg is absorbed into DSP gen0[142].u_mult/mult_packed_reg.
DSP Report: register gen0[142].u_mult/pre_add_reg is absorbed into DSP gen0[142].u_mult/mult_packed_reg.
DSP Report: operator gen0[142].u_mult/mult_packed0 is absorbed into DSP gen0[142].u_mult/mult_packed_reg.
DSP Report: operator gen0[142].u_mult/pre_add0 is absorbed into DSP gen0[142].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[143].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[143].u_mult/stage_1_c_reg is absorbed into DSP gen0[143].u_mult/mult_packed_reg.
DSP Report: register gen0[143].u_mult/mult_packed_reg is absorbed into DSP gen0[143].u_mult/mult_packed_reg.
DSP Report: register gen0[143].u_mult/pre_add_reg is absorbed into DSP gen0[143].u_mult/mult_packed_reg.
DSP Report: operator gen0[143].u_mult/mult_packed0 is absorbed into DSP gen0[143].u_mult/mult_packed_reg.
DSP Report: operator gen0[143].u_mult/pre_add0 is absorbed into DSP gen0[143].u_mult/mult_packed_reg.
RAM ("block_ram_multi_word_dual_port__parameterized5__GB0/gen0[1].ram_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
RAM ("block_ram_multi_word_dual_port__parameterized5__GB0/gen0[1].ram_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "block_ram_multi_word_dual_port__parameterized5__GB0/gen0[1].ram_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP gen0[0].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].u_mult/stage_1_c_reg is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: register gen0[0].u_mult/mult_packed_reg is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: register gen0[0].u_mult/pre_add_reg is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: operator gen0[0].u_mult/mult_packed0 is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: operator gen0[0].u_mult/pre_add0 is absorbed into DSP gen0[0].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[1].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[1].u_mult/stage_1_c_reg is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: register gen0[1].u_mult/mult_packed_reg is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: register gen0[1].u_mult/pre_add_reg is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: operator gen0[1].u_mult/mult_packed0 is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: operator gen0[1].u_mult/pre_add0 is absorbed into DSP gen0[1].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[2].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].u_mult/stage_1_c_reg is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: register gen0[2].u_mult/mult_packed_reg is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: register gen0[2].u_mult/pre_add_reg is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: operator gen0[2].u_mult/mult_packed0 is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: operator gen0[2].u_mult/pre_add0 is absorbed into DSP gen0[2].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[3].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[3].u_mult/stage_1_c_reg is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: register gen0[3].u_mult/mult_packed_reg is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: register gen0[3].u_mult/pre_add_reg is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: operator gen0[3].u_mult/mult_packed0 is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: operator gen0[3].u_mult/pre_add0 is absorbed into DSP gen0[3].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[4].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[4].u_mult/stage_1_c_reg is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: register gen0[4].u_mult/mult_packed_reg is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: register gen0[4].u_mult/pre_add_reg is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: operator gen0[4].u_mult/mult_packed0 is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: operator gen0[4].u_mult/pre_add0 is absorbed into DSP gen0[4].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[5].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[5].u_mult/stage_1_c_reg is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: register gen0[5].u_mult/mult_packed_reg is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: register gen0[5].u_mult/pre_add_reg is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: operator gen0[5].u_mult/mult_packed0 is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: operator gen0[5].u_mult/pre_add0 is absorbed into DSP gen0[5].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[6].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[6].u_mult/stage_1_c_reg is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: register gen0[6].u_mult/mult_packed_reg is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: register gen0[6].u_mult/pre_add_reg is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: operator gen0[6].u_mult/mult_packed0 is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: operator gen0[6].u_mult/pre_add0 is absorbed into DSP gen0[6].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[7].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[7].u_mult/stage_1_c_reg is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: register gen0[7].u_mult/mult_packed_reg is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: register gen0[7].u_mult/pre_add_reg is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: operator gen0[7].u_mult/mult_packed0 is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: operator gen0[7].u_mult/pre_add0 is absorbed into DSP gen0[7].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[8].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[8].u_mult/stage_1_c_reg is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: register gen0[8].u_mult/mult_packed_reg is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: register gen0[8].u_mult/pre_add_reg is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: operator gen0[8].u_mult/mult_packed0 is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: operator gen0[8].u_mult/pre_add0 is absorbed into DSP gen0[8].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[9].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[9].u_mult/stage_1_c_reg is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: register gen0[9].u_mult/mult_packed_reg is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: register gen0[9].u_mult/pre_add_reg is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: operator gen0[9].u_mult/mult_packed0 is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: operator gen0[9].u_mult/pre_add0 is absorbed into DSP gen0[9].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[10].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[10].u_mult/stage_1_c_reg is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: register gen0[10].u_mult/mult_packed_reg is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: register gen0[10].u_mult/pre_add_reg is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: operator gen0[10].u_mult/mult_packed0 is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: operator gen0[10].u_mult/pre_add0 is absorbed into DSP gen0[10].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[11].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[11].u_mult/stage_1_c_reg is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: register gen0[11].u_mult/mult_packed_reg is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: register gen0[11].u_mult/pre_add_reg is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: operator gen0[11].u_mult/mult_packed0 is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: operator gen0[11].u_mult/pre_add0 is absorbed into DSP gen0[11].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[12].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[12].u_mult/stage_1_c_reg is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: register gen0[12].u_mult/mult_packed_reg is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: register gen0[12].u_mult/pre_add_reg is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: operator gen0[12].u_mult/mult_packed0 is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: operator gen0[12].u_mult/pre_add0 is absorbed into DSP gen0[12].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[13].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[13].u_mult/stage_1_c_reg is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: register gen0[13].u_mult/mult_packed_reg is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: register gen0[13].u_mult/pre_add_reg is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: operator gen0[13].u_mult/mult_packed0 is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: operator gen0[13].u_mult/pre_add0 is absorbed into DSP gen0[13].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[14].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[14].u_mult/stage_1_c_reg is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: register gen0[14].u_mult/mult_packed_reg is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: register gen0[14].u_mult/pre_add_reg is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: operator gen0[14].u_mult/mult_packed0 is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: operator gen0[14].u_mult/pre_add0 is absorbed into DSP gen0[14].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[15].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[15].u_mult/stage_1_c_reg is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: register gen0[15].u_mult/mult_packed_reg is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: register gen0[15].u_mult/pre_add_reg is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: operator gen0[15].u_mult/mult_packed0 is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: operator gen0[15].u_mult/pre_add0 is absorbed into DSP gen0[15].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[16].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[16].u_mult/stage_1_c_reg is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: register gen0[16].u_mult/mult_packed_reg is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: register gen0[16].u_mult/pre_add_reg is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: operator gen0[16].u_mult/mult_packed0 is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: operator gen0[16].u_mult/pre_add0 is absorbed into DSP gen0[16].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[17].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[17].u_mult/stage_1_c_reg is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: register gen0[17].u_mult/mult_packed_reg is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: register gen0[17].u_mult/pre_add_reg is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: operator gen0[17].u_mult/mult_packed0 is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: operator gen0[17].u_mult/pre_add0 is absorbed into DSP gen0[17].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[18].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[18].u_mult/stage_1_c_reg is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: register gen0[18].u_mult/mult_packed_reg is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: register gen0[18].u_mult/pre_add_reg is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: operator gen0[18].u_mult/mult_packed0 is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: operator gen0[18].u_mult/pre_add0 is absorbed into DSP gen0[18].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[19].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[19].u_mult/stage_1_c_reg is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: register gen0[19].u_mult/mult_packed_reg is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: register gen0[19].u_mult/pre_add_reg is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: operator gen0[19].u_mult/mult_packed0 is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: operator gen0[19].u_mult/pre_add0 is absorbed into DSP gen0[19].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[20].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[20].u_mult/stage_1_c_reg is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: register gen0[20].u_mult/mult_packed_reg is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: register gen0[20].u_mult/pre_add_reg is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: operator gen0[20].u_mult/mult_packed0 is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: operator gen0[20].u_mult/pre_add0 is absorbed into DSP gen0[20].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[21].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[21].u_mult/stage_1_c_reg is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: register gen0[21].u_mult/mult_packed_reg is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: register gen0[21].u_mult/pre_add_reg is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: operator gen0[21].u_mult/mult_packed0 is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: operator gen0[21].u_mult/pre_add0 is absorbed into DSP gen0[21].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[22].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[22].u_mult/stage_1_c_reg is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: register gen0[22].u_mult/mult_packed_reg is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: register gen0[22].u_mult/pre_add_reg is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: operator gen0[22].u_mult/mult_packed0 is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: operator gen0[22].u_mult/pre_add0 is absorbed into DSP gen0[22].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[23].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[23].u_mult/stage_1_c_reg is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: register gen0[23].u_mult/mult_packed_reg is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: register gen0[23].u_mult/pre_add_reg is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: operator gen0[23].u_mult/mult_packed0 is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: operator gen0[23].u_mult/pre_add0 is absorbed into DSP gen0[23].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[24].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[24].u_mult/stage_1_c_reg is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: register gen0[24].u_mult/mult_packed_reg is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: register gen0[24].u_mult/pre_add_reg is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: operator gen0[24].u_mult/mult_packed0 is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: operator gen0[24].u_mult/pre_add0 is absorbed into DSP gen0[24].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[25].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[25].u_mult/stage_1_c_reg is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: register gen0[25].u_mult/mult_packed_reg is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: register gen0[25].u_mult/pre_add_reg is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: operator gen0[25].u_mult/mult_packed0 is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: operator gen0[25].u_mult/pre_add0 is absorbed into DSP gen0[25].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[26].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].u_mult/stage_1_c_reg is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: register gen0[26].u_mult/mult_packed_reg is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: register gen0[26].u_mult/pre_add_reg is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: operator gen0[26].u_mult/mult_packed0 is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: operator gen0[26].u_mult/pre_add0 is absorbed into DSP gen0[26].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[27].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[27].u_mult/stage_1_c_reg is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: register gen0[27].u_mult/mult_packed_reg is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: register gen0[27].u_mult/pre_add_reg is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: operator gen0[27].u_mult/mult_packed0 is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: operator gen0[27].u_mult/pre_add0 is absorbed into DSP gen0[27].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[28].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[28].u_mult/stage_1_c_reg is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: register gen0[28].u_mult/mult_packed_reg is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: register gen0[28].u_mult/pre_add_reg is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: operator gen0[28].u_mult/mult_packed0 is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: operator gen0[28].u_mult/pre_add0 is absorbed into DSP gen0[28].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[29].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[29].u_mult/stage_1_c_reg is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: register gen0[29].u_mult/mult_packed_reg is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: register gen0[29].u_mult/pre_add_reg is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: operator gen0[29].u_mult/mult_packed0 is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: operator gen0[29].u_mult/pre_add0 is absorbed into DSP gen0[29].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[30].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[30].u_mult/stage_1_c_reg is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: register gen0[30].u_mult/mult_packed_reg is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: register gen0[30].u_mult/pre_add_reg is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: operator gen0[30].u_mult/mult_packed0 is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: operator gen0[30].u_mult/pre_add0 is absorbed into DSP gen0[30].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[31].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[31].u_mult/stage_1_c_reg is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: register gen0[31].u_mult/mult_packed_reg is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: register gen0[31].u_mult/pre_add_reg is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: operator gen0[31].u_mult/mult_packed0 is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: operator gen0[31].u_mult/pre_add0 is absorbed into DSP gen0[31].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[32].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[32].u_mult/stage_1_c_reg is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: register gen0[32].u_mult/mult_packed_reg is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: register gen0[32].u_mult/pre_add_reg is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: operator gen0[32].u_mult/mult_packed0 is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: operator gen0[32].u_mult/pre_add0 is absorbed into DSP gen0[32].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[33].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[33].u_mult/stage_1_c_reg is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: register gen0[33].u_mult/mult_packed_reg is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: register gen0[33].u_mult/pre_add_reg is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: operator gen0[33].u_mult/mult_packed0 is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: operator gen0[33].u_mult/pre_add0 is absorbed into DSP gen0[33].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[34].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[34].u_mult/stage_1_c_reg is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: register gen0[34].u_mult/mult_packed_reg is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: register gen0[34].u_mult/pre_add_reg is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: operator gen0[34].u_mult/mult_packed0 is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: operator gen0[34].u_mult/pre_add0 is absorbed into DSP gen0[34].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[35].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[35].u_mult/stage_1_c_reg is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: register gen0[35].u_mult/mult_packed_reg is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: register gen0[35].u_mult/pre_add_reg is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: operator gen0[35].u_mult/mult_packed0 is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: operator gen0[35].u_mult/pre_add0 is absorbed into DSP gen0[35].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[36].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[36].u_mult/stage_1_c_reg is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: register gen0[36].u_mult/mult_packed_reg is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: register gen0[36].u_mult/pre_add_reg is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: operator gen0[36].u_mult/mult_packed0 is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: operator gen0[36].u_mult/pre_add0 is absorbed into DSP gen0[36].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[37].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[37].u_mult/stage_1_c_reg is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: register gen0[37].u_mult/mult_packed_reg is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: register gen0[37].u_mult/pre_add_reg is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: operator gen0[37].u_mult/mult_packed0 is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: operator gen0[37].u_mult/pre_add0 is absorbed into DSP gen0[37].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[38].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[38].u_mult/stage_1_c_reg is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: register gen0[38].u_mult/mult_packed_reg is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: register gen0[38].u_mult/pre_add_reg is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: operator gen0[38].u_mult/mult_packed0 is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: operator gen0[38].u_mult/pre_add0 is absorbed into DSP gen0[38].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[39].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[39].u_mult/stage_1_c_reg is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: register gen0[39].u_mult/mult_packed_reg is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: register gen0[39].u_mult/pre_add_reg is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: operator gen0[39].u_mult/mult_packed0 is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: operator gen0[39].u_mult/pre_add0 is absorbed into DSP gen0[39].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[40].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[40].u_mult/stage_1_c_reg is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: register gen0[40].u_mult/mult_packed_reg is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: register gen0[40].u_mult/pre_add_reg is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: operator gen0[40].u_mult/mult_packed0 is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: operator gen0[40].u_mult/pre_add0 is absorbed into DSP gen0[40].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[41].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[41].u_mult/stage_1_c_reg is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: register gen0[41].u_mult/mult_packed_reg is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: register gen0[41].u_mult/pre_add_reg is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: operator gen0[41].u_mult/mult_packed0 is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: operator gen0[41].u_mult/pre_add0 is absorbed into DSP gen0[41].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[42].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[42].u_mult/stage_1_c_reg is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: register gen0[42].u_mult/mult_packed_reg is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: register gen0[42].u_mult/pre_add_reg is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: operator gen0[42].u_mult/mult_packed0 is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: operator gen0[42].u_mult/pre_add0 is absorbed into DSP gen0[42].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[43].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[43].u_mult/stage_1_c_reg is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: register gen0[43].u_mult/mult_packed_reg is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: register gen0[43].u_mult/pre_add_reg is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: operator gen0[43].u_mult/mult_packed0 is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: operator gen0[43].u_mult/pre_add0 is absorbed into DSP gen0[43].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[44].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[44].u_mult/stage_1_c_reg is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: register gen0[44].u_mult/mult_packed_reg is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: register gen0[44].u_mult/pre_add_reg is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: operator gen0[44].u_mult/mult_packed0 is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: operator gen0[44].u_mult/pre_add0 is absorbed into DSP gen0[44].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[45].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[45].u_mult/stage_1_c_reg is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: register gen0[45].u_mult/mult_packed_reg is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: register gen0[45].u_mult/pre_add_reg is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: operator gen0[45].u_mult/mult_packed0 is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: operator gen0[45].u_mult/pre_add0 is absorbed into DSP gen0[45].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[46].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[46].u_mult/stage_1_c_reg is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: register gen0[46].u_mult/mult_packed_reg is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: register gen0[46].u_mult/pre_add_reg is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: operator gen0[46].u_mult/mult_packed0 is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: operator gen0[46].u_mult/pre_add0 is absorbed into DSP gen0[46].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[47].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[47].u_mult/stage_1_c_reg is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: register gen0[47].u_mult/mult_packed_reg is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: register gen0[47].u_mult/pre_add_reg is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: operator gen0[47].u_mult/mult_packed0 is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: operator gen0[47].u_mult/pre_add0 is absorbed into DSP gen0[47].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[48].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[48].u_mult/stage_1_c_reg is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: register gen0[48].u_mult/mult_packed_reg is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: register gen0[48].u_mult/pre_add_reg is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: operator gen0[48].u_mult/mult_packed0 is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: operator gen0[48].u_mult/pre_add0 is absorbed into DSP gen0[48].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[49].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[49].u_mult/stage_1_c_reg is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: register gen0[49].u_mult/mult_packed_reg is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: register gen0[49].u_mult/pre_add_reg is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: operator gen0[49].u_mult/mult_packed0 is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: operator gen0[49].u_mult/pre_add0 is absorbed into DSP gen0[49].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[50].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[50].u_mult/stage_1_c_reg is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: register gen0[50].u_mult/mult_packed_reg is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: register gen0[50].u_mult/pre_add_reg is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: operator gen0[50].u_mult/mult_packed0 is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: operator gen0[50].u_mult/pre_add0 is absorbed into DSP gen0[50].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[51].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[51].u_mult/stage_1_c_reg is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: register gen0[51].u_mult/mult_packed_reg is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: register gen0[51].u_mult/pre_add_reg is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: operator gen0[51].u_mult/mult_packed0 is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: operator gen0[51].u_mult/pre_add0 is absorbed into DSP gen0[51].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[52].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[52].u_mult/stage_1_c_reg is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: register gen0[52].u_mult/mult_packed_reg is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: register gen0[52].u_mult/pre_add_reg is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: operator gen0[52].u_mult/mult_packed0 is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: operator gen0[52].u_mult/pre_add0 is absorbed into DSP gen0[52].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[53].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[53].u_mult/stage_1_c_reg is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: register gen0[53].u_mult/mult_packed_reg is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: register gen0[53].u_mult/pre_add_reg is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: operator gen0[53].u_mult/mult_packed0 is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: operator gen0[53].u_mult/pre_add0 is absorbed into DSP gen0[53].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[54].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[54].u_mult/stage_1_c_reg is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: register gen0[54].u_mult/mult_packed_reg is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: register gen0[54].u_mult/pre_add_reg is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: operator gen0[54].u_mult/mult_packed0 is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: operator gen0[54].u_mult/pre_add0 is absorbed into DSP gen0[54].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[55].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[55].u_mult/stage_1_c_reg is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: register gen0[55].u_mult/mult_packed_reg is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: register gen0[55].u_mult/pre_add_reg is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: operator gen0[55].u_mult/mult_packed0 is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: operator gen0[55].u_mult/pre_add0 is absorbed into DSP gen0[55].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[56].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[56].u_mult/stage_1_c_reg is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: register gen0[56].u_mult/mult_packed_reg is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: register gen0[56].u_mult/pre_add_reg is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: operator gen0[56].u_mult/mult_packed0 is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: operator gen0[56].u_mult/pre_add0 is absorbed into DSP gen0[56].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[57].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[57].u_mult/stage_1_c_reg is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: register gen0[57].u_mult/mult_packed_reg is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: register gen0[57].u_mult/pre_add_reg is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: operator gen0[57].u_mult/mult_packed0 is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: operator gen0[57].u_mult/pre_add0 is absorbed into DSP gen0[57].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[58].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[58].u_mult/stage_1_c_reg is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: register gen0[58].u_mult/mult_packed_reg is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: register gen0[58].u_mult/pre_add_reg is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: operator gen0[58].u_mult/mult_packed0 is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: operator gen0[58].u_mult/pre_add0 is absorbed into DSP gen0[58].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[59].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[59].u_mult/stage_1_c_reg is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: register gen0[59].u_mult/mult_packed_reg is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: register gen0[59].u_mult/pre_add_reg is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: operator gen0[59].u_mult/mult_packed0 is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: operator gen0[59].u_mult/pre_add0 is absorbed into DSP gen0[59].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[60].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[60].u_mult/stage_1_c_reg is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: register gen0[60].u_mult/mult_packed_reg is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: register gen0[60].u_mult/pre_add_reg is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: operator gen0[60].u_mult/mult_packed0 is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: operator gen0[60].u_mult/pre_add0 is absorbed into DSP gen0[60].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[61].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[61].u_mult/stage_1_c_reg is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: register gen0[61].u_mult/mult_packed_reg is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: register gen0[61].u_mult/pre_add_reg is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: operator gen0[61].u_mult/mult_packed0 is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: operator gen0[61].u_mult/pre_add0 is absorbed into DSP gen0[61].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[62].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[62].u_mult/stage_1_c_reg is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: register gen0[62].u_mult/mult_packed_reg is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: register gen0[62].u_mult/pre_add_reg is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: operator gen0[62].u_mult/mult_packed0 is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: operator gen0[62].u_mult/pre_add0 is absorbed into DSP gen0[62].u_mult/mult_packed_reg.
DSP Report: Generating DSP gen0[63].u_mult/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[63].u_mult/stage_1_c_reg is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: register gen0[63].u_mult/mult_packed_reg is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: register gen0[63].u_mult/pre_add_reg is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: operator gen0[63].u_mult/mult_packed0 is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
DSP Report: operator gen0[63].u_mult/pre_add0 is absorbed into DSP gen0[63].u_mult/mult_packed_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[6].quotient_reg_reg[6]' and it is trimmed from '6' to '5' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[5].quotient_reg_reg[5]' and it is trimmed from '6' to '4' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[4].quotient_reg_reg[4]' and it is trimmed from '6' to '3' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[3].quotient_reg_reg[3]' and it is trimmed from '6' to '2' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[2].quotient_reg_reg[2]' and it is trimmed from '6' to '1' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[1].quotient_reg_reg[1]' and it is trimmed from '6' to '5' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
DSP Report: Generating DSP bias_sum_a_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register macc_coeff_reg is absorbed into DSP bias_sum_a_reg.
DSP Report: register macc_data_out_a_reg_reg is absorbed into DSP bias_sum_a_reg.
DSP Report: register bias_sum_a_reg is absorbed into DSP bias_sum_a_reg.
DSP Report: register bias_sum_a_reg is absorbed into DSP bias_sum_a_reg.
DSP Report: register coeff_prod_a_reg is absorbed into DSP bias_sum_a_reg.
DSP Report: operator bias_sum_a0 is absorbed into DSP bias_sum_a_reg.
DSP Report: operator coeff_prod_a0 is absorbed into DSP bias_sum_a_reg.
DSP Report: Generating DSP bias_sum_b_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register macc_coeff_reg is absorbed into DSP bias_sum_b_reg.
DSP Report: register macc_data_out_b_reg_reg is absorbed into DSP bias_sum_b_reg.
DSP Report: register bias_sum_b_reg is absorbed into DSP bias_sum_b_reg.
DSP Report: register bias_sum_b_reg is absorbed into DSP bias_sum_b_reg.
DSP Report: register coeff_prod_b_reg is absorbed into DSP bias_sum_b_reg.
DSP Report: operator bias_sum_b0 is absorbed into DSP bias_sum_b_reg.
DSP Report: operator coeff_prod_b0 is absorbed into DSP bias_sum_b_reg.
WARNING: [Synth 8-6014] Unused sequential element u_bias/ram_reg was removed. 
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
DSP Report: Generating DSP y, operation Mode is: A*B.
DSP Report: operator y is absorbed into DSP y.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[7].quotient_reg_reg[7]' and it is trimmed from '7' to '6' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[6].quotient_reg_reg[6]' and it is trimmed from '7' to '5' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[5].quotient_reg_reg[5]' and it is trimmed from '7' to '4' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[4].quotient_reg_reg[4]' and it is trimmed from '7' to '3' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[3].quotient_reg_reg[3]' and it is trimmed from '7' to '2' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[2].quotient_reg_reg[2]' and it is trimmed from '7' to '1' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[1].quotient_reg_reg[1]' and it is trimmed from '7' to '6' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
DSP Report: Generating DSP bias_sum_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register macc_coeff_reg is absorbed into DSP bias_sum_reg.
DSP Report: register macc_data_out_reg_reg is absorbed into DSP bias_sum_reg.
DSP Report: register bias_sum_reg is absorbed into DSP bias_sum_reg.
DSP Report: register bias_sum_reg is absorbed into DSP bias_sum_reg.
DSP Report: register coeff_prod_reg is absorbed into DSP bias_sum_reg.
DSP Report: operator bias_sum0 is absorbed into DSP bias_sum_reg.
DSP Report: operator coeff_prod0 is absorbed into DSP bias_sum_reg.
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[7].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[7].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[6].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[6].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[5].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[5].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[4].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[4].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[3].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[3].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[2].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[2].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[1].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[1].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[0].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[26].gen1.gen2[0].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[7].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[7].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[6].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[6].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[5].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[5].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[4].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[4].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[3].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[3].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[2].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[24].gen1.gen2[2].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[0].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[0].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[1].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[1].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[2].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[2].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[3].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[3].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[4].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[4].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[5].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[5].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[6].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[6].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[7].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[7].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[8].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[0].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[0].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[1].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[1].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[2].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[2].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[3].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[3].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[4].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[4].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[5].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[5].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[6].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[6].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[7].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[7].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[10].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[0].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[0].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[1].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[1].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[2].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[2].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[3].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[3].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[4].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[4].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[5].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[5].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[6].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[6].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[7].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[7].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[12].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[0].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[0].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[1].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[1].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[2].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[2].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[3].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[3].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[4].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[4].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[5].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[5].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[6].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[6].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[7].u_mult_dual/stage_1_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_1_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:31]
INFO: [Synth 8-4471] merging register 'gen0[14].gen1.gen2[7].u_mult_dual/stage_2_valid_reg' into 'gen0[26].gen1.gen2[8].u_mult_dual/stage_2_valid_reg' [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/mult_8bit_dual.v:50]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP gen0[26].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[26].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[26].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[26].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[26].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[26].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[26].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[26].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[26].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[26].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[26].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[26].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[26].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[26].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[26].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[26].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[26].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[26].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[26].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[26].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[26].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[26].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[26].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[26].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[26].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[26].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[26].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[26].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[26].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[26].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[26].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[26].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[26].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[26].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[26].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[26].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[26].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[26].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[26].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[26].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[26].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[26].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[26].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[26].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[26].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[26].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[26].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[26].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[26].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[26].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[26].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[26].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[26].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[26].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[26].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[26].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[26].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen4[6].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: register gen4[6].macc_data_out_reg_reg is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: register gen4[6].coeff_prod_reg is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: operator gen4[6].coeff_prod0 is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: Generating DSP gen4[5].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: register gen4[5].macc_data_out_reg_reg is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: register gen4[5].coeff_prod_reg is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: operator gen4[5].coeff_prod0 is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: Generating DSP gen4[4].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[4].macc_data_out_reg_reg is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: register gen4[4].coeff_prod_reg is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: operator gen4[4].coeff_prod0 is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: Generating DSP gen4[3].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[3].macc_data_out_reg_reg is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: register gen4[3].coeff_prod_reg is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: operator gen4[3].coeff_prod0 is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: Generating DSP gen4[2].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[2].macc_data_out_reg_reg is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: register gen4[2].coeff_prod_reg is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: operator gen4[2].coeff_prod0 is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: Generating DSP gen4[7].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[7].macc_data_out_reg_reg is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: register gen4[7].coeff_prod_reg is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: operator gen4[7].coeff_prod0 is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: Generating DSP gen4[22].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[22].macc_data_out_reg_reg is absorbed into DSP gen4[22].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[22].coeff_prod_reg.
DSP Report: register gen4[22].coeff_prod_reg is absorbed into DSP gen4[22].coeff_prod_reg.
DSP Report: operator gen4[22].coeff_prod0 is absorbed into DSP gen4[22].coeff_prod_reg.
DSP Report: Generating DSP gen4[23].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[23].macc_data_out_reg_reg is absorbed into DSP gen4[23].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[23].coeff_prod_reg.
DSP Report: register gen4[23].coeff_prod_reg is absorbed into DSP gen4[23].coeff_prod_reg.
DSP Report: operator gen4[23].coeff_prod0 is absorbed into DSP gen4[23].coeff_prod_reg.
DSP Report: Generating DSP gen4[24].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[24].macc_data_out_reg_reg is absorbed into DSP gen4[24].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[24].coeff_prod_reg.
DSP Report: register gen4[24].coeff_prod_reg is absorbed into DSP gen4[24].coeff_prod_reg.
DSP Report: operator gen4[24].coeff_prod0 is absorbed into DSP gen4[24].coeff_prod_reg.
DSP Report: Generating DSP gen4[25].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[25].macc_data_out_reg_reg is absorbed into DSP gen4[25].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[25].coeff_prod_reg.
DSP Report: register gen4[25].coeff_prod_reg is absorbed into DSP gen4[25].coeff_prod_reg.
DSP Report: operator gen4[25].coeff_prod0 is absorbed into DSP gen4[25].coeff_prod_reg.
DSP Report: Generating DSP gen4[26].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[26].macc_data_out_reg_reg is absorbed into DSP gen4[26].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[26].coeff_prod_reg.
DSP Report: register gen4[26].coeff_prod_reg is absorbed into DSP gen4[26].coeff_prod_reg.
DSP Report: operator gen4[26].coeff_prod0 is absorbed into DSP gen4[26].coeff_prod_reg.
DSP Report: Generating DSP gen4[27].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[27].macc_data_out_reg_reg is absorbed into DSP gen4[27].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[27].coeff_prod_reg.
DSP Report: register gen4[27].coeff_prod_reg is absorbed into DSP gen4[27].coeff_prod_reg.
DSP Report: operator gen4[27].coeff_prod0 is absorbed into DSP gen4[27].coeff_prod_reg.
DSP Report: Generating DSP gen4[28].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[28].macc_data_out_reg_reg is absorbed into DSP gen4[28].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[28].coeff_prod_reg.
DSP Report: register gen4[28].coeff_prod_reg is absorbed into DSP gen4[28].coeff_prod_reg.
DSP Report: operator gen4[28].coeff_prod0 is absorbed into DSP gen4[28].coeff_prod_reg.
DSP Report: Generating DSP gen4[29].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[29].macc_data_out_reg_reg is absorbed into DSP gen4[29].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[29].coeff_prod_reg.
DSP Report: register gen4[29].coeff_prod_reg is absorbed into DSP gen4[29].coeff_prod_reg.
DSP Report: operator gen4[29].coeff_prod0 is absorbed into DSP gen4[29].coeff_prod_reg.
DSP Report: Generating DSP gen4[30].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[30].macc_data_out_reg_reg is absorbed into DSP gen4[30].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[30].coeff_prod_reg.
DSP Report: register gen4[30].coeff_prod_reg is absorbed into DSP gen4[30].coeff_prod_reg.
DSP Report: operator gen4[30].coeff_prod0 is absorbed into DSP gen4[30].coeff_prod_reg.
DSP Report: Generating DSP gen4[31].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[31].macc_data_out_reg_reg is absorbed into DSP gen4[31].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[31].coeff_prod_reg.
DSP Report: register gen4[31].coeff_prod_reg is absorbed into DSP gen4[31].coeff_prod_reg.
DSP Report: operator gen4[31].coeff_prod0 is absorbed into DSP gen4[31].coeff_prod_reg.
DSP Report: Generating DSP gen4[0].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[0].macc_data_out_reg_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: register gen4[0].coeff_prod_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: operator gen4[0].coeff_prod0 is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: Generating DSP gen4[1].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[1].macc_data_out_reg_reg is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: register gen4[1].coeff_prod_reg is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: operator gen4[1].coeff_prod0 is absorbed into DSP gen4[1].coeff_prod_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[8].quotient_reg_reg[8]' and it is trimmed from '9' to '8' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[7].quotient_reg_reg[7]' and it is trimmed from '9' to '7' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[6].quotient_reg_reg[6]' and it is trimmed from '9' to '6' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[5].quotient_reg_reg[5]' and it is trimmed from '9' to '5' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[4].quotient_reg_reg[4]' and it is trimmed from '9' to '4' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[3].quotient_reg_reg[3]' and it is trimmed from '9' to '3' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[2].quotient_reg_reg[2]' and it is trimmed from '9' to '2' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[1].quotient_reg_reg[1]' and it is trimmed from '9' to '1' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
DSP Report: Generating DSP gen4[15].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[15].coeff_prod_reg.
DSP Report: register gen4[15].macc_data_out_reg_reg is absorbed into DSP gen4[15].coeff_prod_reg.
DSP Report: register gen4[15].coeff_prod_reg is absorbed into DSP gen4[15].coeff_prod_reg.
DSP Report: operator gen4[15].coeff_prod0 is absorbed into DSP gen4[15].coeff_prod_reg.
DSP Report: Generating DSP gen4[14].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[14].coeff_prod_reg.
DSP Report: register gen4[14].macc_data_out_reg_reg is absorbed into DSP gen4[14].coeff_prod_reg.
DSP Report: register gen4[14].coeff_prod_reg is absorbed into DSP gen4[14].coeff_prod_reg.
DSP Report: operator gen4[14].coeff_prod0 is absorbed into DSP gen4[14].coeff_prod_reg.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[8].u_mult_dual/mult_packed_reg.
RAM ("block_ram_multi_word__parameterized3__GB2/gen0[1].ram_reg") is too shallow (depth = 16) to use URAM. Choosing BRAM instead of URAM 
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[6].quotient_reg_reg[6]' and it is trimmed from '7' to '6' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[5].quotient_reg_reg[5]' and it is trimmed from '7' to '5' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[4].quotient_reg_reg[4]' and it is trimmed from '7' to '4' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[3].quotient_reg_reg[3]' and it is trimmed from '7' to '3' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[2].quotient_reg_reg[2]' and it is trimmed from '7' to '2' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[1].quotient_reg_reg[1]' and it is trimmed from '7' to '1' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
DSP Report: Generating DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen4[0].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: register gen4[0].macc_data_out_reg_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: register gen4[0].coeff_prod_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: operator gen4[0].coeff_prod0 is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: Generating DSP gen4[1].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: register gen4[1].macc_data_out_reg_reg is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: register gen4[1].coeff_prod_reg is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: operator gen4[1].coeff_prod0 is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: Generating DSP gen4[2].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[2].macc_data_out_reg_reg is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: register gen4[2].coeff_prod_reg is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: operator gen4[2].coeff_prod0 is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: Generating DSP gen4[3].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[3].macc_data_out_reg_reg is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: register gen4[3].coeff_prod_reg is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: operator gen4[3].coeff_prod0 is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: Generating DSP gen4[4].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[4].macc_data_out_reg_reg is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: register gen4[4].coeff_prod_reg is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: operator gen4[4].coeff_prod0 is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: Generating DSP gen4[5].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[5].macc_data_out_reg_reg is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: register gen4[5].coeff_prod_reg is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: operator gen4[5].coeff_prod0 is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: Generating DSP gen4[6].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[6].macc_data_out_reg_reg is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: register gen4[6].coeff_prod_reg is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: operator gen4[6].coeff_prod0 is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: Generating DSP gen4[7].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[7].macc_data_out_reg_reg is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: register gen4[7].coeff_prod_reg is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: operator gen4[7].coeff_prod0 is absorbed into DSP gen4[7].coeff_prod_reg.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[16].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[16].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[16].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[18].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[18].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[18].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[20].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[20].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[20].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[22].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[22].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[22].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[24].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[24].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[24].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[28].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[28].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[28].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[28].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[28].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[28].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[28].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[28].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[28].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[28].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[28].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[28].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[28].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[28].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[28].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[28].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[28].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[28].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[28].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[28].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[28].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[28].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[28].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[28].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[28].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[28].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[28].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[28].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[28].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[28].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[28].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[28].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[28].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[28].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[28].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[28].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[28].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[28].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[28].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[28].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen4[10].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[10].coeff_prod_reg.
DSP Report: register gen4[10].macc_data_out_reg_reg is absorbed into DSP gen4[10].coeff_prod_reg.
DSP Report: register gen4[10].coeff_prod_reg is absorbed into DSP gen4[10].coeff_prod_reg.
DSP Report: operator gen4[10].coeff_prod0 is absorbed into DSP gen4[10].coeff_prod_reg.
DSP Report: Generating DSP gen4[9].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[9].coeff_prod_reg.
DSP Report: register gen4[9].macc_data_out_reg_reg is absorbed into DSP gen4[9].coeff_prod_reg.
DSP Report: register gen4[9].coeff_prod_reg is absorbed into DSP gen4[9].coeff_prod_reg.
DSP Report: operator gen4[9].coeff_prod0 is absorbed into DSP gen4[9].coeff_prod_reg.
DSP Report: Generating DSP gen4[8].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[8].macc_data_out_reg_reg is absorbed into DSP gen4[8].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[8].coeff_prod_reg.
DSP Report: register gen4[8].coeff_prod_reg is absorbed into DSP gen4[8].coeff_prod_reg.
DSP Report: operator gen4[8].coeff_prod0 is absorbed into DSP gen4[8].coeff_prod_reg.
DSP Report: Generating DSP gen4[7].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[7].macc_data_out_reg_reg is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: register gen4[7].coeff_prod_reg is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: operator gen4[7].coeff_prod0 is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: Generating DSP gen4[6].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[6].macc_data_out_reg_reg is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: register gen4[6].coeff_prod_reg is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: operator gen4[6].coeff_prod0 is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: Generating DSP gen4[5].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[5].macc_data_out_reg_reg is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: register gen4[5].coeff_prod_reg is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: operator gen4[5].coeff_prod0 is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: Generating DSP gen4[21].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[21].macc_data_out_reg_reg is absorbed into DSP gen4[21].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[21].coeff_prod_reg.
DSP Report: register gen4[21].coeff_prod_reg is absorbed into DSP gen4[21].coeff_prod_reg.
DSP Report: operator gen4[21].coeff_prod0 is absorbed into DSP gen4[21].coeff_prod_reg.
DSP Report: Generating DSP gen4[22].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[22].macc_data_out_reg_reg is absorbed into DSP gen4[22].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[22].coeff_prod_reg.
DSP Report: register gen4[22].coeff_prod_reg is absorbed into DSP gen4[22].coeff_prod_reg.
DSP Report: operator gen4[22].coeff_prod0 is absorbed into DSP gen4[22].coeff_prod_reg.
DSP Report: Generating DSP gen4[23].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[23].macc_data_out_reg_reg is absorbed into DSP gen4[23].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[23].coeff_prod_reg.
DSP Report: register gen4[23].coeff_prod_reg is absorbed into DSP gen4[23].coeff_prod_reg.
DSP Report: operator gen4[23].coeff_prod0 is absorbed into DSP gen4[23].coeff_prod_reg.
DSP Report: Generating DSP gen4[24].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[24].macc_data_out_reg_reg is absorbed into DSP gen4[24].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[24].coeff_prod_reg.
DSP Report: register gen4[24].coeff_prod_reg is absorbed into DSP gen4[24].coeff_prod_reg.
DSP Report: operator gen4[24].coeff_prod0 is absorbed into DSP gen4[24].coeff_prod_reg.
DSP Report: Generating DSP gen4[25].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[25].macc_data_out_reg_reg is absorbed into DSP gen4[25].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[25].coeff_prod_reg.
DSP Report: register gen4[25].coeff_prod_reg is absorbed into DSP gen4[25].coeff_prod_reg.
DSP Report: operator gen4[25].coeff_prod0 is absorbed into DSP gen4[25].coeff_prod_reg.
DSP Report: Generating DSP gen4[26].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[26].macc_data_out_reg_reg is absorbed into DSP gen4[26].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[26].coeff_prod_reg.
DSP Report: register gen4[26].coeff_prod_reg is absorbed into DSP gen4[26].coeff_prod_reg.
DSP Report: operator gen4[26].coeff_prod0 is absorbed into DSP gen4[26].coeff_prod_reg.
DSP Report: Generating DSP gen4[27].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[27].macc_data_out_reg_reg is absorbed into DSP gen4[27].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[27].coeff_prod_reg.
DSP Report: register gen4[27].coeff_prod_reg is absorbed into DSP gen4[27].coeff_prod_reg.
DSP Report: operator gen4[27].coeff_prod0 is absorbed into DSP gen4[27].coeff_prod_reg.
DSP Report: Generating DSP gen4[28].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[28].macc_data_out_reg_reg is absorbed into DSP gen4[28].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[28].coeff_prod_reg.
DSP Report: register gen4[28].coeff_prod_reg is absorbed into DSP gen4[28].coeff_prod_reg.
DSP Report: operator gen4[28].coeff_prod0 is absorbed into DSP gen4[28].coeff_prod_reg.
DSP Report: Generating DSP gen4[29].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[29].macc_data_out_reg_reg is absorbed into DSP gen4[29].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[29].coeff_prod_reg.
DSP Report: register gen4[29].coeff_prod_reg is absorbed into DSP gen4[29].coeff_prod_reg.
DSP Report: operator gen4[29].coeff_prod0 is absorbed into DSP gen4[29].coeff_prod_reg.
DSP Report: Generating DSP gen4[30].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[30].macc_data_out_reg_reg is absorbed into DSP gen4[30].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[30].coeff_prod_reg.
DSP Report: register gen4[30].coeff_prod_reg is absorbed into DSP gen4[30].coeff_prod_reg.
DSP Report: operator gen4[30].coeff_prod0 is absorbed into DSP gen4[30].coeff_prod_reg.
DSP Report: Generating DSP gen4[31].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[31].macc_data_out_reg_reg is absorbed into DSP gen4[31].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[31].coeff_prod_reg.
DSP Report: register gen4[31].coeff_prod_reg is absorbed into DSP gen4[31].coeff_prod_reg.
DSP Report: operator gen4[31].coeff_prod0 is absorbed into DSP gen4[31].coeff_prod_reg.
DSP Report: Generating DSP gen4[0].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[0].macc_data_out_reg_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: register gen4[0].coeff_prod_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: operator gen4[0].coeff_prod0 is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: Generating DSP gen4[1].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[1].macc_data_out_reg_reg is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: register gen4[1].coeff_prod_reg is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: operator gen4[1].coeff_prod0 is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: Generating DSP gen4[2].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[2].macc_data_out_reg_reg is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: register gen4[2].coeff_prod_reg is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: operator gen4[2].coeff_prod0 is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: Generating DSP gen4[3].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[3].macc_data_out_reg_reg is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: register gen4[3].coeff_prod_reg is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: operator gen4[3].coeff_prod0 is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: Generating DSP gen4[4].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[4].macc_data_out_reg_reg is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: register gen4[4].coeff_prod_reg is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: operator gen4[4].coeff_prod0 is absorbed into DSP gen4[4].coeff_prod_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[7].quotient_reg_reg[7]' and it is trimmed from '8' to '7' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[6].quotient_reg_reg[6]' and it is trimmed from '8' to '6' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[5].quotient_reg_reg[5]' and it is trimmed from '8' to '5' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[4].quotient_reg_reg[4]' and it is trimmed from '8' to '4' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[3].quotient_reg_reg[3]' and it is trimmed from '8' to '3' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[2].quotient_reg_reg[2]' and it is trimmed from '8' to '2' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[1].quotient_reg_reg[1]' and it is trimmed from '8' to '1' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
DSP Report: Generating DSP gen4[17].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[17].coeff_prod_reg.
DSP Report: register gen4[17].macc_data_out_reg_reg is absorbed into DSP gen4[17].coeff_prod_reg.
DSP Report: register gen4[17].coeff_prod_reg is absorbed into DSP gen4[17].coeff_prod_reg.
DSP Report: operator gen4[17].coeff_prod0 is absorbed into DSP gen4[17].coeff_prod_reg.
DSP Report: Generating DSP gen4[16].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[16].coeff_prod_reg.
DSP Report: register gen4[16].macc_data_out_reg_reg is absorbed into DSP gen4[16].coeff_prod_reg.
DSP Report: register gen4[16].coeff_prod_reg is absorbed into DSP gen4[16].coeff_prod_reg.
DSP Report: operator gen4[16].coeff_prod0 is absorbed into DSP gen4[16].coeff_prod_reg.
DSP Report: Generating DSP gen4[15].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[15].macc_data_out_reg_reg is absorbed into DSP gen4[15].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[15].coeff_prod_reg.
DSP Report: register gen4[15].coeff_prod_reg is absorbed into DSP gen4[15].coeff_prod_reg.
DSP Report: operator gen4[15].coeff_prod0 is absorbed into DSP gen4[15].coeff_prod_reg.
DSP Report: Generating DSP gen4[14].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[14].macc_data_out_reg_reg is absorbed into DSP gen4[14].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[14].coeff_prod_reg.
DSP Report: register gen4[14].coeff_prod_reg is absorbed into DSP gen4[14].coeff_prod_reg.
DSP Report: operator gen4[14].coeff_prod0 is absorbed into DSP gen4[14].coeff_prod_reg.
RAM ("block_ram_multi_word__parameterized6__GB2/gen0[1].ram_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[4].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[4].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[4].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[6].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[6].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[6].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[8].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[8].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[8].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[10].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[10].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[10].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[12].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[12].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[12].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[14].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[14].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[14].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen4[0].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: register gen4[0].macc_data_out_reg_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: register gen4[0].coeff_prod_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: operator gen4[0].coeff_prod0 is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: Generating DSP gen4[1].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: register gen4[1].macc_data_out_reg_reg is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: register gen4[1].coeff_prod_reg is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: operator gen4[1].coeff_prod0 is absorbed into DSP gen4[1].coeff_prod_reg.
DSP Report: Generating DSP gen4[2].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[2].macc_data_out_reg_reg is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: register gen4[2].coeff_prod_reg is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: operator gen4[2].coeff_prod0 is absorbed into DSP gen4[2].coeff_prod_reg.
DSP Report: Generating DSP gen4[3].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[3].macc_data_out_reg_reg is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: register gen4[3].coeff_prod_reg is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: operator gen4[3].coeff_prod0 is absorbed into DSP gen4[3].coeff_prod_reg.
DSP Report: Generating DSP gen4[4].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[4].macc_data_out_reg_reg is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: register gen4[4].coeff_prod_reg is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: operator gen4[4].coeff_prod0 is absorbed into DSP gen4[4].coeff_prod_reg.
DSP Report: Generating DSP gen4[5].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[5].macc_data_out_reg_reg is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: register gen4[5].coeff_prod_reg is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: operator gen4[5].coeff_prod0 is absorbed into DSP gen4[5].coeff_prod_reg.
DSP Report: Generating DSP gen4[6].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register gen4[6].macc_data_out_reg_reg is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: register gen4[6].coeff_prod_reg is absorbed into DSP gen4[6].coeff_prod_reg.
DSP Report: operator gen4[6].coeff_prod0 is absorbed into DSP gen4[6].coeff_prod_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[6].dividend_reg_reg[6]' and it is trimmed from '6' to '4' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[5].quotient_reg_reg[5]' and it is trimmed from '6' to '5' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[4].quotient_reg_reg[4]' and it is trimmed from '6' to '4' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[3].quotient_reg_reg[3]' and it is trimmed from '6' to '3' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[2].quotient_reg_reg[2]' and it is trimmed from '6' to '2' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_kernel_w/gen0[1].quotient_reg_reg[1]' and it is trimmed from '6' to '1' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
DSP Report: Generating DSP gen4[0].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: register gen4[0].macc_data_out_reg_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: register gen4[0].coeff_prod_reg is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: operator gen4[0].coeff_prod0 is absorbed into DSP gen4[0].coeff_prod_reg.
DSP Report: Generating DSP gen4[7].coeff_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: register gen4[7].macc_data_out_reg_reg is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: register gen4[7].coeff_prod_reg is absorbed into DSP gen4[7].coeff_prod_reg.
DSP Report: operator gen4[7].coeff_prod0 is absorbed into DSP gen4[7].coeff_prod_reg.
RAM ("u_kernel/gen0[1].ram_reg") is too shallow (depth = 16) to use URAM. Choosing BRAM instead of URAM 
RAM ("block_ram_multi_word__parameterized8__GB2/gen0[1].ram_reg") is too shallow (depth = 8) to use URAM. Choosing BRAM instead of URAM 
DSP Report: Generating DSP stage2_reg_data_reg, operation Mode is: ((D+A2)*(D+A2))'.
DSP Report: register i_data_reg_reg is absorbed into DSP stage2_reg_data_reg.
DSP Report: register stage2_reg_data_reg is absorbed into DSP stage2_reg_data_reg.
DSP Report: register stage1_reg_data_reg is absorbed into DSP stage2_reg_data_reg.
DSP Report: operator stage2_reg_data0 is absorbed into DSP stage2_reg_data_reg.
DSP Report: operator x2 is absorbed into DSP stage2_reg_data_reg.
DSP Report: Generating DSP stage2_reg_data_reg, operation Mode is: ((D+A2)*(D+A2))'.
DSP Report: register i_data_reg_reg is absorbed into DSP stage2_reg_data_reg.
DSP Report: register stage2_reg_data_reg is absorbed into DSP stage2_reg_data_reg.
DSP Report: register stage1_reg_data_reg is absorbed into DSP stage2_reg_data_reg.
DSP Report: operator stage2_reg_data0 is absorbed into DSP stage2_reg_data_reg.
DSP Report: operator x2 is absorbed into DSP stage2_reg_data_reg.
DSP Report: Generating DSP stage2_reg_data_reg, operation Mode is: ((D+A2)*(D+A2))'.
DSP Report: register i_data_reg_reg is absorbed into DSP stage2_reg_data_reg.
DSP Report: register stage2_reg_data_reg is absorbed into DSP stage2_reg_data_reg.
DSP Report: register stage1_reg_data_reg is absorbed into DSP stage2_reg_data_reg.
DSP Report: operator stage2_reg_data0 is absorbed into DSP stage2_reg_data_reg.
DSP Report: operator x2 is absorbed into DSP stage2_reg_data_reg.
DSP Report: Generating DSP stage2_reg_data_reg, operation Mode is: ((D+A2)*(D+A2))'.
DSP Report: register i_data_reg_reg is absorbed into DSP stage2_reg_data_reg.
DSP Report: register stage2_reg_data_reg is absorbed into DSP stage2_reg_data_reg.
DSP Report: register stage1_reg_data_reg is absorbed into DSP stage2_reg_data_reg.
DSP Report: operator stage2_reg_data0 is absorbed into DSP stage2_reg_data_reg.
DSP Report: operator x2 is absorbed into DSP stage2_reg_data_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[6].quotient_reg_reg[6]' and it is trimmed from '7' to '6' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[5].quotient_reg_reg[5]' and it is trimmed from '7' to '5' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[4].quotient_reg_reg[4]' and it is trimmed from '7' to '4' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[3].quotient_reg_reg[3]' and it is trimmed from '7' to '3' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[2].quotient_reg_reg[2]' and it is trimmed from '7' to '2' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[1].quotient_reg_reg[1]' and it is trimmed from '7' to '1' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
DSP Report: Generating DSP gen0[0].gen1.gen2[23].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[23].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[23].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[23].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[23].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[23].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[23].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[23].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[23].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[23].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[23].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[22].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[22].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[22].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[22].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[22].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[22].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[22].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[22].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[22].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[22].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[22].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[21].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[21].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[21].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[21].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[21].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[21].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[21].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[21].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[21].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[21].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[21].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[20].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[20].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[20].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[20].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[20].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[20].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[20].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[20].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[20].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[20].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[20].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[19].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[19].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[19].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[19].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[19].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[19].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[19].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[19].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[19].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[19].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[19].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[18].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[18].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[18].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[18].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[18].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[18].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[18].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[18].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[18].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[18].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[18].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[17].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[17].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[17].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[17].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[17].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[17].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[17].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[17].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[17].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[17].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[17].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[16].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[16].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[16].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[16].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[16].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[16].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[16].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[16].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[16].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[16].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[16].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[15].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[15].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[15].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[15].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[15].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[15].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[15].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[15].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[15].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[15].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[15].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[14].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[14].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[14].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[14].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[14].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[14].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[14].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[14].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[14].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[14].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[14].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[13].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[13].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[13].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[13].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[13].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[13].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[13].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[13].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[13].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[13].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[13].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[12].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[12].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[12].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[12].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[12].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[12].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[12].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[12].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[12].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[12].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[12].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[11].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[11].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[11].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[11].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[11].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[11].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[11].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[11].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[11].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[11].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[11].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[10].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[10].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[10].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[10].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[10].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[10].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[10].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[10].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[10].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[10].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[10].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[9].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[9].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[9].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[9].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[9].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[9].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[9].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[9].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[9].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[9].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[9].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[23].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[23].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[23].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[23].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[23].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[23].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[23].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[23].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[23].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[23].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[23].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[22].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[22].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[22].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[22].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[22].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[22].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[22].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[22].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[22].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[22].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[22].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[21].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[21].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[21].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[21].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[21].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[21].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[21].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[21].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[21].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[21].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[21].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[20].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[20].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[20].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[20].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[20].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[20].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[20].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[20].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[20].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[20].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[20].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[19].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[19].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[19].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[19].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[19].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[19].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[19].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[19].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[19].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[19].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[19].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[18].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[18].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[18].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[18].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[18].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[18].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[18].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[18].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[18].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[18].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[18].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[17].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[17].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[17].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[17].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[17].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[17].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[17].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[17].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[17].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[17].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[17].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[16].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[16].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[16].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[16].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[16].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[16].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[16].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[16].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[16].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[16].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[16].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[15].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[15].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[15].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[15].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[15].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[15].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[15].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[15].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[15].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[15].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[15].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[14].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[14].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[14].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[14].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[14].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[14].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[14].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[14].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[14].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[14].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[14].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[13].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[13].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[13].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[13].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[13].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[13].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[13].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[13].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[13].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[13].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[13].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[12].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[12].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[12].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[12].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[12].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[12].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[12].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[12].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[12].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[12].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[12].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[11].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[11].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[11].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[11].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[11].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[11].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[11].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[11].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[11].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[11].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[11].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[10].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[10].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[10].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[10].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[10].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[10].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[10].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[10].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[10].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[10].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[10].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[9].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[9].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[9].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[9].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[9].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[9].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[9].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[9].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[9].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[9].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[9].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen4[0].bias_sum_reg, operation Mode is: (C' or P)+(A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: register gen4[0].macc_data_out_reg_reg is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: register gen4[0].bias_sum_reg is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: register gen4[0].bias_sum_reg is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: register gen4[0].coeff_prod_reg is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: operator gen4[0].bias_sum0 is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: operator gen4[0].coeff_prod0 is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: Generating DSP gen4[0].gen6.dequant_reg, operation Mode is: (A*B2)'.
DSP Report: register gen3.layer_scale_reg_reg is absorbed into DSP gen4[0].gen6.dequant_reg.
DSP Report: register gen4[0].gen6.dequant_reg is absorbed into DSP gen4[0].gen6.dequant_reg.
DSP Report: operator gen4[0].gen6.dequant0 is absorbed into DSP gen4[0].gen6.dequant_reg.
DSP Report: Generating DSP gen4[1].bias_sum_reg, operation Mode is: (C' or P)+(A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: register gen4[1].macc_data_out_reg_reg is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: register gen4[1].bias_sum_reg is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: register gen4[1].bias_sum_reg is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: register gen4[1].coeff_prod_reg is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: operator gen4[1].bias_sum0 is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: operator gen4[1].coeff_prod0 is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: Generating DSP gen4[1].gen6.dequant_reg, operation Mode is: (A*B2)'.
DSP Report: register gen3.layer_scale_reg_reg is absorbed into DSP gen4[1].gen6.dequant_reg.
DSP Report: register gen4[1].gen6.dequant_reg is absorbed into DSP gen4[1].gen6.dequant_reg.
DSP Report: operator gen4[1].gen6.dequant0 is absorbed into DSP gen4[1].gen6.dequant_reg.
DSP Report: Generating DSP gen4[2].bias_sum_reg, operation Mode is: (C' or P)+(A2*B2)'.
DSP Report: register gen4[2].macc_data_out_reg_reg is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: register gen4[2].bias_sum_reg is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: register gen4[2].bias_sum_reg is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: register gen4[2].coeff_prod_reg is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: operator gen4[2].bias_sum0 is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: operator gen4[2].coeff_prod0 is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: Generating DSP gen4[2].gen6.dequant_reg, operation Mode is: (A*B2)'.
DSP Report: register gen3.layer_scale_reg_reg is absorbed into DSP gen4[2].gen6.dequant_reg.
DSP Report: register gen4[2].gen6.dequant_reg is absorbed into DSP gen4[2].gen6.dequant_reg.
DSP Report: operator gen4[2].gen6.dequant0 is absorbed into DSP gen4[2].gen6.dequant_reg.
DSP Report: Generating DSP gen4[3].bias_sum_reg, operation Mode is: (C' or P)+(A2*B2)'.
DSP Report: register gen4[3].macc_data_out_reg_reg is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: register gen4[3].bias_sum_reg is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: register gen4[3].bias_sum_reg is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: register gen4[3].coeff_prod_reg is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: operator gen4[3].bias_sum0 is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: operator gen4[3].coeff_prod0 is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: Generating DSP gen4[3].gen6.dequant_reg, operation Mode is: (A*B2)'.
DSP Report: register gen3.layer_scale_reg_reg is absorbed into DSP gen4[3].gen6.dequant_reg.
DSP Report: register gen4[3].gen6.dequant_reg is absorbed into DSP gen4[3].gen6.dequant_reg.
DSP Report: operator gen4[3].gen6.dequant0 is absorbed into DSP gen4[3].gen6.dequant_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[5].quotient_reg_reg[5]' and it is trimmed from '6' to '5' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[4].quotient_reg_reg[4]' and it is trimmed from '6' to '4' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[3].quotient_reg_reg[3]' and it is trimmed from '6' to '3' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[2].quotient_reg_reg[2]' and it is trimmed from '6' to '2' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen0[1].quotient_reg_reg[1]' and it is trimmed from '6' to '1' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/kernel_write_assist.v:40]
DSP Report: Generating DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[0].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[0].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[8].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[8].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[8].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[8].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[8].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[7].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[7].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[7].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[7].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[7].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[6].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[6].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[6].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[6].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[6].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[5].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[5].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[5].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[5].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[5].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[4].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[4].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[4].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[4].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[4].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[3].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[3].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[3].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[3].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[3].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[2].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[2].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[2].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[2].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[2].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[1].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[1].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[1].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[1].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[1].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg, operation Mode is: ((D+A)*B2)'.
DSP Report: register gen0[0].gen1.gen2[0].u_mult_dual/stage_1_c_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: register gen0[2].gen1.gen2[0].u_mult_dual/pre_add_reg is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[0].u_mult_dual/mult_packed0 is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: operator gen0[2].gen1.gen2[0].u_mult_dual/pre_add0 is absorbed into DSP gen0[2].gen1.gen2[0].u_mult_dual/mult_packed_reg.
DSP Report: Generating DSP gen4[0].bias_sum_reg, operation Mode is: (C' or P)+(A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: register gen4[0].macc_data_out_reg_reg is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: register gen4[0].bias_sum_reg is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: register gen4[0].bias_sum_reg is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: register gen4[0].coeff_prod_reg is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: operator gen4[0].bias_sum0 is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: operator gen4[0].coeff_prod0 is absorbed into DSP gen4[0].bias_sum_reg.
DSP Report: Generating DSP gen4[0].gen6.dequant_reg, operation Mode is: (A*B2)'.
DSP Report: register gen3.layer_scale_reg_reg is absorbed into DSP gen4[0].gen6.dequant_reg.
DSP Report: register gen4[0].gen6.dequant_reg is absorbed into DSP gen4[0].gen6.dequant_reg.
DSP Report: operator gen4[0].gen6.dequant0 is absorbed into DSP gen4[0].gen6.dequant_reg.
DSP Report: Generating DSP gen4[1].bias_sum_reg, operation Mode is: (C' or P)+(A2*B2)'.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: register gen4[1].macc_data_out_reg_reg is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: register gen4[1].bias_sum_reg is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: register gen4[1].bias_sum_reg is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: register gen4[1].coeff_prod_reg is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: operator gen4[1].bias_sum0 is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: operator gen4[1].coeff_prod0 is absorbed into DSP gen4[1].bias_sum_reg.
DSP Report: Generating DSP gen4[1].gen6.dequant_reg, operation Mode is: (A*B2)'.
DSP Report: register gen3.layer_scale_reg_reg is absorbed into DSP gen4[1].gen6.dequant_reg.
DSP Report: register gen4[1].gen6.dequant_reg is absorbed into DSP gen4[1].gen6.dequant_reg.
DSP Report: operator gen4[1].gen6.dequant0 is absorbed into DSP gen4[1].gen6.dequant_reg.
DSP Report: Generating DSP gen4[2].bias_sum_reg, operation Mode is: (C' or P)+(A2*B2)'.
DSP Report: register gen4[2].macc_data_out_reg_reg is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: register gen4[2].bias_sum_reg is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: register gen4[2].bias_sum_reg is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: register gen4[2].coeff_prod_reg is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: operator gen4[2].bias_sum0 is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: operator gen4[2].coeff_prod0 is absorbed into DSP gen4[2].bias_sum_reg.
DSP Report: Generating DSP gen4[2].gen6.dequant_reg, operation Mode is: (A*B2)'.
DSP Report: register gen3.layer_scale_reg_reg is absorbed into DSP gen4[2].gen6.dequant_reg.
DSP Report: register gen4[2].gen6.dequant_reg is absorbed into DSP gen4[2].gen6.dequant_reg.
DSP Report: operator gen4[2].gen6.dequant0 is absorbed into DSP gen4[2].gen6.dequant_reg.
DSP Report: Generating DSP gen4[3].bias_sum_reg, operation Mode is: (C' or P)+(A2*B2)'.
DSP Report: register gen4[3].macc_data_out_reg_reg is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: register gen4[3].bias_sum_reg is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: register macc_coeff_reg is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: register gen4[3].bias_sum_reg is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: register gen4[3].coeff_prod_reg is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: operator gen4[3].bias_sum0 is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: operator gen4[3].coeff_prod0 is absorbed into DSP gen4[3].bias_sum_reg.
DSP Report: Generating DSP gen4[3].gen6.dequant_reg, operation Mode is: (A*B2)'.
DSP Report: register gen3.layer_scale_reg_reg is absorbed into DSP gen4[3].gen6.dequant_reg.
DSP Report: register gen4[3].gen6.dequant_reg is absorbed into DSP gen4[3].gen6.dequant_reg.
DSP Report: operator gen4[3].gen6.dequant0 is absorbed into DSP gen4[3].gen6.dequant_reg.
RAM ("u_fifo_enc_0/u_bram/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"u_fifo_enc_0/u_bram/ram_reg"'.
RAM ("u_fifo_enc_1/u_bram/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("u_fifo_enc_2/u_bram/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("u_fifo_enc_3/u_bram/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("u_fifo_enc_4/u_bram/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("u_fifo_enc_5/u_bram/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
RAM ("u_fifo_enc_6/u_bram/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
RAM ("u_fifo_enc_7/u_bram/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
WARNING: [Synth 8-6014] Unused sequential element u_bram/ram_reg was removed. 
RAM ("u_fifo_dual/u_bram/ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"u_fifo_dual/u_bram/ram_reg"'.
RAM ("u_fifo_cls_0/u_bram/ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
RAM ("u_cls_3/\gen4.gen5.u_pe_outcha_single/u_kernel /gen0[1].ram_reg") is too shallow (depth = 8) to use URAM. Choosing BRAM instead of URAM 
RAM ("u_fifo_vertical_0/u_bram/ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3917] design ila_v6_2_11_ila_core__GB0 has port qual_strg_config_cs_serial_input driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ila_regs/\shift_reg1_reg[1013] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'wtlp_srcbyte_off_502_reg' and it is trimmed from '6' to '3' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/cc3e/hdl/xdma_v4_1_vl_rfs.sv:31320]
WARNING: [Synth 8-3936] Found unconnected internal register 'wtlp_srcbyte_off_501_reg' and it is trimmed from '6' to '3' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/cc3e/hdl/xdma_v4_1_vl_rfs.sv:31319]
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[588]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[589]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[586]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[587]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[584]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[585]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[582]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[583]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[580]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[581]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[578]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[579]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[576]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[577]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[602]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[603]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[600]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[601]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[598]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[599]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[596]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[597]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[594]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[595]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[592]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[593]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[590]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[591]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[616]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[617]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[614]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[615]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[612]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[613]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[610]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[611]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[608]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[609]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[606]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[607]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[604]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[605]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[630]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[631]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[628]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[629]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[626]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[627]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[624]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[625]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[622]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[623]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[620]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[621]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[618]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[619]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[638]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[637]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[574]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[637]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[575]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[637]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[636]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[637]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[572]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[637]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[637]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[635]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[573]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[635]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[634]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[635]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[570]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[635]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[635]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[633]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[571]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[633]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[632]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[633]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[568]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[633]'
INFO: [Synth 8-3886] merging instance 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[633]' (FDR) to 'resource_reduction_disable_3.wpl_dwa_dat_503_reg[569]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\resource_reduction_disable_3.wpl_dwa_dat_503_reg[569] )
INFO: [Synth 8-7067] Removed DRAM instance i_13/m_axi_awprotq_reg_0_15_0_2 from module xdma_v4_1_8_axi_mm_master_omulti_wr_v__GB1 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module xdma_v4_1_8_axi_mm_master_omulti_wr_v__GB1 due to constant propagation
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\rcp_errc_101_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port REG_CHN_OUT[cdc_wbk_adr][1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port REG_CHN_OUT[cdc_wbk_adr][0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][63] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][62] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][61] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][60] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][59] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][58] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][57] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][56] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][55] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][54] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][53] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][52] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][51] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][50] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][49] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][48] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][47] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][46] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][45] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][44] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][43] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][42] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][41] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][40] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][39] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][38] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][37] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][36] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][35] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][34] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][33] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][32] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][31] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][30] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][29] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][28] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][27] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][26] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][25] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][24] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][23] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][22] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][21] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][20] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][19] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][18] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][17] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][16] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][15] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][14] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][13] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][12] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][11] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][10] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][9] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][8] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][7] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][6] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][5] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][4] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][3] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][30] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][29] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][28] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][27] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][26] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][25] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port WBRQ_REQ_OUT[dat][24] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[waddr][9] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[raddr][9] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][63] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][62] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][61] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][60] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][59] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][58] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][57] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][56] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][55] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][54] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][53] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][52] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][51] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][50] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][49] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][48] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][47] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][46] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][45] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][44] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][43] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][42] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized1 has port DAT_BRAM_CMD_OUT[wen][41] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\rrq_dsc_bt_adj_902_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /\rrq_dsc_bt_adj_902_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /\cfg_mrs_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design xdma_v4_1_8_vul_rdwr_eng__parameterized5 has port REG_CHN_OUT[cdc_wbk_adr][1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][63] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][62] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][61] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][60] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][59] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][58] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][57] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][56] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][55] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][54] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][53] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][52] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][51] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][50] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][49] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][48] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][47] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][46] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][45] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][44] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][43] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][42] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][41] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][40] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][39] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][38] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][37] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][36] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][35] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][34] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][33] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][32] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][31] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][30] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][29] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][28] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port ATTR_IN[axi_slv_brdg_base_addr][27] in module xdma_v4_1_8_vul_dsc_eng is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\cfg_mrs_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\cfg_mrs_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\rrq_head_adr_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\rrq_head_adr_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\rrq_head_adr_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\rrq_head_adr_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_wp1_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_wp1_nn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_wp1_nn1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_wp1_nn1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_wp1_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_wp1_nn1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_wp1_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_wp1_nn1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_wp1_nn1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /dsc_fifo_wr1_nn1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\cfg_mrs_nn2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\cfg_mrs_nn2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /RRQ_FIFO/\Head_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\rrq_arb_pri_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\ch_arb_pri_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_rd_cnt_nn2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_rd_cnt_nn2_reg[1] )
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][63] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][62] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][61] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][60] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][59] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][58] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][57] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][56] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][55] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][54] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][53] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][52] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][51] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][50] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][49] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][48] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][47] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][46] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][45] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][44] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][43] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][42] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][41] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][40] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][39] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][38] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][37] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][36] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][35] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][34] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][33] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][32] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][31] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][30] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][29] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][28] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][27] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][26] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][25] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][24] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][23] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][22] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][21] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][20] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][19] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][18] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][17] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][16] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][15] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][14] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][13] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][12] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][11] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][10] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][9] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][8] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][7] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][6] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][5] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][4] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][3] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][2] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port attr_dma[axi_slv_brdg_base_addr][1] in module xdma_v4_1_8_axi_mm_master_rd_br_v is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_rd/cpldataerr_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_rd/\m_axi_arprot_ff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_rd/\m_axi_arid_ff_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_wr_inst/i_9/\m_axi_litex_awprot_ff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_wr_inst/i_9/\m_axi_awprot_ff_reg[2] )
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[0]' (FDRE) to 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[1]' (FDRE) to 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[2]' (FDRE) to 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[3]' (FDRE) to 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[4]' (FDRE) to 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[5]' (FDRE) to 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[6]' (FDRE) to 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\tlpfunc_ff_reg[7] )
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrl_ff_reg[0]' (FDRE) to 'axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrl_ff_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\tlpaddrl_ff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_str_masterbridge_wrrd_inst/\weccparity_ff_reg[24] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_axi_mm_master_wr_inst/i_6/i_0/m_axi_funcq_reg_0_31_0_7 from module extram__17 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_axi_mm_master_rd/i_34/m_axi_funcq_reg_0_1_0_7 from module xdma_v4_1_8_axi_mm_master_rd_br_v due to constant propagation
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[0]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[1]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[2]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[3]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[4]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[5]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[6]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_litex_aruser_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[0]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_arprot_ff_reg[2]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[1]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[2]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[3]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[4]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[5]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[6]' (FDRE) to 'axi4mm_axi_mm_master_rd/m_axi_aruser_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[0]' (FDRE) to 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[1]' (FDRE) to 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[2]' (FDRE) to 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[3]' (FDRE) to 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[4]' (FDRE) to 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[5]' (FDRE) to 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[6]' (FDRE) to 'axi4mm_axi_mm_master_wr_inst/i_6/m_axi_litex_awuser_ff_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_axi_mm_master_rd/i_34/m_axi_funcq_reg_0_1_0_7 from module xdma_v4_1_8_axi_mm_master_rd_br_v due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'wtlp_aabyte_off_502_reg' and it is trimmed from '6' to '3' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/cc3e/hdl/xdma_v4_1_vl_rfs.sv:13912]
WARNING: [Synth 8-3936] Found unconnected internal register 'wtlp_aabyte_off_501_reg' and it is trimmed from '6' to '3' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/cc3e/hdl/xdma_v4_1_vl_rfs.sv:13911]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (WB_DAT_FIFO/DataOut_reg[35]) is unused and will be removed from module xdma_v4_1_8_dma_wb_eng.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '47' to '16' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/25b7/hdl/sc_util_v1_0_vl_rfs.sv:4491]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '33' to '2' bits. [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/25b7/hdl/sc_util_v1_0_vl_rfs.sv:4491]
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module SoC_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module SoC_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module SoC_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module SoC_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module SoC_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module SoC_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module SoC_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module SoC_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module SoC_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module SoC_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module SoC_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module SoC_axi_smc_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:15:33 ; elapsed = 00:13:35 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 142491 ; free virtual = 236601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:16:22 ; elapsed = 00:14:52 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 140359 ; free virtual = 234872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-6680.0/oG. 470.0ps)
info: optimization accepted worst group hill climbing move (-7150.0/ToG.UNL 470.0ps)
INFO: [Synth 8-5556] The block RAM "SoC_i/QuantLaneNet_0/u_fifo_input/u_bram/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("SoC_i/QuantLaneNet_0/u_fifo_input/u_bram/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5556] The block RAM "SoC_i/QuantLaneNet_0/u_fifo_weight/u_bram/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("SoC_i/QuantLaneNet_0/u_fifo_weight/u_bram/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5556] The block RAM "SoC_i/QuantLaneNet_0/u_modeli_156/\inst/u_cnn/u_model/u_fifo_enc_0 /u_bram/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("SoC_i/QuantLaneNet_0/u_modeli_156/\inst/u_cnn/u_model/u_fifo_enc_0 /u_bram/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5556] The block RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-5556] The block RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_1/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg"
INFO: [Synth 8-5556] The block RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_0/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_0/u_line_buffer /u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_0/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("SoC_i/QuantLaneNet_0/\inst/u_cnn/u_model/u_enc_0/u_line_buffer /u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:19:20 ; elapsed = 00:17:53 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 139127 ; free virtual = 233668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/gen0.gen3.u_pe_incha_quadruplei_3/u_bias/gen0[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/gen0.gen3.u_pe_incha_quadruplei_3/u_bias/gen0[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_7/gen0[1].ram_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/gen0.gen3.u_pe_incha_quadruplei_17/u_bias/gen0[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/gen0.gen3.u_pe_incha_quadruplei_17/u_bias/gen0[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance SoC_i/QuantLaneNet_0/u_kerneli_18/gen0[1].ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_outcha_single.v:183]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_outcha_single.v:183]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_outcha_single.v:183]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_outcha_single.v:183]
INFO: [Synth 8-7067] Removed DRAM instance SoC_i/QuantLaneNet_0/u_modeli_156/inst/u_cnn/u_model/u_fifo_cls_1/u_bram/ram_reg_0_63_127_127 from module model__GC0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance SoC_i/QuantLaneNet_0/u_modeli_156/inst/u_cnn/u_model/u_fifo_cls_2/u_bram/ram_reg_0_63_63_63 from module model__GC0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance SoC_i/QuantLaneNet_0/u_modeli_156/inst/u_cnn/u_model/u_fifo_vertical_1/u_bram/ram_reg_0_63_127_127 from module model__GC0_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 3 DRAM instances from module model__GC0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance SoC_i/QuantLaneNet_0/u_modeli_156/inst/u_cnn/u_model/u_cls_3/u_line_buffer/u_datapath/gen2[0].gen3.u_fifo/u_bram/ram_reg_0_63_63_63 from module model__GC0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance SoC_i/QuantLaneNet_0/u_modeli_156/inst/u_cnn/u_model/u_cls_3/u_line_buffer/u_datapath/gen2[1].gen3.u_fifo/u_bram/ram_reg_0_63_63_63 from module model__GC0_tempName due to constant propagation
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_outcha_single.v:183]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_outcha_single.v:183]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_outcha_single.v:183]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/802b/src/pe_outcha_single.v:183]
INFO: [Synth 8-7067] Removed DRAM instance SoC_i/xdma_0/inst/udma_wrapper/WRi_4/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_15_0_5 from module xdma_v4_1_8_vul_rdwr__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance SoC_i/xdma_0/inst/udma_wrapper/WRi_4/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_15_0_5 from module xdma_v4_1_8_vul_rdwr__GB0_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module xdma_v4_1_8_vul_rdwr__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance SoC_i/xdma_0/inst/udma_wrapper/RDi_6/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_5 from module xdma_v4_1_8_vul_rdwr__parameterized0__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance SoC_i/xdma_0/inst/udma_wrapper/RDi_6/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_5 from module xdma_v4_1_8_vul_rdwr__parameterized0__GB0_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module xdma_v4_1_8_vul_rdwr__parameterized0__GB0_tempName due to constant propagation
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:21:45 ; elapsed = 00:20:21 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 134644 ; free virtual = 229308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin sys_clk_ce_out_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin msix_enable_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[8] to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:346]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:361]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:520]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:520]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:861]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:892]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2789]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:23:48 ; elapsed = 00:22:29 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 134054 ; free virtual = 229366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:23:49 ; elapsed = 00:22:30 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 134059 ; free virtual = 229371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:26:35 ; elapsed = 00:25:20 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 133073 ; free virtual = 228385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:26:42 ; elapsed = 00:25:27 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 133073 ; free virtual = 228385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:27:05 ; elapsed = 00:25:50 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 133080 ; free virtual = 228392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:27:09 ; elapsed = 00:25:55 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 133079 ; free virtual = 228391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |BUFG_GT         |     22|
|2     |BUFG_GT_SYNC    |      1|
|3     |CARRY4          |    303|
|4     |CARRY8          |  13021|
|5     |CFGLUT5         |   1020|
|6     |DSP_ALU         |   1957|
|8     |DSP_A_B_DATA    |   1957|
|12    |DSP_C_DATA      |   1957|
|14    |DSP_MULTIPLIER  |   1957|
|17    |DSP_M_DATA      |   1957|
|19    |DSP_OUTPUT      |   1957|
|21    |DSP_PREADD      |   1957|
|22    |DSP_PREADD_DATA |   1957|
|26    |GTYE4_CHANNEL   |     16|
|27    |GTYE4_COMMON    |      4|
|28    |IBUFDS_GTE4     |      1|
|29    |LUT1            |   6607|
|30    |LUT2            |  58610|
|31    |LUT3            |  20157|
|32    |LUT4            |  32254|
|33    |LUT5            |  22599|
|34    |LUT6            |  37276|
|35    |MUXF7           |   1263|
|36    |MUXF8           |    280|
|37    |PCIE4CE4        |      1|
|38    |RAM16X1D        |     96|
|39    |RAM16X1S        |     13|
|40    |RAM256X1S       |      9|
|41    |RAM32M16        |    730|
|42    |RAM32X1D        |     58|
|43    |RAM64M8         |    209|
|44    |RAM64X1D        |     10|
|45    |RAMB18E2        |     13|
|51    |RAMB36E2        |    698|
|69    |SRL16           |      1|
|70    |SRL16E          |   3413|
|71    |SRLC16E         |      2|
|72    |SRLC32E         |     43|
|73    |FDCE            |   2934|
|74    |FDPE            |    377|
|75    |FDR             |      4|
|76    |FDRE            | 230825|
|77    |FDSE            |    711|
|78    |IBUF            |      1|
+------+----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:27:10 ; elapsed = 00:25:56 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 133079 ; free virtual = 228391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 166056 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:20:05 ; elapsed = 00:22:07 . Memory (MB): peak = 16512.180 ; gain = 3134.574 ; free physical = 145675 ; free virtual = 240987
Synthesis Optimization Complete : Time (s): cpu = 00:27:14 ; elapsed = 00:25:57 . Memory (MB): peak = 16512.180 ; gain = 11238.121 ; free physical = 145869 ; free virtual = 241007
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16512.180 ; gain = 0.000 ; free physical = 145045 ; free virtual = 240182
INFO: [Netlist 29-17] Analyzing 18975 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 13 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: SoC_i/system_ila_0/inst/ila_lib UUID: 22a49896-e084-556e-b272-7b49a8f167cf 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 16805.156 ; gain = 0.000 ; free physical = 144169 ; free virtual = 239307
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4265 instances were transformed.
  (CARRY4) => CARRY8: 157 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 956 instances
  CFGLUT5 => SRLC32E: 64 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1957 instances
  FDR => FDRE: 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 96 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 730 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 58 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 209 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 10 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
1237 Infos, 463 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:29:48 ; elapsed = 00:28:41 . Memory (MB): peak = 16805.156 ; gain = 12278.875 ; free physical = 147310 ; free virtual = 242448
INFO: [Common 17-1381] The checkpoint '/home/hoailuan/Research/2023/proj-lane_detection_alveo/QuanNet_Alveo/QuanNet_Alveo.runs/synth_1/SoC_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:46 ; elapsed = 00:01:23 . Memory (MB): peak = 17195.797 ; gain = 390.641 ; free physical = 147208 ; free virtual = 242449
INFO: [runtcl-4] Executing : report_utilization -file SoC_wrapper_utilization_synth.rpt -pb SoC_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 18:06:04 2022...
