# Unsigned-Divider
Parameterized unsigned divider in Verilog using restoring division algorithm, producing both quotient and remainder with full testbench support.
