Berkeley predictive technology model. http://www-device.eecs.berkeley.edu.
Trimaran home page. http://www.trimaran.org.
Azizi, N., Moshovos, A., Najm, F., and Falsafi, B. 2002. Exploiting bit value bias to reduce leakage in deep submicron high-performance caches. Tech. rep., Computer Group, ECE, University of Toronto.
J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, USA[doi>10.1145/360128.360148]
Yun Cao , Hiroyuki Tomiyama , Takanori Okuma , Hiroto Yasuura, Data memory design considering effective bitwidth for low-energy embedded systems, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581245]
Steve Carr , Chen Ding , Philip Sweany, Improving Software Pipelining With Unroll-and-Jam, Proceedings of the 29th Hawaii International Conference on System Sciences Volume 1: Software Technology and Architecture, p.183, January 03-06, 1996
Cataldo, A. 2001. Intel does about-face on soi, backs high-k dielectric. EE Times.
Chang, P. P., Warter, N. J., Mahlke, S., Chen, W. Y., and Hwu, W.-M. W. 1991. Three superblock scheduling models for superscalar and superpipelined processors. Tech. Rep. CRHC-91-29, University of Illinois, Urbana, IL.
Koushik K. Das , Richard B. Brown, Ultra Low-Leakage Power Strategies for Sub-1 V VLSI: Novel Circuit Styles and  Design Methodologies for Partially Depleted Silicon-On-Insulator (PD-SOI) CMOS Technology, Proceedings of the 16th International Conference on VLSI Design, p.291, January 04-08, 2003
der Meer, P. R. V. and Staveren, A. V. 2000. Standby-current reduction for deep sub-micron vlsi cmos circuits: smart series switch. In Proceedings of the ProRISC/IEEE Workshop, 401--404.
Doyle, B. et al. 2002. Transistor elements for 30nm physical gate lengths adn beyond. Intel Technology Journal 6, 2 (May).
Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Rafik S. Guindi , Farid N. Najm, Design Techniques for Gate-Leakage Reduction in CMOS Circuits, Proceedings of the 4th International Symposium on Quality Electronic Design, p.61, March 24-26, 2003
Hareland, S., Maiz, J., Alavi, M., Mistry, K., Walsta, S., and Changhong, D. Impact of cmos process scaling and soi on the soft error rates of logic processes. In Proceedings of Symposium on VLSI Technology, Digest of Technical Papers, 73--74.
Hazucha, P. and Svensson, C. 2000. Impact of cmos technology scaling on the atmospheric neutron soft error rate. IEEE Transactions on Nuclear Science 47, 6 (Dec.).
Seongmoo Heo , Kenneth Barr , Mark Hampton , Krste Asanović, Dynamic fine-grain leakage reduction using leakage-biased bitlines, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Zhigang Hu , Philo Juang , Phil Diodato , Stefanos Kaxiras , Kevin Skadron , Margaret Martonosi , Douglas W. Clark, Managing leakage for transient data: decay and quasi-static 4T memory cells, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566423]
Kawaguchi, H., Nose, K., and Sakurai, T. 2000. A super cut-off cmos scheme for 0.5v supply voltage with pico-ampere standby current. Journal of Solid-State Circuits 35, 10 (Oct), 1498--1501.
Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379268]
Nam Sung Kim , Krisztián Flautner , David Blaauw , Trevor Mudge, Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Tadahiro Kuroda , Takayasu Sakurai, Threshold-voltage control schemes through substrate-bias for low-power high-speed CMOS LSI design, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.191-201, Aug./Sept. 1996[doi>10.1007/BF01130405]
Monica D. Lam , Edward E. Rothberg , Michael E. Wolf, The cache performance and optimizations of blocked algorithms, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.63-74, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106981]
Dongwoo Lee , Wesley Kwong , David Blaauw , Dennis Sylvester, Analysis and minimization techniques for total leakage considering gate oxide leakage, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775878]
L. Li , Ismail Kadayif , Yuh-Fang Tsai , Narayanan Vijaykrishnan , Mahmut T. Kandemir , Mary Jane Irwin , Anand Sivasubramaniam, Leakage Energy Management in Cache Hierarchies, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.131-140, September 22-25, 2002
Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
Mutoh, S. et al. 1995. 1-V power supply high-speed digital circuit technology with multi-threshold-voltage cmos. IEEE Journal of Solid State Circuits 30, 8 (Aug.), 847--854.
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Reducing leakage in a high-performance deep-submicron instruction cache, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.77-90, Feb. 2001[doi>10.1109/92.920821]
Seifert, N., Moyer, D., Leland, N., and Hokinson, R. 2001. Historical trend in alpha-particle induced soft error rates of the alpha microprocessor. In Proceedings of the 39th Annual International Reliability Physics Symposium. 259--265.
Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
Michael Joseph Wolfe , Carter Shanklin , Leda Ortega, High Performance Compilers for Parallel Computing, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
W. Zhang , J. S. Hu , V. Degalahal , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Compiler-directed instruction cache leakage optimization, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
W. Zhang , N. Vijaykrishnan , M. Kandemir , M. J. Irwin , D. Duarte , Y-F. Tsai, Exploiting VLIW schedule slacks for dynamic and leakage energy reduction, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Huiyang Zhou , Mark C. Toburen , Eric Rotenberg , Thomas M. Conte, Adaptive Mode Control: A Static-Power-Efficient Cache Design, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.61, September 08-12, 2001
