#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001ca3626e050 .scope module, "tb_top_module" "tb_top_module" 2 3;
 .timescale -9 -12;
v000001ca363c40c0_0 .var "A", 0 0;
v000001ca363c4020_0 .var "B", 0 0;
v000001ca363c57e0_0 .var "C", 0 0;
v000001ca363c5920_0 .net "an", 7 0, v000001ca363bf630_0;  1 drivers
v000001ca363c5560_0 .var "clk", 0 0;
v000001ca363c4700_0 .net "color", 2 0, v000001ca3633ce50_0;  1 drivers
v000001ca363c5060_0 .net "lcd_data", 7 0, v000001ca363c3190_0;  1 drivers
v000001ca363c5b00_0 .net "lcd_enable", 0 0, L_000001ca36342a30;  1 drivers
v000001ca363c4480_0 .net "lcd_rs", 0 0, v000001ca363c3690_0;  1 drivers
v000001ca363c4980_0 .net "lcd_rw", 0 0, v000001ca363c3370_0;  1 drivers
v000001ca363c51a0_0 .net "led", 0 0, L_000001ca36342560;  1 drivers
L_000001ca363c6448 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001ca363c5100_0 .net "led_s0_s1", 2 0, L_000001ca363c6448;  1 drivers
v000001ca363c4520_0 .net "luz", 0 0, v000001ca3633c310_0;  1 drivers
v000001ca363c47a0_0 .var "rst", 0 0;
v000001ca363c45c0_0 .net "s2_s3", 1 0, v000001ca3633cf90_0;  1 drivers
v000001ca363c52e0_0 .var "sensor_out", 0 0;
v000001ca363c5c40_0 .net "sseg", 6 0, v000001ca363bf270_0;  1 drivers
v000001ca363c4840_0 .var "test", 0 0;
S_000001ca3626e1e0 .scope begin, "TEST_CASE" "TEST_CASE" 2 235, 2 235 0, S_000001ca3626e050;
 .timescale -9 -12;
S_000001ca362721b0 .scope module, "uut" "top_module" 2 26, 3 231 0, S_000001ca3626e050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C";
    .port_info 5 /INPUT 1 "test";
    .port_info 6 /INPUT 1 "sensor_out";
    .port_info 7 /OUTPUT 3 "led_s0_s1";
    .port_info 8 /OUTPUT 2 "s2_s3";
    .port_info 9 /OUTPUT 7 "sseg";
    .port_info 10 /OUTPUT 8 "an";
    .port_info 11 /OUTPUT 1 "led";
    .port_info 12 /OUTPUT 3 "color";
    .port_info 13 /OUTPUT 1 "luz";
    .port_info 14 /OUTPUT 8 "lcd_data";
    .port_info 15 /OUTPUT 1 "lcd_rs";
    .port_info 16 /OUTPUT 1 "lcd_rw";
    .port_info 17 /OUTPUT 1 "db_B_level";
    .port_info 18 /OUTPUT 1 "db_A_level";
    .port_info 19 /OUTPUT 1 "lcd_enable";
L_000001ca36341680 .functor NOT 1, v000001ca363bf1d0_0, C4<0>, C4<0>, C4<0>;
v000001ca363c39b0_0 .net "A", 0 0, v000001ca363c40c0_0;  1 drivers
v000001ca363c3af0_0 .net "B", 0 0, v000001ca363c4020_0;  1 drivers
v000001ca363c3730_0 .net "C", 0 0, v000001ca363c57e0_0;  1 drivers
L_000001ca363c63b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ca363c26f0_0 .net/2u *"_ivl_16", 3 0, L_000001ca363c63b8;  1 drivers
v000001ca363c2a10_0 .net "an", 7 0, v000001ca363bf630_0;  alias, 1 drivers
v000001ca363c35f0_0 .net "clk", 0 0, v000001ca363c5560_0;  1 drivers
v000001ca363c3cd0_0 .net "color", 2 0, v000001ca3633ce50_0;  alias, 1 drivers
v000001ca363c3d70_0 .net "db_A_level", 0 0, v000001ca363bcef0_0;  1 drivers
v000001ca363c1ed0_0 .net "db_A_tick", 0 0, v000001ca363bdad0_0;  1 drivers
v000001ca363c2b50_0 .net "db_B_level", 0 0, v000001ca363be7f0_0;  1 drivers
v000001ca363c5240_0 .net "db_B_tick", 0 0, v000001ca363bd710_0;  1 drivers
v000001ca363c4c00_0 .net "db_C_tick", 0 0, v000001ca3633be10_0;  1 drivers
v000001ca363c5ce0_0 .net "db_rst_level", 0 0, v000001ca363bfef0_0;  1 drivers
v000001ca363c5d80_0 .net "db_rst_tick", 0 0, v000001ca363bf1d0_0;  1 drivers
v000001ca363c4160_0 .net "fsm_output1", 7 0, v000001ca363c3b90_0;  1 drivers
v000001ca363c48e0_0 .net "fsm_output2", 3 0, v000001ca363c20b0_0;  1 drivers
v000001ca363c4ac0_0 .net "lcd_data", 7 0, v000001ca363c3190_0;  alias, 1 drivers
v000001ca363c5a60_0 .net "lcd_enable", 0 0, L_000001ca36342a30;  alias, 1 drivers
v000001ca363c4200_0 .net "lcd_rs", 0 0, v000001ca363c3690_0;  alias, 1 drivers
v000001ca363c56a0_0 .net "lcd_rw", 0 0, v000001ca363c3370_0;  alias, 1 drivers
v000001ca363c5740_0 .net "led", 0 0, L_000001ca36342560;  alias, 1 drivers
v000001ca363c4f20_0 .net "led_s0_s1", 2 0, L_000001ca363c6448;  alias, 1 drivers
v000001ca363c3f80_0 .net "luz", 0 0, v000001ca3633c310_0;  alias, 1 drivers
v000001ca363c4fc0_0 .net "rst", 0 0, v000001ca363c47a0_0;  1 drivers
v000001ca363c4b60_0 .net "s2_s3", 1 0, v000001ca3633cf90_0;  alias, 1 drivers
v000001ca363c5880_0 .net "sensor_out", 0 0, v000001ca363c52e0_0;  1 drivers
v000001ca363c54c0_0 .net "sseg", 6 0, v000001ca363bf270_0;  alias, 1 drivers
v000001ca363c3ee0_0 .net "test", 0 0, v000001ca363c4840_0;  1 drivers
L_000001ca3641f6d0 .concat [ 4 4 0 0], v000001ca363c20b0_0, L_000001ca363c63b8;
L_000001ca3641eeb0 .part v000001ca363c3b90_0, 0, 3;
L_000001ca3641f770 .part v000001ca363c20b0_0, 0, 3;
L_000001ca3641e410 .part v000001ca363c3b90_0, 0, 3;
L_000001ca3641dfb0 .part v000001ca363c20b0_0, 0, 3;
S_000001ca36272340 .scope module, "anti_C" "antirebote" 3 311, 4 375 0, S_000001ca362721b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "boton";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "botondebounced";
L_000001ca36341ae0 .functor NOT 1, v000001ca363c57e0_0, C4<0>, C4<0>, C4<0>;
L_000001ca36341760 .functor XOR 1, v000001ca3633ca90_0, L_000001ca36341ae0, C4<0>, C4<0>;
v000001ca3633c810_0 .net "boton", 0 0, v000001ca363c57e0_0;  alias, 1 drivers
v000001ca3633be10_0 .var "botondebounced", 0 0;
v000001ca3633b5f0_0 .net "buttonneg", 0 0, L_000001ca36341ae0;  1 drivers
v000001ca3633b7d0_0 .net "clk", 0 0, v000001ca363c5560_0;  alias, 1 drivers
v000001ca3633bcd0_0 .net "compare", 0 0, L_000001ca36341760;  1 drivers
v000001ca3633bf50_0 .var "contador", 27 0;
v000001ca3633ca90_0 .var "previous", 0 0;
v000001ca3633b690_0 .var "pulse", 0 0;
E_000001ca3634df40 .event posedge, v000001ca3633b7d0_0;
S_000001ca3627f130 .scope module, "color_sensor" "top_module_color" 3 360, 5 4 0, S_000001ca362721b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sensor_out";
    .port_info 2 /OUTPUT 3 "color";
    .port_info 3 /OUTPUT 2 "s2_s3";
    .port_info 4 /OUTPUT 3 "led_s0_s1";
    .port_info 5 /OUTPUT 1 "luz";
v000001ca36320170_0 .net "blue_norm", 15 0, v000001ca3633b370_0;  1 drivers
v000001ca363bcdb0_0 .net "clk", 0 0, v000001ca363c5560_0;  alias, 1 drivers
v000001ca363bd990_0 .net "color", 2 0, v000001ca3633ce50_0;  alias, 1 drivers
v000001ca363bcf90_0 .net "green_norm", 15 0, v000001ca3633beb0_0;  1 drivers
v000001ca363bdb70_0 .net "led_s0_s1", 2 0, L_000001ca363c6448;  alias, 1 drivers
v000001ca363bd170_0 .net "luz", 0 0, v000001ca3633c310_0;  alias, 1 drivers
v000001ca363bd670_0 .net "red_norm", 15 0, v000001ca3633cb30_0;  1 drivers
v000001ca363be890_0 .net "s2_s3", 1 0, v000001ca3633cf90_0;  alias, 1 drivers
v000001ca363be1b0_0 .net "sensor_out", 0 0, v000001ca363c52e0_0;  alias, 1 drivers
S_000001ca3627f2c0 .scope module, "identifier_inst" "color_identifier1" 5 34, 6 1 0, S_000001ca3627f130;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "red_norm";
    .port_info 1 /INPUT 16 "green_norm";
    .port_info 2 /INPUT 16 "blue_norm";
    .port_info 3 /OUTPUT 3 "color";
P_000001ca36364140 .param/l "BLUE_THRESHOLD" 1 6 11, C4<0000000000011110>;
P_000001ca36364178 .param/l "GREEN_THRESHOLD" 1 6 10, C4<0000000000011110>;
P_000001ca363641b0 .param/l "RED_THRESHOLD" 1 6 9, C4<0000000000110010>;
v000001ca3633cdb0_0 .net "blue_norm", 15 0, v000001ca3633b370_0;  alias, 1 drivers
v000001ca3633ce50_0 .var "color", 2 0;
v000001ca3633c4f0_0 .net "green_norm", 15 0, v000001ca3633beb0_0;  alias, 1 drivers
v000001ca3633b910_0 .net "red_norm", 15 0, v000001ca3633cb30_0;  alias, 1 drivers
E_000001ca3634df80 .event anyedge, v000001ca3633b910_0, v000001ca3633c4f0_0, v000001ca3633cdb0_0;
S_000001ca3621a780 .scope module, "sensor_inst" "color_sensor3" 5 21, 7 1 0, S_000001ca3627f130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "sensor_out";
    .port_info 3 /OUTPUT 16 "red_norm";
    .port_info 4 /OUTPUT 16 "green_norm";
    .port_info 5 /OUTPUT 16 "blue_norm";
    .port_info 6 /OUTPUT 1 "luz";
    .port_info 7 /OUTPUT 2 "s2_s3";
P_000001ca3621a910 .param/l "LUZ_THRESHOLD" 1 7 28, C4<00000000000000000000001100100>;
P_000001ca3621a948 .param/l "S_BLUE" 1 7 24, C4<10>;
P_000001ca3621a980 .param/l "S_CLEAR" 1 7 25, C4<11>;
P_000001ca3621a9b8 .param/l "S_GREEN" 1 7 23, C4<01>;
P_000001ca3621a9f0 .param/l "S_NORMALIZE" 1 7 26, C4<100>;
P_000001ca3621aa28 .param/l "S_RED" 1 7 22, C4<00>;
P_000001ca3621aa60 .param/l "TIME_LIMIT" 1 7 27, C4<00000000010011000100101101000000>;
v000001ca3633c270_0 .var "blue_count", 20 0;
v000001ca3633b370_0 .var "blue_norm", 15 0;
v000001ca3633b870_0 .var "blue_value", 16 0;
v000001ca3633c950_0 .var "clear_count", 20 0;
v000001ca3633b9b0_0 .var "clear_value", 16 0;
v000001ca3633c9f0_0 .net "clk", 0 0, v000001ca363c5560_0;  alias, 1 drivers
v000001ca3633bd70_0 .var "green_count", 20 0;
v000001ca3633beb0_0 .var "green_norm", 15 0;
v000001ca3633bff0_0 .var "green_value", 16 0;
v000001ca3633c310_0 .var "luz", 0 0;
v000001ca3633c590_0 .var "red_count", 20 0;
v000001ca3633cb30_0 .var "red_norm", 15 0;
v000001ca3633cbd0_0 .var "red_value", 16 0;
L_000001ca363c6490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ca3633cc70_0 .net "rst", 0 0, L_000001ca363c6490;  1 drivers
v000001ca3633cf90_0 .var "s2_s3", 1 0;
v000001ca36320b70_0 .net "sensor_out", 0 0, v000001ca363c52e0_0;  alias, 1 drivers
v000001ca363205d0_0 .var "sensor_out_prev", 0 0;
v000001ca36320cb0_0 .var "state", 2 0;
v000001ca36320df0_0 .var "time_counter", 31 0;
S_000001ca363becd0 .scope module, "db_A" "debounce" 3 270, 4 226 0, S_000001ca362721b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sw";
    .port_info 3 /INPUT 1 "mode";
    .port_info 4 /OUTPUT 1 "db_level";
    .port_info 5 /OUTPUT 1 "db_tick";
P_000001ca3621aaa0 .param/l "N_LONG" 1 4 246, +C4<00000000000000000000000000010111>;
P_000001ca3621aad8 .param/l "N_NORMAL" 1 4 244, +C4<00000000000000000000000000000100>;
P_000001ca3621ab10 .param/l "one" 1 4 238, C4<10>;
P_000001ca3621ab48 .param/l "wait0" 1 4 239, C4<11>;
P_000001ca3621ab80 .param/l "wait1" 1 4 237, C4<01>;
P_000001ca3621abb8 .param/l "zero" 1 4 236, C4<00>;
L_000001ca363413e0 .functor BUFT 23, L_000001ca363c5ba0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001ca36341f40 .functor BUFT 23, L_000001ca363c59c0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000001ca363be570_0 .net *"_ivl_0", 22 0, L_000001ca363c5ba0;  1 drivers
L_000001ca363c5ef0 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca363bdf30_0 .net *"_ivl_11", 18 0, L_000001ca363c5ef0;  1 drivers
v000001ca363bde90_0 .net *"_ivl_12", 22 0, L_000001ca36341f40;  1 drivers
L_000001ca363c5ea8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca363be2f0_0 .net *"_ivl_3", 18 0, L_000001ca363c5ea8;  1 drivers
v000001ca363bdc10_0 .net *"_ivl_4", 22 0, L_000001ca363413e0;  1 drivers
v000001ca363bd2b0_0 .net *"_ivl_8", 22 0, L_000001ca363c59c0;  1 drivers
v000001ca363be390_0 .net "clk", 0 0, v000001ca363c5560_0;  alias, 1 drivers
v000001ca363bce50_0 .net "count_next_normal", 3 0, L_000001ca363c5380;  1 drivers
v000001ca363bd350_0 .net "count_normal", 3 0, L_000001ca363c4ca0;  1 drivers
v000001ca363bcef0_0 .var "db_level", 0 0;
v000001ca363bdad0_0 .var "db_tick", 0 0;
L_000001ca363c5f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca363be430_0 .net "mode", 0 0, L_000001ca363c5f80;  1 drivers
v000001ca363bd3f0_0 .var "q_next_long", 22 0;
v000001ca363bd210_0 .var "q_next_normal", 3 0;
v000001ca363bdcb0_0 .var "q_reg_long", 22 0;
v000001ca363be070_0 .var "q_reg_normal", 3 0;
L_000001ca363c5f38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ca363bd030_0 .net "reset", 0 0, L_000001ca363c5f38;  1 drivers
v000001ca363be4d0_0 .var "state_next", 1 0;
v000001ca363be610_0 .var "state_reg", 1 0;
v000001ca363be930_0 .net "sw", 0 0, v000001ca363c40c0_0;  alias, 1 drivers
E_000001ca3634dbc0/0 .event anyedge, v000001ca363be610_0, v000001ca363be430_0, v000001ca363bdcb0_0, v000001ca363be070_0;
E_000001ca3634dbc0/1 .event anyedge, v000001ca363be930_0, v000001ca363bd350_0;
E_000001ca3634dbc0 .event/or E_000001ca3634dbc0/0, E_000001ca3634dbc0/1;
L_000001ca363c5ba0 .concat [ 4 19 0 0], v000001ca363be070_0, L_000001ca363c5ea8;
L_000001ca363c4ca0 .part L_000001ca363413e0, 0, 4;
L_000001ca363c59c0 .concat [ 4 19 0 0], v000001ca363bd210_0, L_000001ca363c5ef0;
L_000001ca363c5380 .part L_000001ca36341f40, 0, 4;
S_000001ca36229010 .scope module, "db_B" "debounce" 3 280, 4 226 0, S_000001ca362721b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sw";
    .port_info 3 /INPUT 1 "mode";
    .port_info 4 /OUTPUT 1 "db_level";
    .port_info 5 /OUTPUT 1 "db_tick";
P_000001ca3627f450 .param/l "N_LONG" 1 4 246, +C4<00000000000000000000000000010111>;
P_000001ca3627f488 .param/l "N_NORMAL" 1 4 244, +C4<00000000000000000000000000000100>;
P_000001ca3627f4c0 .param/l "one" 1 4 238, C4<10>;
P_000001ca3627f4f8 .param/l "wait0" 1 4 239, C4<11>;
P_000001ca3627f530 .param/l "wait1" 1 4 237, C4<01>;
P_000001ca3627f568 .param/l "zero" 1 4 236, C4<00>;
L_000001ca36341450 .functor BUFT 23, L_000001ca363c4d40, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001ca36341300 .functor BUFT 23, L_000001ca363c4340, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000001ca363bd490_0 .net *"_ivl_0", 22 0, L_000001ca363c4d40;  1 drivers
L_000001ca363c6010 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca363be6b0_0 .net *"_ivl_11", 18 0, L_000001ca363c6010;  1 drivers
v000001ca363bdd50_0 .net *"_ivl_12", 22 0, L_000001ca36341300;  1 drivers
L_000001ca363c5fc8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca363bd0d0_0 .net *"_ivl_3", 18 0, L_000001ca363c5fc8;  1 drivers
v000001ca363bddf0_0 .net *"_ivl_4", 22 0, L_000001ca36341450;  1 drivers
v000001ca363bdfd0_0 .net *"_ivl_8", 22 0, L_000001ca363c4340;  1 drivers
v000001ca363be750_0 .net "clk", 0 0, v000001ca363c5560_0;  alias, 1 drivers
v000001ca363bd530_0 .net "count_next_normal", 3 0, L_000001ca363c5600;  1 drivers
v000001ca363bd5d0_0 .net "count_normal", 3 0, L_000001ca363c42a0;  1 drivers
v000001ca363be7f0_0 .var "db_level", 0 0;
v000001ca363bd710_0 .var "db_tick", 0 0;
L_000001ca363c60a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ca363be250_0 .net "mode", 0 0, L_000001ca363c60a0;  1 drivers
v000001ca363be9d0_0 .var "q_next_long", 22 0;
v000001ca363bebb0_0 .var "q_next_normal", 3 0;
v000001ca363bd7b0_0 .var "q_reg_long", 22 0;
v000001ca363bd850_0 .var "q_reg_normal", 3 0;
L_000001ca363c6058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ca363be110_0 .net "reset", 0 0, L_000001ca363c6058;  1 drivers
v000001ca363bd8f0_0 .var "state_next", 1 0;
v000001ca363bea70_0 .var "state_reg", 1 0;
v000001ca363beb10_0 .net "sw", 0 0, v000001ca363c4020_0;  alias, 1 drivers
E_000001ca3634e800/0 .event anyedge, v000001ca363bea70_0, v000001ca363be250_0, v000001ca363bd7b0_0, v000001ca363bd850_0;
E_000001ca3634e800/1 .event anyedge, v000001ca363beb10_0, v000001ca363bd5d0_0;
E_000001ca3634e800 .event/or E_000001ca3634e800/0, E_000001ca3634e800/1;
L_000001ca363c4d40 .concat [ 4 19 0 0], v000001ca363bd850_0, L_000001ca363c5fc8;
L_000001ca363c42a0 .part L_000001ca36341450, 0, 4;
L_000001ca363c4340 .concat [ 4 19 0 0], v000001ca363bebb0_0, L_000001ca363c6010;
L_000001ca363c5600 .part L_000001ca36341300, 0, 4;
S_000001ca362291a0 .scope module, "db_rst" "debounce" 3 324, 4 226 0, S_000001ca362721b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sw";
    .port_info 3 /INPUT 1 "mode";
    .port_info 4 /OUTPUT 1 "db_level";
    .port_info 5 /OUTPUT 1 "db_tick";
P_000001ca36229330 .param/l "N_LONG" 1 4 246, +C4<00000000000000000000000000010111>;
P_000001ca36229368 .param/l "N_NORMAL" 1 4 244, +C4<00000000000000000000000000000100>;
P_000001ca362293a0 .param/l "one" 1 4 238, C4<10>;
P_000001ca362293d8 .param/l "wait0" 1 4 239, C4<11>;
P_000001ca36229410 .param/l "wait1" 1 4 237, C4<01>;
P_000001ca36229448 .param/l "zero" 1 4 236, C4<00>;
v000001ca363bcd10_0 .net *"_ivl_0", 22 0, L_000001ca363c4660;  1 drivers
L_000001ca363c6130 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca363bda30_0 .net *"_ivl_11", 18 0, L_000001ca363c6130;  1 drivers
v000001ca363c0d50_0 .net *"_ivl_12", 22 0, v000001ca363bf4f0_0;  1 drivers
L_000001ca363c60e8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca363c0030_0 .net *"_ivl_3", 18 0, L_000001ca363c60e8;  1 drivers
v000001ca363bfd10_0 .net *"_ivl_4", 22 0, v000001ca363c00d0_0;  1 drivers
v000001ca363beff0_0 .net *"_ivl_8", 22 0, L_000001ca363c4a20;  1 drivers
v000001ca363bf130_0 .net "clk", 0 0, v000001ca363c5560_0;  alias, 1 drivers
v000001ca363bf310_0 .net "count_next_normal", 3 0, L_000001ca363c4de0;  1 drivers
v000001ca363bfe50_0 .net "count_normal", 3 0, L_000001ca363c43e0;  1 drivers
v000001ca363bfef0_0 .var "db_level", 0 0;
v000001ca363bf1d0_0 .var "db_tick", 0 0;
L_000001ca363c61c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ca363c0850_0 .net "mode", 0 0, L_000001ca363c61c0;  1 drivers
v000001ca363bf4f0_0 .var "q_next_long", 22 0;
v000001ca363bf6d0_0 .var "q_next_normal", 3 0;
v000001ca363c00d0_0 .var "q_reg_long", 22 0;
v000001ca363c0170_0 .var "q_reg_normal", 3 0;
L_000001ca363c6178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ca363bf950_0 .net "reset", 0 0, L_000001ca363c6178;  1 drivers
v000001ca363c0210_0 .var "state_next", 1 0;
v000001ca363c02b0_0 .var "state_reg", 1 0;
v000001ca363bf8b0_0 .net "sw", 0 0, v000001ca363c47a0_0;  alias, 1 drivers
E_000001ca3634e680/0 .event anyedge, v000001ca363c02b0_0, v000001ca363c0850_0, v000001ca363c00d0_0, v000001ca363c0170_0;
E_000001ca3634e680/1 .event anyedge, v000001ca363bf8b0_0, v000001ca363bfe50_0;
E_000001ca3634e680 .event/or E_000001ca3634e680/0, E_000001ca3634e680/1;
L_000001ca363c4660 .concat [ 4 19 0 0], v000001ca363c0170_0, L_000001ca363c60e8;
L_000001ca363c43e0 .part v000001ca363c00d0_0, 0, 4;
L_000001ca363c4a20 .concat [ 4 19 0 0], v000001ca363bf6d0_0, L_000001ca363c6130;
L_000001ca363c4de0 .part v000001ca363bf4f0_0, 0, 4;
S_000001ca3625c2d0 .scope module, "display" "display_dec" 3 349, 8 3 0, S_000001ca362721b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "numA";
    .port_info 1 /INPUT 8 "numB";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 7 "sseg";
    .port_info 5 /OUTPUT 8 "an";
    .port_info 6 /OUTPUT 1 "led";
L_000001ca36342560 .functor BUFZ 1, L_000001ca3641e370, C4<0>, C4<0>, C4<0>;
v000001ca363bf630_0 .var "an", 7 0;
v000001ca363bef50_0 .var "bcd", 3 0;
v000001ca363bfdb0_0 .var "cfreq", 31 0;
v000001ca363bfa90_0 .net "clk", 0 0, v000001ca363c5560_0;  alias, 1 drivers
v000001ca363c0350_0 .var "count", 3 0;
v000001ca363bf090_0 .net "enable", 0 0, L_000001ca3641e370;  1 drivers
v000001ca363bff90_0 .net "led", 0 0, L_000001ca36342560;  alias, 1 drivers
v000001ca363bf3b0_0 .net "numA", 7 0, v000001ca363c3b90_0;  alias, 1 drivers
v000001ca363bfc70_0 .net "numB", 7 0, L_000001ca3641f6d0;  1 drivers
L_000001ca363c6400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ca363c03f0_0 .net "rst", 0 0, L_000001ca363c6400;  1 drivers
v000001ca363bf450_0 .net "sseg", 0 6, v000001ca363bf270_0;  alias, 1 drivers
E_000001ca3634e740 .event posedge, v000001ca363bf090_0;
L_000001ca3641e370 .part v000001ca363bfdb0_0, 16, 1;
S_000001ca3625c460 .scope module, "bcdtosseg" "BCDtoSSeg" 8 17, 9 1 0, S_000001ca3625c2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "BCD";
    .port_info 1 /OUTPUT 7 "SSeg";
v000001ca363bfbd0_0 .net "BCD", 3 0, v000001ca363bef50_0;  1 drivers
v000001ca363bf270_0 .var "SSeg", 6 0;
E_000001ca3634e780 .event anyedge, v000001ca363bfbd0_0;
S_000001ca3626cbc0 .scope module, "fsm" "fsm_mascota" 3 334, 10 1 0, S_000001ca362721b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C";
    .port_info 5 /INPUT 1 "test";
    .port_info 6 /INPUT 3 "color";
    .port_info 7 /INPUT 2 "time_control";
    .port_info 8 /INPUT 1 "luz";
    .port_info 9 /OUTPUT 8 "output1";
    .port_info 10 /OUTPUT 4 "output2";
P_000001ca3626cd50 .param/l "BASE_INTERVAL" 0 10 39, C4<00000000000000000000000000011111>;
P_000001ca3626cd88 .param/l "INIT" 0 10 23, +C4<00000000000000000000000000000000>;
P_000001ca3626cdc0 .param/l "S0" 0 10 24, +C4<00000000000000000000000000000001>;
P_000001ca3626cdf8 .param/l "S1" 0 10 25, +C4<00000000000000000000000000000010>;
P_000001ca3626ce30 .param/l "S2" 0 10 26, +C4<00000000000000000000000000000011>;
P_000001ca3626ce68 .param/l "S3" 0 10 27, +C4<00000000000000000000000000000100>;
P_000001ca3626cea0 .param/l "S4" 0 10 28, +C4<00000000000000000000000000000101>;
P_000001ca3626ced8 .param/l "S5" 0 10 29, +C4<00000000000000000000000000000110>;
P_000001ca3626cf10 .param/l "S6" 0 10 30, +C4<00000000000000000000000000000111>;
v000001ca363c0490_0 .net "A", 0 0, v000001ca363bdad0_0;  alias, 1 drivers
v000001ca363c0670_0 .net "B", 0 0, v000001ca363bd710_0;  alias, 1 drivers
v000001ca363c08f0_0 .net "C", 0 0, v000001ca3633be10_0;  alias, 1 drivers
v000001ca363bf590_0 .net *"_ivl_0", 5 0, L_000001ca363c4e80;  1 drivers
v000001ca363c0c10_0 .net *"_ivl_10", 5 0, L_000001ca3641fdb0;  1 drivers
L_000001ca363c6298 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ca363c0990_0 .net *"_ivl_13", 2 0, L_000001ca363c6298;  1 drivers
v000001ca363c0a30_0 .net *"_ivl_14", 5 0, L_000001ca3641e050;  1 drivers
v000001ca363c0710_0 .net *"_ivl_16", 5 0, L_000001ca3641f130;  1 drivers
L_000001ca363c62e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ca363bf770_0 .net *"_ivl_19", 2 0, L_000001ca363c62e0;  1 drivers
v000001ca363c0ad0_0 .net *"_ivl_20", 5 0, L_000001ca3641f630;  1 drivers
v000001ca363c0530_0 .net *"_ivl_22", 5 0, L_000001ca3641f8b0;  1 drivers
L_000001ca363c6328 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ca363c07b0_0 .net *"_ivl_25", 2 0, L_000001ca363c6328;  1 drivers
L_000001ca363c6208 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ca363c0b70_0 .net *"_ivl_3", 2 0, L_000001ca363c6208;  1 drivers
v000001ca363c05d0_0 .net *"_ivl_4", 5 0, L_000001ca363c5420;  1 drivers
L_000001ca363c6250 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ca363c0cb0_0 .net *"_ivl_7", 2 0, L_000001ca363c6250;  1 drivers
v000001ca363beeb0_0 .net *"_ivl_8", 5 0, L_000001ca3641e870;  1 drivers
v000001ca363bf810_0 .net "clk", 0 0, v000001ca363c5560_0;  alias, 1 drivers
v000001ca363bf9f0_0 .net "color", 2 0, v000001ca3633ce50_0;  alias, 1 drivers
v000001ca363bfb30_0 .var "comida_color", 1 0;
v000001ca363c3870_0 .var "current_state", 2 0;
v000001ca363c2dd0_0 .var "decrement_interval", 33 0;
v000001ca363c23d0_0 .var "decremento", 0 0;
v000001ca363c2150_0 .var "dzzzd", 1 0;
v000001ca363c34b0_0 .net "luz", 0 0, v000001ca3633c310_0;  alias, 1 drivers
v000001ca363c2010_0 .var "next_state", 2 0;
v000001ca363c3b90_0 .var "output1", 7 0;
v000001ca363c20b0_0 .var "output2", 3 0;
v000001ca363c21f0_0 .net "reset", 0 0, L_000001ca36341680;  1 drivers
v000001ca363c3a50_0 .net "test", 0 0, v000001ca363c4840_0;  alias, 1 drivers
L_000001ca363c6370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca363c2e70_0 .net "time_control", 1 0, L_000001ca363c6370;  1 drivers
v000001ca363c2830_0 .var "timer", 33 0;
v000001ca363c3050_0 .var "var_S0", 2 0;
v000001ca363c2510_0 .var "var_S1", 2 0;
v000001ca363c2330_0 .var "var_S2", 2 0;
v000001ca363c2f10_0 .var "var_S3", 2 0;
v000001ca363c3230_0 .var "var_S4", 2 0;
v000001ca363c2790_0 .net "vida_prom", 5 0, L_000001ca3641e4b0;  1 drivers
E_000001ca3634d200/0 .event anyedge, v000001ca363c2010_0, v000001ca363c3050_0, v000001ca363c2510_0, v000001ca363c2330_0;
E_000001ca3634d200/1 .event anyedge, v000001ca363c2f10_0, v000001ca363c3230_0;
E_000001ca3634d200 .event/or E_000001ca3634d200/0, E_000001ca3634d200/1;
E_000001ca3634e8c0 .event negedge, v000001ca3633b7d0_0;
E_000001ca3634e900/0 .event anyedge, v000001ca363c3870_0, v000001ca363bdad0_0, v000001ca363bd710_0, v000001ca3633be10_0;
E_000001ca3634e900/1 .event anyedge, v000001ca363c2790_0, v000001ca363c3a50_0, v000001ca3633c310_0, v000001ca363c2330_0;
E_000001ca3634e900 .event/or E_000001ca3634e900/0, E_000001ca3634e900/1;
E_000001ca3634f880 .event anyedge, v000001ca363c2e70_0;
L_000001ca363c4e80 .concat [ 3 3 0 0], v000001ca363c3050_0, L_000001ca363c6208;
L_000001ca363c5420 .concat [ 3 3 0 0], v000001ca363c2510_0, L_000001ca363c6250;
L_000001ca3641e870 .arith/sum 6, L_000001ca363c4e80, L_000001ca363c5420;
L_000001ca3641fdb0 .concat [ 3 3 0 0], v000001ca363c2330_0, L_000001ca363c6298;
L_000001ca3641e050 .arith/sum 6, L_000001ca3641e870, L_000001ca3641fdb0;
L_000001ca3641f130 .concat [ 3 3 0 0], v000001ca363c2f10_0, L_000001ca363c62e0;
L_000001ca3641f630 .arith/sum 6, L_000001ca3641e050, L_000001ca3641f130;
L_000001ca3641f8b0 .concat [ 3 3 0 0], v000001ca363c3230_0, L_000001ca363c6328;
L_000001ca3641e4b0 .arith/sum 6, L_000001ca3641f630, L_000001ca3641f8b0;
S_000001ca36234570 .scope module, "u_lcd_controller" "LCD1602_controller" 3 375, 11 332 0, S_000001ca362721b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ready_i";
    .port_info 3 /INPUT 3 "message_select";
    .port_info 4 /INPUT 3 "memory_select";
    .port_info 5 /INPUT 3 "variable_a";
    .port_info 6 /INPUT 3 "variable_b";
    .port_info 7 /OUTPUT 1 "rs";
    .port_info 8 /OUTPUT 1 "rw";
    .port_info 9 /OUTPUT 1 "enable";
    .port_info 10 /OUTPUT 8 "data";
P_000001ca36239e70 .param/l "CLEAR_DISPLAY" 1 11 365, C4<00000001>;
P_000001ca36239ea8 .param/l "CMD1" 1 11 349, C4<0001>;
P_000001ca36239ee0 .param/l "CMD2" 1 11 351, C4<0011>;
P_000001ca36239f18 .param/l "CMD3" 1 11 353, C4<0101>;
P_000001ca36239f50 .param/l "CMD4" 1 11 355, C4<0111>;
P_000001ca36239f88 .param/l "COUNT_MAX" 0 11 333, +C4<00000000000000000000000000001010>;
P_000001ca36239fc0 .param/l "DATA_1L" 1 11 350, C4<0010>;
P_000001ca36239ff8 .param/l "DATA_2L" 1 11 352, C4<0100>;
P_000001ca3623a030 .param/l "DATA_3L" 1 11 354, C4<0110>;
P_000001ca3623a068 .param/l "DATA_4L" 1 11 356, C4<1000>;
P_000001ca3623a0a0 .param/l "DISPON_CURSOROFF" 1 11 367, C4<00001100>;
P_000001ca3623a0d8 .param/l "IDLE" 1 11 348, C4<0000>;
P_000001ca3623a110 .param/l "LINES2_MATRIX5x8_MODE8bit" 1 11 368, C4<00111000>;
P_000001ca3623a148 .param/l "SHIFT_CURSOR_RIGHT" 1 11 366, C4<00000110>;
P_000001ca3623a180 .param/l "START_2LINE" 1 11 369, C4<11000000>;
P_000001ca3623a1b8 .param/l "START_3LINE" 1 11 370, C4<10010100>;
P_000001ca3623a1f0 .param/l "START_4LINE" 1 11 371, C4<11010100>;
P_000001ca3623a228 .param/l "num_commands" 0 11 333, +C4<00000000000000000000000000000100>;
P_000001ca3623a260 .param/l "num_data_all" 0 11 333, +C4<00000000000000000001010000000000>;
P_000001ca3623a298 .param/l "num_data_perline" 0 11 333, +C4<00000000000000000000000000010100>;
L_000001ca36342a30 .functor BUFZ 1, v000001ca363c1f70_0, C4<0>, C4<0>, C4<0>;
v000001ca363c2c90_0 .net "clk", 0 0, v000001ca363c5560_0;  alias, 1 drivers
v000001ca363c1f70_0 .var "clk_16ms", 0 0;
v000001ca363c2290_0 .var "command_counter", 2 0;
v000001ca363c2bf0 .array "config_memory", 3 0, 7 0;
v000001ca363c30f0_0 .var "configuracion_ready", 0 0;
v000001ca363c28d0_0 .var "counter", 3 0;
v000001ca363c3190_0 .var "data", 7 0;
v000001ca363c3910_0 .var "data_counter", 5 0;
v000001ca363c2470 .array "data_memory", 5119 0, 7 0;
v000001ca363c2d30_0 .net "enable", 0 0, L_000001ca36342a30;  alias, 1 drivers
v000001ca363c32d0_0 .var "fsm_state", 3 0;
v000001ca363c37d0_0 .var "memory_offset", 12 0;
v000001ca363c2fb0_0 .net "memory_select", 2 0, L_000001ca3641f770;  1 drivers
v000001ca363c3550_0 .net "message_select", 2 0, L_000001ca3641eeb0;  1 drivers
v000001ca363c3c30_0 .var "next", 3 0;
L_000001ca363c6520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ca363c25b0_0 .net "ready_i", 0 0, L_000001ca363c6520;  1 drivers
L_000001ca363c64d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ca363c2970_0 .net "reset", 0 0, L_000001ca363c64d8;  1 drivers
v000001ca363c3690_0 .var "rs", 0 0;
v000001ca363c3370_0 .var "rw", 0 0;
v000001ca363c2ab0_0 .var "start_address", 9 0;
v000001ca363c3410_0 .net "variable_a", 2 0, L_000001ca3641e410;  1 drivers
v000001ca363c2650_0 .net "variable_b", 2 0, L_000001ca3641dfb0;  1 drivers
E_000001ca3634fb40 .event posedge, v000001ca363c1f70_0;
E_000001ca3634f180/0 .event anyedge, v000001ca363c32d0_0, v000001ca363c25b0_0, v000001ca363c30f0_0, v000001ca363c2290_0;
E_000001ca3634f180/1 .event anyedge, v000001ca363c3910_0;
E_000001ca3634f180 .event/or E_000001ca3634f180/0, E_000001ca3634f180/1;
    .scope S_000001ca363becd0;
T_0 ;
    %wait E_000001ca3634df40;
    %load/vec4 v000001ca363bd030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca363be610_0, 0;
    %load/vec4 v000001ca363bd350_0;
    %assign/vec4 v000001ca363be070_0, 0;
    %load/vec4 v000001ca363bd350_0;
    %pad/u 23;
    %assign/vec4 v000001ca363bdcb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ca363be4d0_0;
    %assign/vec4 v000001ca363be610_0, 0;
    %load/vec4 v000001ca363be430_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v000001ca363be070_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v000001ca363bce50_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v000001ca363be070_0, 0;
    %load/vec4 v000001ca363be430_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v000001ca363bce50_0;
    %pad/u 23;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v000001ca363bdcb0_0;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v000001ca363bdcb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ca363becd0;
T_1 ;
    %wait E_000001ca3634dbc0;
    %load/vec4 v000001ca363be610_0;
    %store/vec4 v000001ca363be4d0_0, 0, 2;
    %load/vec4 v000001ca363be430_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v000001ca363bdcb0_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v000001ca363be070_0;
    %pad/u 23;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %pad/u 4;
    %store/vec4 v000001ca363bd210_0, 0, 4;
    %load/vec4 v000001ca363be430_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v000001ca363bdcb0_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v000001ca363be070_0;
    %pad/u 23;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v000001ca363bd3f0_0, 0, 23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363bdad0_0, 0, 1;
    %load/vec4 v000001ca363be610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca363be4d0_0, 0, 2;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363bcef0_0, 0, 1;
    %load/vec4 v000001ca363be930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca363be4d0_0, 0, 2;
    %load/vec4 v000001ca363be430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 8388607, 0, 23;
    %store/vec4 v000001ca363bd3f0_0, 0, 23;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001ca363bd210_0, 0, 4;
T_1.13 ;
T_1.10 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363bcef0_0, 0, 1;
    %load/vec4 v000001ca363be930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v000001ca363be070_0;
    %subi 1, 0, 4;
    %store/vec4 v000001ca363bd210_0, 0, 4;
    %load/vec4 v000001ca363bdcb0_0;
    %subi 1, 0, 23;
    %store/vec4 v000001ca363bd3f0_0, 0, 23;
    %load/vec4 v000001ca363bd350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca363be4d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363bdad0_0, 0, 1;
T_1.16 ;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca363be4d0_0, 0, 2;
T_1.15 ;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363bcef0_0, 0, 1;
    %load/vec4 v000001ca363be930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca363be4d0_0, 0, 2;
    %load/vec4 v000001ca363be430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 8388607, 0, 23;
    %store/vec4 v000001ca363bd3f0_0, 0, 23;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001ca363bd210_0, 0, 4;
T_1.21 ;
T_1.18 ;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363bcef0_0, 0, 1;
    %load/vec4 v000001ca363be930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.22, 4;
    %load/vec4 v000001ca363be070_0;
    %subi 1, 0, 4;
    %store/vec4 v000001ca363bd210_0, 0, 4;
    %load/vec4 v000001ca363bdcb0_0;
    %subi 1, 0, 23;
    %store/vec4 v000001ca363bd3f0_0, 0, 23;
    %load/vec4 v000001ca363bd350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.24, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca363be4d0_0, 0, 2;
T_1.24 ;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca363be4d0_0, 0, 2;
T_1.23 ;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ca36229010;
T_2 ;
    %wait E_000001ca3634df40;
    %load/vec4 v000001ca363be110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca363bea70_0, 0;
    %load/vec4 v000001ca363bd5d0_0;
    %assign/vec4 v000001ca363bd850_0, 0;
    %load/vec4 v000001ca363bd5d0_0;
    %pad/u 23;
    %assign/vec4 v000001ca363bd7b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ca363bd8f0_0;
    %assign/vec4 v000001ca363bea70_0, 0;
    %load/vec4 v000001ca363be250_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v000001ca363bd850_0;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v000001ca363bd530_0;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v000001ca363bd850_0, 0;
    %load/vec4 v000001ca363be250_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v000001ca363bd530_0;
    %pad/u 23;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v000001ca363bd7b0_0;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v000001ca363bd7b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ca36229010;
T_3 ;
    %wait E_000001ca3634e800;
    %load/vec4 v000001ca363bea70_0;
    %store/vec4 v000001ca363bd8f0_0, 0, 2;
    %load/vec4 v000001ca363be250_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %load/vec4 v000001ca363bd7b0_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v000001ca363bd850_0;
    %pad/u 23;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %pad/u 4;
    %store/vec4 v000001ca363bebb0_0, 0, 4;
    %load/vec4 v000001ca363be250_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v000001ca363bd7b0_0;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v000001ca363bd850_0;
    %pad/u 23;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v000001ca363be9d0_0, 0, 23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363bd710_0, 0, 1;
    %load/vec4 v000001ca363bea70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca363bd8f0_0, 0, 2;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363be7f0_0, 0, 1;
    %load/vec4 v000001ca363beb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca363bd8f0_0, 0, 2;
    %load/vec4 v000001ca363be250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 8388607, 0, 23;
    %store/vec4 v000001ca363be9d0_0, 0, 23;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001ca363bebb0_0, 0, 4;
T_3.13 ;
T_3.10 ;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363be7f0_0, 0, 1;
    %load/vec4 v000001ca363beb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v000001ca363bd850_0;
    %subi 1, 0, 4;
    %store/vec4 v000001ca363bebb0_0, 0, 4;
    %load/vec4 v000001ca363bd7b0_0;
    %subi 1, 0, 23;
    %store/vec4 v000001ca363be9d0_0, 0, 23;
    %load/vec4 v000001ca363bd5d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca363bd8f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363bd710_0, 0, 1;
T_3.16 ;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca363bd8f0_0, 0, 2;
T_3.15 ;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363be7f0_0, 0, 1;
    %load/vec4 v000001ca363beb10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca363bd8f0_0, 0, 2;
    %load/vec4 v000001ca363be250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 8388607, 0, 23;
    %store/vec4 v000001ca363be9d0_0, 0, 23;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001ca363bebb0_0, 0, 4;
T_3.21 ;
T_3.18 ;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363be7f0_0, 0, 1;
    %load/vec4 v000001ca363beb10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %load/vec4 v000001ca363bd850_0;
    %subi 1, 0, 4;
    %store/vec4 v000001ca363bebb0_0, 0, 4;
    %load/vec4 v000001ca363bd7b0_0;
    %subi 1, 0, 23;
    %store/vec4 v000001ca363be9d0_0, 0, 23;
    %load/vec4 v000001ca363bd5d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca363bd8f0_0, 0, 2;
T_3.24 ;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca363bd8f0_0, 0, 2;
T_3.23 ;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ca36272340;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3633ca90_0, 0;
    %pushi/vec4 25000000, 0, 28;
    %assign/vec4 v000001ca3633bf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3633be10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3633b690_0, 0;
    %end;
    .thread T_4;
    .scope S_000001ca36272340;
T_5 ;
    %wait E_000001ca3634df40;
    %load/vec4 v000001ca3633bf50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001ca3633bcd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000001ca3633b5f0_0;
    %assign/vec4 v000001ca3633ca90_0, 0;
    %pushi/vec4 10, 0, 28;
    %assign/vec4 v000001ca3633bf50_0, 0;
    %pushi/vec4 25000000, 0, 28;
    %assign/vec4 v000001ca3633bf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3633b690_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3633b690_0, 0;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ca3633bf50_0;
    %subi 1, 0, 28;
    %assign/vec4 v000001ca3633bf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3633b690_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ca36272340;
T_6 ;
    %wait E_000001ca3634df40;
    %load/vec4 v000001ca3633b690_0;
    %assign/vec4 v000001ca3633be10_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ca362291a0;
T_7 ;
    %wait E_000001ca3634df40;
    %load/vec4 v000001ca363bf950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca363c02b0_0, 0;
    %load/vec4 v000001ca363bfe50_0;
    %assign/vec4 v000001ca363c0170_0, 0;
    %load/vec4 v000001ca363bfe50_0;
    %pad/u 23;
    %assign/vec4 v000001ca363c00d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ca363c0210_0;
    %assign/vec4 v000001ca363c02b0_0, 0;
    %load/vec4 v000001ca363c0850_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v000001ca363c0170_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v000001ca363bf310_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %assign/vec4 v000001ca363c0170_0, 0;
    %load/vec4 v000001ca363c0850_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v000001ca363bf310_0;
    %pad/u 23;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v000001ca363c00d0_0;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %assign/vec4 v000001ca363c00d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ca362291a0;
T_8 ;
    %wait E_000001ca3634e680;
    %load/vec4 v000001ca363c02b0_0;
    %store/vec4 v000001ca363c0210_0, 0, 2;
    %load/vec4 v000001ca363c0850_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v000001ca363c00d0_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v000001ca363c0170_0;
    %pad/u 23;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %pad/u 4;
    %store/vec4 v000001ca363bf6d0_0, 0, 4;
    %load/vec4 v000001ca363c0850_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %load/vec4 v000001ca363c00d0_0;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v000001ca363c0170_0;
    %pad/u 23;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v000001ca363bf4f0_0, 0, 23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363bf1d0_0, 0, 1;
    %load/vec4 v000001ca363c02b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca363c0210_0, 0, 2;
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363bfef0_0, 0, 1;
    %load/vec4 v000001ca363bf8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ca363c0210_0, 0, 2;
    %load/vec4 v000001ca363c0850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 8388607, 0, 23;
    %store/vec4 v000001ca363bf4f0_0, 0, 23;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001ca363bf6d0_0, 0, 4;
T_8.13 ;
T_8.10 ;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363bfef0_0, 0, 1;
    %load/vec4 v000001ca363bf8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v000001ca363c0170_0;
    %subi 1, 0, 4;
    %store/vec4 v000001ca363bf6d0_0, 0, 4;
    %load/vec4 v000001ca363c00d0_0;
    %subi 1, 0, 23;
    %store/vec4 v000001ca363bf4f0_0, 0, 23;
    %load/vec4 v000001ca363bfe50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca363c0210_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363bf1d0_0, 0, 1;
T_8.16 ;
    %jmp T_8.15;
T_8.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca363c0210_0, 0, 2;
T_8.15 ;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363bfef0_0, 0, 1;
    %load/vec4 v000001ca363bf8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ca363c0210_0, 0, 2;
    %load/vec4 v000001ca363c0850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 8388607, 0, 23;
    %store/vec4 v000001ca363bf4f0_0, 0, 23;
    %jmp T_8.21;
T_8.20 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001ca363bf6d0_0, 0, 4;
T_8.21 ;
T_8.18 ;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363bfef0_0, 0, 1;
    %load/vec4 v000001ca363bf8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %load/vec4 v000001ca363c0170_0;
    %subi 1, 0, 4;
    %store/vec4 v000001ca363bf6d0_0, 0, 4;
    %load/vec4 v000001ca363c00d0_0;
    %subi 1, 0, 23;
    %store/vec4 v000001ca363bf4f0_0, 0, 23;
    %load/vec4 v000001ca363bfe50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.24, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca363c0210_0, 0, 2;
T_8.24 ;
    %jmp T_8.23;
T_8.22 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ca363c0210_0, 0, 2;
T_8.23 ;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001ca3626cbc0;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ca363bfb30_0, 0, 2;
    %end;
    .thread T_9;
    .scope S_000001ca3626cbc0;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ca363c2010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ca363c3870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca363c2150_0, 0;
    %end;
    .thread T_10;
    .scope S_000001ca3626cbc0;
T_11 ;
    %wait E_000001ca3634f880;
    %load/vec4 v000001ca363c2e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 31, 0, 34;
    %store/vec4 v000001ca363c2dd0_0, 0, 34;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 15, 0, 34;
    %store/vec4 v000001ca363c2dd0_0, 0, 34;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 7, 0, 34;
    %store/vec4 v000001ca363c2dd0_0, 0, 34;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 3, 0, 34;
    %store/vec4 v000001ca363c2dd0_0, 0, 34;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001ca3626cbc0;
T_12 ;
    %wait E_000001ca3634df40;
    %load/vec4 v000001ca363c21f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ca363c3870_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ca363c2010_0;
    %assign/vec4 v000001ca363c3870_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ca3626cbc0;
T_13 ;
    %wait E_000001ca3634e900;
    %load/vec4 v000001ca363c3870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v000001ca363c0490_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.11, 8;
    %load/vec4 v000001ca363c0670_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.11;
    %jmp/1 T_13.10, 8;
    %load/vec4 v000001ca363c08f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.10;
    %jmp/0 T_13.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %pad/s 3;
    %store/vec4 v000001ca363c2010_0, 0, 3;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v000001ca363c2790_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_13.14, 5;
    %load/vec4 v000001ca363c3a50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0 T_13.12, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_13.13, 8;
T_13.12 ; End of true expr.
    %load/vec4 v000001ca363c0490_0;
    %flag_set/vec4 9;
    %jmp/0 T_13.15, 9;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_13.16, 9;
T_13.15 ; End of true expr.
    %load/vec4 v000001ca363c08f0_0;
    %flag_set/vec4 10;
    %jmp/0 T_13.17, 10;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_13.18, 10;
T_13.17 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_13.18, 10;
 ; End of false expr.
    %blend;
T_13.18;
    %jmp/0 T_13.16, 9;
 ; End of false expr.
    %blend;
T_13.16;
    %jmp/0 T_13.13, 8;
 ; End of false expr.
    %blend;
T_13.13;
    %pad/s 3;
    %store/vec4 v000001ca363c2010_0, 0, 3;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v000001ca363c2790_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_13.21, 5;
    %load/vec4 v000001ca363c3a50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.21;
    %flag_set/vec4 8;
    %jmp/0 T_13.19, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_13.20, 8;
T_13.19 ; End of true expr.
    %load/vec4 v000001ca363c0490_0;
    %flag_set/vec4 9;
    %jmp/0 T_13.22, 9;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_13.23, 9;
T_13.22 ; End of true expr.
    %load/vec4 v000001ca363c08f0_0;
    %flag_set/vec4 10;
    %jmp/0 T_13.24, 10;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.25, 10;
T_13.24 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_13.25, 10;
 ; End of false expr.
    %blend;
T_13.25;
    %jmp/0 T_13.23, 9;
 ; End of false expr.
    %blend;
T_13.23;
    %jmp/0 T_13.20, 8;
 ; End of false expr.
    %blend;
T_13.20;
    %pad/s 3;
    %store/vec4 v000001ca363c2010_0, 0, 3;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v000001ca363c2790_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_13.28, 5;
    %load/vec4 v000001ca363c3a50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.28;
    %flag_set/vec4 8;
    %jmp/0 T_13.26, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_13.27, 8;
T_13.26 ; End of true expr.
    %load/vec4 v000001ca363c0670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.31, 10;
    %load/vec4 v000001ca363c34b0_0;
    %and;
T_13.31;
    %flag_set/vec4 9;
    %jmp/0 T_13.29, 9;
    %pushi/vec4 7, 0, 32;
    %jmp/1 T_13.30, 9;
T_13.29 ; End of true expr.
    %load/vec4 v000001ca363c0490_0;
    %flag_set/vec4 10;
    %jmp/0 T_13.32, 10;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_13.33, 10;
T_13.32 ; End of true expr.
    %load/vec4 v000001ca363c08f0_0;
    %flag_set/vec4 11;
    %jmp/0 T_13.34, 11;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_13.35, 11;
T_13.34 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_13.35, 11;
 ; End of false expr.
    %blend;
T_13.35;
    %jmp/0 T_13.33, 10;
 ; End of false expr.
    %blend;
T_13.33;
    %jmp/0 T_13.30, 9;
 ; End of false expr.
    %blend;
T_13.30;
    %jmp/0 T_13.27, 8;
 ; End of false expr.
    %blend;
T_13.27;
    %pad/s 3;
    %store/vec4 v000001ca363c2010_0, 0, 3;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v000001ca363c2790_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_13.38, 5;
    %load/vec4 v000001ca363c3a50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.38;
    %flag_set/vec4 8;
    %jmp/0 T_13.36, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_13.37, 8;
T_13.36 ; End of true expr.
    %load/vec4 v000001ca363c0490_0;
    %flag_set/vec4 9;
    %jmp/0 T_13.39, 9;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_13.40, 9;
T_13.39 ; End of true expr.
    %load/vec4 v000001ca363c08f0_0;
    %flag_set/vec4 10;
    %jmp/0 T_13.41, 10;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_13.42, 10;
T_13.41 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_13.42, 10;
 ; End of false expr.
    %blend;
T_13.42;
    %jmp/0 T_13.40, 9;
 ; End of false expr.
    %blend;
T_13.40;
    %jmp/0 T_13.37, 8;
 ; End of false expr.
    %blend;
T_13.37;
    %pad/s 3;
    %store/vec4 v000001ca363c2010_0, 0, 3;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v000001ca363c2790_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_13.45, 5;
    %load/vec4 v000001ca363c3a50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.45;
    %flag_set/vec4 8;
    %jmp/0 T_13.43, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_13.44, 8;
T_13.43 ; End of true expr.
    %load/vec4 v000001ca363c0490_0;
    %flag_set/vec4 9;
    %jmp/0 T_13.46, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.47, 9;
T_13.46 ; End of true expr.
    %load/vec4 v000001ca363c08f0_0;
    %flag_set/vec4 10;
    %jmp/0 T_13.48, 10;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_13.49, 10;
T_13.48 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_13.49, 10;
 ; End of false expr.
    %blend;
T_13.49;
    %jmp/0 T_13.47, 9;
 ; End of false expr.
    %blend;
T_13.47;
    %jmp/0 T_13.44, 8;
 ; End of false expr.
    %blend;
T_13.44;
    %pad/s 3;
    %store/vec4 v000001ca363c2010_0, 0, 3;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v000001ca363c0490_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.54, 8;
    %load/vec4 v000001ca363c08f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.54;
    %jmp/1 T_13.53, 8;
    %load/vec4 v000001ca363c2330_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 8, 4;
T_13.53;
    %jmp/1 T_13.52, 8;
    %load/vec4 v000001ca363c34b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 8, 4;
T_13.52;
    %jmp/0 T_13.50, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_13.51, 8;
T_13.50 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_13.51, 8;
 ; End of false expr.
    %blend;
T_13.51;
    %pad/s 3;
    %store/vec4 v000001ca363c2010_0, 0, 3;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001ca3626cbc0;
T_14 ;
    %wait E_000001ca3634df40;
    %load/vec4 v000001ca363c2830_0;
    %load/vec4 v000001ca363c2dd0_0;
    %cmp/u;
    %jmp/0xz  T_14.0, 5;
    %load/vec4 v000001ca363c2830_0;
    %addi 1, 0, 34;
    %store/vec4 v000001ca363c2830_0, 0, 34;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c23d0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v000001ca363c2830_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c23d0_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001ca3626cbc0;
T_15 ;
    %wait E_000001ca3634e8c0;
    %load/vec4 v000001ca363c2010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ca363c3050_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ca363c2510_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ca363c2330_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ca363c2f10_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ca363c3230_0, 0;
T_15.0 ;
    %load/vec4 v000001ca363c2010_0;
    %pad/u 32;
    %cmpi/ne 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.4, 4;
    %load/vec4 v000001ca363c2010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001ca363c23d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.7, 4;
    %load/vec4 v000001ca363c3a50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %load/vec4 v000001ca363c3050_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.8, 5;
    %load/vec4 v000001ca363c3050_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001ca363c3050_0, 0;
T_15.8 ;
    %load/vec4 v000001ca363c2510_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.10, 5;
    %load/vec4 v000001ca363c2510_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001ca363c2510_0, 0;
T_15.10 ;
    %load/vec4 v000001ca363c2330_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.12, 5;
    %load/vec4 v000001ca363c2330_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001ca363c2330_0, 0;
T_15.12 ;
    %load/vec4 v000001ca363c2f10_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.14, 5;
    %load/vec4 v000001ca363c2f10_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001ca363c2f10_0, 0;
T_15.14 ;
    %load/vec4 v000001ca363c3230_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.16, 5;
    %load/vec4 v000001ca363c3230_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001ca363c3230_0, 0;
T_15.16 ;
T_15.5 ;
T_15.2 ;
    %load/vec4 v000001ca363c2010_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %load/vec4 v000001ca363c23d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.20, 4;
    %load/vec4 v000001ca363c2150_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_15.22, 5;
    %load/vec4 v000001ca363c2150_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001ca363c2150_0, 0;
    %jmp T_15.23;
T_15.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca363c2150_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001ca363c2330_0, 0;
    %load/vec4 v000001ca363c3230_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_15.24, 5;
    %load/vec4 v000001ca363c3230_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ca363c3230_0, 0;
T_15.24 ;
T_15.23 ;
T_15.20 ;
T_15.18 ;
    %load/vec4 v000001ca363c0670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.26, 8;
    %load/vec4 v000001ca363c3a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.28, 4;
    %load/vec4 v000001ca363c2010_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.33, 6;
    %jmp T_15.34;
T_15.30 ;
    %load/vec4 v000001ca363c3050_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_15.35, 5;
    %load/vec4 v000001ca363c3050_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ca363c3050_0, 0;
T_15.35 ;
    %jmp T_15.34;
T_15.31 ;
    %load/vec4 v000001ca363c2510_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_15.39, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ca363c2510_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_15.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.37, 8;
    %load/vec4 v000001ca363bfb30_0;
    %pad/u 3;
    %load/vec4 v000001ca363bf9f0_0;
    %cmp/e;
    %jmp/0xz  T_15.40, 4;
    %load/vec4 v000001ca363c2510_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ca363c2510_0, 0;
    %load/vec4 v000001ca363bfb30_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001ca363bfb30_0, 0;
    %jmp T_15.41;
T_15.40 ;
    %load/vec4 v000001ca363c2510_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001ca363c2510_0, 0;
    %load/vec4 v000001ca363bfb30_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_15.42, 5;
    %load/vec4 v000001ca363bfb30_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001ca363bfb30_0, 0;
    %jmp T_15.43;
T_15.42 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ca363bfb30_0, 0;
T_15.43 ;
    %load/vec4 v000001ca363c3230_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.44, 5;
    %load/vec4 v000001ca363c3230_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001ca363c3230_0, 0;
T_15.44 ;
T_15.41 ;
T_15.37 ;
    %jmp T_15.34;
T_15.32 ;
    %load/vec4 v000001ca363c2f10_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_15.46, 5;
    %load/vec4 v000001ca363c2f10_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ca363c2f10_0, 0;
    %load/vec4 v000001ca363c2510_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_15.50, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ca363c2330_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_15.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.48, 8;
    %load/vec4 v000001ca363c2510_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001ca363c2510_0, 0;
    %load/vec4 v000001ca363c2330_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001ca363c2330_0, 0;
T_15.48 ;
T_15.46 ;
    %jmp T_15.34;
T_15.33 ;
    %load/vec4 v000001ca363c3230_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_15.51, 5;
    %load/vec4 v000001ca363c3230_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ca363c3230_0, 0;
T_15.51 ;
    %jmp T_15.34;
T_15.34 ;
    %pop/vec4 1;
    %jmp T_15.29;
T_15.28 ;
    %load/vec4 v000001ca363c2010_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.53, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.54, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.55, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.56, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.57, 6;
    %jmp T_15.58;
T_15.53 ;
    %load/vec4 v000001ca363c3050_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ca363c3050_0, 0;
    %jmp T_15.58;
T_15.54 ;
    %load/vec4 v000001ca363c2510_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ca363c2510_0, 0;
    %jmp T_15.58;
T_15.55 ;
    %load/vec4 v000001ca363c2330_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ca363c2330_0, 0;
    %jmp T_15.58;
T_15.56 ;
    %load/vec4 v000001ca363c2f10_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ca363c2f10_0, 0;
    %jmp T_15.58;
T_15.57 ;
    %load/vec4 v000001ca363c3230_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ca363c3230_0, 0;
    %jmp T_15.58;
T_15.58 ;
    %pop/vec4 1;
T_15.29 ;
T_15.26 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ca3626cbc0;
T_16 ;
    %wait E_000001ca3634d200;
    %load/vec4 v000001ca363c2010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %jmp T_16.8;
T_16.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca363c3b90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca363c20b0_0, 0;
    %jmp T_16.8;
T_16.1 ;
    %load/vec4 v000001ca363c3050_0;
    %pad/u 8;
    %assign/vec4 v000001ca363c3b90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ca363c20b0_0, 0;
    %jmp T_16.8;
T_16.2 ;
    %load/vec4 v000001ca363c2510_0;
    %pad/u 8;
    %assign/vec4 v000001ca363c3b90_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ca363c20b0_0, 0;
    %jmp T_16.8;
T_16.3 ;
    %load/vec4 v000001ca363c2330_0;
    %pad/u 8;
    %assign/vec4 v000001ca363c3b90_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ca363c20b0_0, 0;
    %jmp T_16.8;
T_16.4 ;
    %load/vec4 v000001ca363c2f10_0;
    %pad/u 8;
    %assign/vec4 v000001ca363c3b90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ca363c20b0_0, 0;
    %jmp T_16.8;
T_16.5 ;
    %load/vec4 v000001ca363c3230_0;
    %pad/u 8;
    %assign/vec4 v000001ca363c3b90_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ca363c20b0_0, 0;
    %jmp T_16.8;
T_16.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca363c3b90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ca363c20b0_0, 0;
    %jmp T_16.8;
T_16.7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca363c3b90_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ca363c20b0_0, 0;
    %jmp T_16.8;
T_16.8 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001ca3625c460;
T_17 ;
    %wait E_000001ca3634e780;
    %load/vec4 v000001ca363bfbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.11 ;
    %pushi/vec4 96, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.12 ;
    %pushi/vec4 49, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.13 ;
    %pushi/vec4 66, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.14 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.15 ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v000001ca363bf270_0, 0, 7;
    %jmp T_17.17;
T_17.17 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001ca3625c2d0;
T_18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ca363bef50_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca363bfdb0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ca363c0350_0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001ca3625c2d0;
T_19 ;
    %wait E_000001ca3634df40;
    %load/vec4 v000001ca363c03f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca363bfdb0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001ca363bfdb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ca363bfdb0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001ca3625c2d0;
T_20 ;
    %wait E_000001ca3634e740;
    %load/vec4 v000001ca363c03f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca363c0350_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001ca363bf630_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001ca363c0350_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ca363c0350_0, 0;
    %load/vec4 v000001ca363c0350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %jmp T_20.10;
T_20.2 ;
    %load/vec4 v000001ca363bf3b0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v000001ca363bef50_0, 0;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v000001ca363bf630_0, 0;
    %jmp T_20.10;
T_20.3 ;
    %load/vec4 v000001ca363bf3b0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v000001ca363bef50_0, 0;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v000001ca363bf630_0, 0;
    %jmp T_20.10;
T_20.4 ;
    %load/vec4 v000001ca363bf3b0_0;
    %pad/u 32;
    %pushi/vec4 100, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v000001ca363bef50_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v000001ca363bf630_0, 0;
    %jmp T_20.10;
T_20.5 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ca363bef50_0, 0;
    %pushi/vec4 247, 0, 8;
    %assign/vec4 v000001ca363bf630_0, 0;
    %jmp T_20.10;
T_20.6 ;
    %load/vec4 v000001ca363bfc70_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v000001ca363bef50_0, 0;
    %pushi/vec4 239, 0, 8;
    %assign/vec4 v000001ca363bf630_0, 0;
    %jmp T_20.10;
T_20.7 ;
    %load/vec4 v000001ca363bfc70_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v000001ca363bef50_0, 0;
    %pushi/vec4 223, 0, 8;
    %assign/vec4 v000001ca363bf630_0, 0;
    %jmp T_20.10;
T_20.8 ;
    %load/vec4 v000001ca363bfc70_0;
    %pad/u 32;
    %pushi/vec4 100, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v000001ca363bef50_0, 0;
    %pushi/vec4 191, 0, 8;
    %assign/vec4 v000001ca363bf630_0, 0;
    %jmp T_20.10;
T_20.9 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ca363bef50_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v000001ca363bf630_0, 0;
    %jmp T_20.10;
T_20.10 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ca3621a780;
T_21 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001ca3633c590_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001ca3633bd70_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001ca3633c270_0, 0, 21;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001ca3633c950_0, 0, 21;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ca36320cb0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca36320df0_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_000001ca3621a780;
T_22 ;
    %wait E_000001ca3634df40;
    %load/vec4 v000001ca3633cc70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ca36320cb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ca3633cf90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca36320df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca363205d0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001ca3633b9b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001ca36320df0_0;
    %cmpi/u 5000000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_22.2, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca36320df0_0, 0;
    %load/vec4 v000001ca36320cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %jmp T_22.9;
T_22.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ca3633cf90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ca36320cb0_0, 0;
    %jmp T_22.9;
T_22.5 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ca3633cf90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ca36320cb0_0, 0;
    %jmp T_22.9;
T_22.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ca3633cf90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ca36320cb0_0, 0;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v000001ca3633c950_0;
    %pad/u 17;
    %assign/vec4 v000001ca3633b9b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ca36320cb0_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ca36320cb0_0, 0;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v000001ca36320df0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ca36320df0_0, 0;
T_22.3 ;
    %load/vec4 v000001ca36320b70_0;
    %assign/vec4 v000001ca363205d0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001ca3621a780;
T_23 ;
    %wait E_000001ca3634df40;
    %load/vec4 v000001ca3633cc70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001ca3633c590_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001ca3633bd70_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001ca3633c270_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001ca3633c950_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001ca36320cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %jmp T_23.7;
T_23.2 ;
    %load/vec4 v000001ca36320b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.10, 9;
    %load/vec4 v000001ca363205d0_0;
    %nor/r;
    %and;
T_23.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v000001ca3633c590_0;
    %addi 1, 0, 21;
    %assign/vec4 v000001ca3633c590_0, 0;
T_23.8 ;
    %jmp T_23.7;
T_23.3 ;
    %load/vec4 v000001ca36320b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.13, 9;
    %load/vec4 v000001ca363205d0_0;
    %nor/r;
    %and;
T_23.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.11, 8;
    %load/vec4 v000001ca3633bd70_0;
    %addi 1, 0, 21;
    %assign/vec4 v000001ca3633bd70_0, 0;
T_23.11 ;
    %jmp T_23.7;
T_23.4 ;
    %load/vec4 v000001ca36320b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.16, 9;
    %load/vec4 v000001ca363205d0_0;
    %nor/r;
    %and;
T_23.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %load/vec4 v000001ca3633c270_0;
    %addi 1, 0, 21;
    %assign/vec4 v000001ca3633c270_0, 0;
T_23.14 ;
    %jmp T_23.7;
T_23.5 ;
    %load/vec4 v000001ca36320b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.19, 9;
    %load/vec4 v000001ca363205d0_0;
    %nor/r;
    %and;
T_23.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.17, 8;
    %load/vec4 v000001ca3633c950_0;
    %addi 1, 0, 21;
    %assign/vec4 v000001ca3633c950_0, 0;
T_23.17 ;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v000001ca3633c950_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.20, 5;
    %load/vec4 v000001ca3633c590_0;
    %pad/u 32;
    %muli 55, 0, 32;
    %load/vec4 v000001ca3633c950_0;
    %pad/u 32;
    %div;
    %pad/u 17;
    %assign/vec4 v000001ca3633cbd0_0, 0;
    %load/vec4 v000001ca3633bd70_0;
    %pad/u 32;
    %muli 105, 0, 32;
    %load/vec4 v000001ca3633c950_0;
    %pad/u 32;
    %div;
    %pad/u 17;
    %assign/vec4 v000001ca3633bff0_0, 0;
    %load/vec4 v000001ca3633c270_0;
    %pad/u 32;
    %muli 105, 0, 32;
    %load/vec4 v000001ca3633c950_0;
    %pad/u 32;
    %div;
    %pad/u 17;
    %assign/vec4 v000001ca3633b870_0, 0;
    %jmp T_23.21;
T_23.20 ;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001ca3633cbd0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001ca3633bff0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001ca3633b870_0, 0;
T_23.21 ;
    %load/vec4 v000001ca36320df0_0;
    %cmpi/u 5000000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.22, 5;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001ca3633c590_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001ca3633bd70_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001ca3633c270_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001ca3633c950_0, 0;
T_23.22 ;
    %jmp T_23.7;
T_23.7 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ca3621a780;
T_24 ;
    %wait E_000001ca3634df40;
    %load/vec4 v000001ca3633cc70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3633c310_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001ca3633b9b0_0;
    %pad/u 29;
    %cmpi/u 100, 0, 29;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca3633c310_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca3633c310_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001ca3621a780;
T_25 ;
    %wait E_000001ca3634df40;
    %load/vec4 v000001ca3633cc70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ca3633cb30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ca3633beb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ca3633b370_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001ca36320cb0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v000001ca3633cbd0_0;
    %pad/u 16;
    %assign/vec4 v000001ca3633cb30_0, 0;
    %load/vec4 v000001ca3633bff0_0;
    %pad/u 16;
    %assign/vec4 v000001ca3633beb0_0, 0;
    %load/vec4 v000001ca3633b870_0;
    %pad/u 16;
    %assign/vec4 v000001ca3633b370_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001ca3627f2c0;
T_26 ;
    %wait E_000001ca3634df80;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001ca3633ce50_0, 0, 3;
    %load/vec4 v000001ca3633b910_0;
    %cmpi/u 50, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_26.0, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3633ce50_0, 4, 1;
T_26.0 ;
    %load/vec4 v000001ca3633c4f0_0;
    %cmpi/u 30, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_26.2, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3633ce50_0, 4, 1;
T_26.2 ;
    %load/vec4 v000001ca3633cdb0_0;
    %cmpi/u 30, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_26.4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca3633ce50_0, 4, 1;
T_26.4 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001ca36234570;
T_27 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca363c32d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ca363c2290_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ca363c3910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca363c3690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca363c3370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca363c3190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca363c1f70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca363c28d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca363c30f0_0, 0;
    %vpi_call 11 396 "$readmemh", "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/data.txt", v000001ca363c2470 {0 0 0};
    %pushi/vec4 56, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca363c2bf0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca363c2bf0, 0, 4;
    %pushi/vec4 12, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca363c2bf0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca363c2bf0, 0, 4;
    %end;
    .thread T_27;
    .scope S_000001ca36234570;
T_28 ;
    %wait E_000001ca3634df40;
    %load/vec4 v000001ca363c28d0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v000001ca363c1f70_0;
    %inv;
    %assign/vec4 v000001ca363c1f70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca363c28d0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001ca363c28d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ca363c28d0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001ca36234570;
T_29 ;
    %wait E_000001ca3634fb40;
    %load/vec4 v000001ca363c2970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca363c32d0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001ca363c3c30_0;
    %assign/vec4 v000001ca363c32d0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001ca36234570;
T_30 ;
    %wait E_000001ca3634fb40;
    %load/vec4 v000001ca363c3550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001ca363c2ab0_0, 0, 10;
    %jmp T_30.9;
T_30.0 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ca363c2ab0_0, 0;
    %jmp T_30.9;
T_30.1 ;
    %pushi/vec4 80, 0, 10;
    %assign/vec4 v000001ca363c2ab0_0, 0;
    %jmp T_30.9;
T_30.2 ;
    %pushi/vec4 160, 0, 10;
    %assign/vec4 v000001ca363c2ab0_0, 0;
    %jmp T_30.9;
T_30.3 ;
    %pushi/vec4 240, 0, 10;
    %assign/vec4 v000001ca363c2ab0_0, 0;
    %jmp T_30.9;
T_30.4 ;
    %pushi/vec4 320, 0, 10;
    %assign/vec4 v000001ca363c2ab0_0, 0;
    %jmp T_30.9;
T_30.5 ;
    %pushi/vec4 400, 0, 10;
    %assign/vec4 v000001ca363c2ab0_0, 0;
    %jmp T_30.9;
T_30.6 ;
    %pushi/vec4 480, 0, 10;
    %assign/vec4 v000001ca363c2ab0_0, 0;
    %jmp T_30.9;
T_30.7 ;
    %pushi/vec4 560, 0, 10;
    %assign/vec4 v000001ca363c2ab0_0, 0;
    %jmp T_30.9;
T_30.9 ;
    %pop/vec4 1;
    %load/vec4 v000001ca363c2fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001ca363c37d0_0, 0;
    %jmp T_30.19;
T_30.10 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001ca363c37d0_0, 0;
    %jmp T_30.19;
T_30.11 ;
    %pushi/vec4 640, 0, 13;
    %assign/vec4 v000001ca363c37d0_0, 0;
    %jmp T_30.19;
T_30.12 ;
    %pushi/vec4 1280, 0, 13;
    %assign/vec4 v000001ca363c37d0_0, 0;
    %jmp T_30.19;
T_30.13 ;
    %pushi/vec4 1920, 0, 13;
    %assign/vec4 v000001ca363c37d0_0, 0;
    %jmp T_30.19;
T_30.14 ;
    %pushi/vec4 2560, 0, 13;
    %assign/vec4 v000001ca363c37d0_0, 0;
    %jmp T_30.19;
T_30.15 ;
    %pushi/vec4 3200, 0, 13;
    %assign/vec4 v000001ca363c37d0_0, 0;
    %jmp T_30.19;
T_30.16 ;
    %pushi/vec4 3840, 0, 13;
    %assign/vec4 v000001ca363c37d0_0, 0;
    %jmp T_30.19;
T_30.17 ;
    %pushi/vec4 4480, 0, 13;
    %assign/vec4 v000001ca363c37d0_0, 0;
    %jmp T_30.19;
T_30.19 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30;
    .scope S_000001ca36234570;
T_31 ;
    %wait E_000001ca3634f180;
    %load/vec4 v000001ca363c32d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ca363c3c30_0, 0, 4;
    %jmp T_31.10;
T_31.0 ;
    %load/vec4 v000001ca363c25b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.11, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.12, 8;
T_31.11 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_31.12, 8;
 ; End of false expr.
    %blend;
T_31.12;
    %assign/vec4 v000001ca363c3c30_0, 0;
    %jmp T_31.10;
T_31.1 ;
    %load/vec4 v000001ca363c30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.13, 8;
    %load/vec4 v000001ca363c2290_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.15, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.16, 8;
T_31.15 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_31.16, 8;
 ; End of false expr.
    %blend;
T_31.16;
    %assign/vec4 v000001ca363c3c30_0, 0;
    %jmp T_31.14;
T_31.13 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ca363c3c30_0, 0;
T_31.14 ;
    %jmp T_31.10;
T_31.2 ;
    %load/vec4 v000001ca363c3910_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.17, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_31.18, 8;
T_31.17 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_31.18, 8;
 ; End of false expr.
    %blend;
T_31.18;
    %assign/vec4 v000001ca363c3c30_0, 0;
    %jmp T_31.10;
T_31.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ca363c3c30_0, 0;
    %jmp T_31.10;
T_31.4 ;
    %load/vec4 v000001ca363c3910_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.19, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_31.20, 8;
T_31.19 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.20, 8;
 ; End of false expr.
    %blend;
T_31.20;
    %assign/vec4 v000001ca363c3c30_0, 0;
    %jmp T_31.10;
T_31.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ca363c3c30_0, 0;
    %jmp T_31.10;
T_31.6 ;
    %load/vec4 v000001ca363c3910_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.21, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_31.22, 8;
T_31.21 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_31.22, 8;
 ; End of false expr.
    %blend;
T_31.22;
    %assign/vec4 v000001ca363c3c30_0, 0;
    %jmp T_31.10;
T_31.7 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ca363c3c30_0, 0;
    %jmp T_31.10;
T_31.8 ;
    %load/vec4 v000001ca363c3910_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.23, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_31.24, 8;
T_31.23 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_31.24, 8;
 ; End of false expr.
    %blend;
T_31.24;
    %assign/vec4 v000001ca363c3c30_0, 0;
    %jmp T_31.10;
T_31.10 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001ca36234570;
T_32 ;
    %wait E_000001ca3634fb40;
    %load/vec4 v000001ca363c2970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ca363c2290_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ca363c3910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca363c3190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca363c30f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001ca363c3c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %jmp T_32.11;
T_32.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ca363c2290_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ca363c3910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ca363c3190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca363c3690_0, 0;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v000001ca363c30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.12, 8;
    %load/vec4 v000001ca363c2290_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ca363c2290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca363c3690_0, 0;
    %load/vec4 v000001ca363c2290_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001ca363c2bf0, 4;
    %assign/vec4 v000001ca363c3190_0, 0;
    %load/vec4 v000001ca363c2290_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_32.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca363c30f0_0, 0;
T_32.14 ;
T_32.12 ;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v000001ca363c3910_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ca363c3910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca363c3690_0, 0;
    %load/vec4 v000001ca363c3910_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_32.16, 4;
    %load/vec4 v000001ca363c3410_0;
    %pad/u 8;
    %addi 48, 0, 8;
    %assign/vec4 v000001ca363c3190_0, 0;
    %jmp T_32.17;
T_32.16 ;
    %load/vec4 v000001ca363c3910_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_32.18, 4;
    %load/vec4 v000001ca363c2650_0;
    %pad/u 8;
    %addi 48, 0, 8;
    %assign/vec4 v000001ca363c3190_0, 0;
    %jmp T_32.19;
T_32.18 ;
    %load/vec4 v000001ca363c37d0_0;
    %load/vec4 v000001ca363c2ab0_0;
    %pad/u 13;
    %add;
    %load/vec4 v000001ca363c3910_0;
    %pad/u 13;
    %add;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001ca363c2470, 4;
    %assign/vec4 v000001ca363c3190_0, 0;
T_32.19 ;
T_32.17 ;
    %jmp T_32.11;
T_32.5 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ca363c3910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca363c3690_0, 0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v000001ca363c3190_0, 0;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v000001ca363c3910_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ca363c3910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca363c3690_0, 0;
    %load/vec4 v000001ca363c37d0_0;
    %pad/u 32;
    %load/vec4 v000001ca363c2ab0_0;
    %pad/u 32;
    %add;
    %addi 20, 0, 32;
    %load/vec4 v000001ca363c3910_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001ca363c2470, 4;
    %assign/vec4 v000001ca363c3190_0, 0;
    %jmp T_32.11;
T_32.7 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ca363c3910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca363c3690_0, 0;
    %pushi/vec4 148, 0, 8;
    %assign/vec4 v000001ca363c3190_0, 0;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v000001ca363c3910_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ca363c3910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca363c3690_0, 0;
    %load/vec4 v000001ca363c37d0_0;
    %pad/u 32;
    %load/vec4 v000001ca363c2ab0_0;
    %pad/u 32;
    %add;
    %addi 40, 0, 32;
    %load/vec4 v000001ca363c3910_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001ca363c2470, 4;
    %assign/vec4 v000001ca363c3190_0, 0;
    %jmp T_32.11;
T_32.9 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ca363c3910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca363c3690_0, 0;
    %pushi/vec4 212, 0, 8;
    %assign/vec4 v000001ca363c3190_0, 0;
    %jmp T_32.11;
T_32.10 ;
    %load/vec4 v000001ca363c3910_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ca363c3910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca363c3690_0, 0;
    %load/vec4 v000001ca363c37d0_0;
    %pad/u 32;
    %load/vec4 v000001ca363c2ab0_0;
    %pad/u 32;
    %add;
    %addi 60, 0, 32;
    %load/vec4 v000001ca363c3910_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001ca363c2470, 4;
    %assign/vec4 v000001ca363c3190_0, 0;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001ca3626e050;
T_33 ;
    %delay 1000, 0;
    %load/vec4 v000001ca363c5560_0;
    %inv;
    %store/vec4 v000001ca363c5560_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_000001ca3626e050;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c5560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c47a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c57e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c52e0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c47a0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 20000, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c57e0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c57e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c52e0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c52e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4840_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c47a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c47a0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c40c0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c4020_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c57e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c57e0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c57e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c57e0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c57e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c57e0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c57e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c57e0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c57e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c57e0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca363c47a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca363c47a0_0, 0, 1;
    %delay 30000, 0;
    %vpi_call 2 226 "$finish" {0 0 0};
    %end;
    .thread T_34;
    .scope S_000001ca3626e050;
T_35 ;
    %vpi_call 2 231 "$monitor", "Time: %0t | A = %b | B = %b | C = %b | sensor_out = %b | sseg = %b | an = %b | led = %b | color = %b | luz = %b", $time, v000001ca363c40c0_0, v000001ca363c4020_0, v000001ca363c57e0_0, v000001ca363c52e0_0, v000001ca363c5c40_0, v000001ca363c5920_0, v000001ca363c51a0_0, v000001ca363c4700_0, v000001ca363c4520_0 {0 0 0};
    %end;
    .thread T_35;
    .scope S_000001ca3626e050;
T_36 ;
    %fork t_1, S_000001ca3626e1e0;
    %jmp t_0;
    .scope S_000001ca3626e1e0;
t_1 ;
    %vpi_call 2 236 "$dumpfile", "TB_comp.vcd" {0 0 0};
    %vpi_call 2 237 "$dumpvars", 32'sb11111111111111111111111111111111, S_000001ca362721b0 {0 0 0};
    %delay 1215752192, 23;
    %vpi_call 2 238 "$finish" {0 0 0};
    %end;
    .scope S_000001ca3626e050;
t_0 %join;
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "TB_mascota_comp.v";
    "./top_module.v";
    "./debounceprueba1.v";
    "./top_module_color.v";
    "./color_identifier1.v";
    "./color_sensor3.v";
    "./display_dec.v";
    "./BCDtoSSeg.v";
    "./fsm_mascota.v";
    "./LCD1602_controller.v";
