--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 526 paths analyzed, 155 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.513ns.
--------------------------------------------------------------------------------
Slack:                  10.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.646ns (0.715 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y5.Q4      Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X8Y43.C6       net (fanout=8)        4.981   tester/M_mode_q
    SLICE_X8Y43.C        Tilo                  0.255   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In2
    SLICE_X8Y43.B4       net (fanout=1)        0.309   tester/M_state_q_FSM_FFd1-In2
    SLICE_X8Y43.B        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In3
    SLICE_X8Y43.A5       net (fanout=1)        0.247   tester/M_state_q_FSM_FFd1-In3
    SLICE_X8Y43.A        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In6
    SLICE_X8Y45.AX       net (fanout=1)        0.669   tester/M_state_q_FSM_FFd1-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.832ns (2.626ns logic, 6.206ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  10.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.379ns (Levels of Logic = 2)
  Clock Path Skew:      -0.646ns (0.715 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y5.Q4      Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X8Y43.D6       net (fanout=8)        4.981   tester/M_mode_q
    SLICE_X8Y43.D        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In1
    SLICE_X8Y43.A3       net (fanout=1)        0.358   tester/M_state_q_FSM_FFd1-In1
    SLICE_X8Y43.A        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In6
    SLICE_X8Y45.AX       net (fanout=1)        0.669   tester/M_state_q_FSM_FFd1-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.379ns (2.371ns logic, 6.008ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  11.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.163ns (Levels of Logic = 3)
  Clock Path Skew:      -0.649ns (0.712 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y5.Q4      Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X8Y43.C6       net (fanout=8)        4.981   tester/M_mode_q
    SLICE_X8Y43.C        Tilo                  0.255   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In2
    SLICE_X8Y43.B4       net (fanout=1)        0.309   tester/M_state_q_FSM_FFd1-In2
    SLICE_X8Y43.B        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In3
    SLICE_X8Y43.A5       net (fanout=1)        0.247   tester/M_state_q_FSM_FFd1-In3
    SLICE_X8Y43.CLK      Tas                   0.339   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In6
                                                       tester/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.163ns (2.626ns logic, 5.537ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  11.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.085ns (Levels of Logic = 1)
  Clock Path Skew:      -0.646ns (0.715 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y5.Q4      Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X8Y44.CX       net (fanout=8)        5.315   tester/M_mode_q
    SLICE_X8Y44.CMUX     Tcxc                  0.182   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X8Y45.BX       net (fanout=2)        0.725   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.085ns (2.045ns logic, 6.040ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  11.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.066ns (Levels of Logic = 1)
  Clock Path Skew:      -0.647ns (0.714 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y5.Q4      Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X8Y44.CX       net (fanout=8)        5.315   tester/M_mode_q
    SLICE_X8Y44.CMUX     Tcxc                  0.182   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X8Y44.DX       net (fanout=2)        0.706   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y44.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      8.066ns (2.045ns logic, 6.021ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  11.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.933ns (Levels of Logic = 1)
  Clock Path Skew:      -0.646ns (0.715 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y5.Q4      Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X8Y43.A4       net (fanout=8)        5.147   tester/M_mode_q
    SLICE_X8Y43.A        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In6
    SLICE_X8Y45.AX       net (fanout=1)        0.669   tester/M_state_q_FSM_FFd1-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.933ns (2.117ns logic, 5.816ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  11.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.710ns (Levels of Logic = 2)
  Clock Path Skew:      -0.649ns (0.712 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y5.Q4      Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X8Y43.D6       net (fanout=8)        4.981   tester/M_mode_q
    SLICE_X8Y43.D        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In1
    SLICE_X8Y43.A3       net (fanout=1)        0.358   tester/M_state_q_FSM_FFd1-In1
    SLICE_X8Y43.CLK      Tas                   0.339   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In6
                                                       tester/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.710ns (2.371ns logic, 5.339ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  11.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.576ns (Levels of Logic = 1)
  Clock Path Skew:      -0.646ns (0.715 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y5.Q4      Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X8Y45.D6       net (fanout=8)        5.349   tester/M_mode_q
    SLICE_X8Y45.CLK      Tas                   0.449   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In5_F
                                                       tester/M_state_q_FSM_FFd2-In5
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.576ns (2.227ns logic, 5.349ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  11.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.550ns (Levels of Logic = 1)
  Clock Path Skew:      -0.646ns (0.715 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y5.Q4      Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X8Y45.C6       net (fanout=8)        5.349   tester/M_mode_q
    SLICE_X8Y45.CLK      Tas                   0.423   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In5_G
                                                       tester/M_state_q_FSM_FFd2-In5
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.550ns (2.201ns logic, 5.349ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  12.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.264ns (Levels of Logic = 1)
  Clock Path Skew:      -0.649ns (0.712 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y5.Q4      Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X8Y43.A4       net (fanout=8)        5.147   tester/M_mode_q
    SLICE_X8Y43.CLK      Tas                   0.339   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In6
                                                       tester/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.264ns (2.117ns logic, 5.147ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  14.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_cout_q_0 (FF)
  Destination:          tester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.243ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_cout_q_0 to tester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.476   tester/M_cout_q_0
                                                       tester/M_cout_q_0
    SLICE_X8Y43.C1       net (fanout=8)        2.694   tester/M_cout_q_0
    SLICE_X8Y43.C        Tilo                  0.255   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In2
    SLICE_X8Y43.B4       net (fanout=1)        0.309   tester/M_state_q_FSM_FFd1-In2
    SLICE_X8Y43.B        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In3
    SLICE_X8Y43.A5       net (fanout=1)        0.247   tester/M_state_q_FSM_FFd1-In3
    SLICE_X8Y43.A        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In6
    SLICE_X8Y45.AX       net (fanout=1)        0.669   tester/M_state_q_FSM_FFd1-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (1.324ns logic, 3.919ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  14.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_s_q_0 (FF)
  Destination:          tester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.105ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_s_q_0 to tester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AMUX    Tshcko                0.535   tester/M_cout_q_0
                                                       tester/M_s_q_0
    SLICE_X8Y43.C4       net (fanout=7)        2.497   tester/M_s_q_0
    SLICE_X8Y43.C        Tilo                  0.255   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In2
    SLICE_X8Y43.B4       net (fanout=1)        0.309   tester/M_state_q_FSM_FFd1-In2
    SLICE_X8Y43.B        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In3
    SLICE_X8Y43.A5       net (fanout=1)        0.247   tester/M_state_q_FSM_FFd1-In3
    SLICE_X8Y43.A        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In6
    SLICE_X8Y45.AX       net (fanout=1)        0.669   tester/M_state_q_FSM_FFd1-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (1.383ns logic, 3.722ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  15.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.715 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y45.SR       net (fanout=13)       3.634   M_reset_cond_out
    SLICE_X8Y45.CLK      Tsrck                 0.461   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (0.979ns logic, 3.634ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  15.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.602ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.715 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y45.SR       net (fanout=13)       3.634   M_reset_cond_out
    SLICE_X8Y45.CLK      Tsrck                 0.450   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.602ns (0.968ns logic, 3.634ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  15.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.715 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y45.SR       net (fanout=13)       3.634   M_reset_cond_out
    SLICE_X8Y45.CLK      Tsrck                 0.428   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (0.946ns logic, 3.634ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  15.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_condition_q (FF)
  Destination:          tester/M_cout_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.948ns (Levels of Logic = 1)
  Clock Path Skew:      -0.672ns (0.596 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_condition_q to tester/M_cout_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y4.Q4      Tickq                 1.778   tester/M_condition_q
                                                       tester/M_condition_q
    SLICE_X18Y20.A4      net (fanout=1)        1.821   tester/M_condition_q
    SLICE_X18Y20.CLK     Tas                   0.349   tester/M_cout_q_0
                                                       tester/Mmux_M_cout_d11
                                                       tester/M_cout_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (2.127ns logic, 1.821ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  15.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_cout_q_0 (FF)
  Destination:          tester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.611ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_cout_q_0 to tester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.476   tester/M_cout_q_0
                                                       tester/M_cout_q_0
    SLICE_X8Y43.D3       net (fanout=8)        2.515   tester/M_cout_q_0
    SLICE_X8Y43.D        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In1
    SLICE_X8Y43.A3       net (fanout=1)        0.358   tester/M_state_q_FSM_FFd1-In1
    SLICE_X8Y43.A        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In6
    SLICE_X8Y45.AX       net (fanout=1)        0.669   tester/M_state_q_FSM_FFd1-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.611ns (1.069ns logic, 3.542ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  15.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_cout_q_0 (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.603ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_cout_q_0 to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.476   tester/M_cout_q_0
                                                       tester/M_cout_q_0
    SLICE_X8Y45.A2       net (fanout=8)        3.019   tester/M_cout_q_0
    SLICE_X8Y45.A        Tilo                  0.254   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In3_SW0
    SLICE_X8Y45.CX       net (fanout=1)        0.679   tester/N2
    SLICE_X8Y45.CLK      Tdick                 0.175   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In5
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.603ns (0.905ns logic, 3.698ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  15.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_cout_q_0 (FF)
  Destination:          tester/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.574ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.712 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_cout_q_0 to tester/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.476   tester/M_cout_q_0
                                                       tester/M_cout_q_0
    SLICE_X8Y43.C1       net (fanout=8)        2.694   tester/M_cout_q_0
    SLICE_X8Y43.C        Tilo                  0.255   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In2
    SLICE_X8Y43.B4       net (fanout=1)        0.309   tester/M_state_q_FSM_FFd1-In2
    SLICE_X8Y43.B        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In3
    SLICE_X8Y43.A5       net (fanout=1)        0.247   tester/M_state_q_FSM_FFd1-In3
    SLICE_X8Y43.CLK      Tas                   0.339   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In6
                                                       tester/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (1.324ns logic, 3.250ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.434ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.714 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y44.SR       net (fanout=13)       3.446   M_reset_cond_out
    SLICE_X8Y44.CLK      Tsrck                 0.470   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.434ns (0.988ns logic, 3.446ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  15.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_s_q_0 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.494ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_s_q_0 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AMUX    Tshcko                0.535   tester/M_cout_q_0
                                                       tester/M_s_q_0
    SLICE_X8Y44.D4       net (fanout=7)        2.693   tester/M_s_q_0
    SLICE_X8Y44.CMUX     Topdc                 0.456   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3-In3_F
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X8Y45.BX       net (fanout=2)        0.725   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (1.076ns logic, 3.418ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_condition_q (FF)
  Destination:          tester/M_s_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.820ns (Levels of Logic = 1)
  Clock Path Skew:      -0.672ns (0.596 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_condition_q to tester/M_s_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y4.Q4      Tickq                 1.778   tester/M_condition_q
                                                       tester/M_condition_q
    SLICE_X18Y20.A4      net (fanout=1)        1.821   tester/M_condition_q
    SLICE_X18Y20.CLK     Tas                   0.221   tester/M_cout_q_0
                                                       tester/Mmux_M_s_d11
                                                       tester/M_s_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (1.999ns logic, 1.821ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack:                  15.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_s_q_0 (FF)
  Destination:          tester/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.714 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_s_q_0 to tester/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AMUX    Tshcko                0.535   tester/M_cout_q_0
                                                       tester/M_s_q_0
    SLICE_X8Y44.D4       net (fanout=7)        2.693   tester/M_s_q_0
    SLICE_X8Y44.CMUX     Topdc                 0.456   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3-In3_F
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X8Y44.DX       net (fanout=2)        0.706   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y44.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (1.076ns logic, 3.399ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_s_q_0 (FF)
  Destination:          tester/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.436ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.712 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_s_q_0 to tester/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AMUX    Tshcko                0.535   tester/M_cout_q_0
                                                       tester/M_s_q_0
    SLICE_X8Y43.C4       net (fanout=7)        2.497   tester/M_s_q_0
    SLICE_X8Y43.C        Tilo                  0.255   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In2
    SLICE_X8Y43.B4       net (fanout=1)        0.309   tester/M_state_q_FSM_FFd1-In2
    SLICE_X8Y43.B        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In3
    SLICE_X8Y43.A5       net (fanout=1)        0.247   tester/M_state_q_FSM_FFd1-In3
    SLICE_X8Y43.CLK      Tas                   0.339   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In6
                                                       tester/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (1.383ns logic, 3.053ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_27 (FF)
  Destination:          tester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.304ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_27 to tester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.DQ       Tcko                  0.525   tester/M_counter_q[27]
                                                       tester/M_counter_q_27
    SLICE_X8Y44.B1       net (fanout=10)       1.266   tester/M_counter_q[27]
    SLICE_X8Y44.B        Tilo                  0.254   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd1-In4
    SLICE_X8Y44.A5       net (fanout=1)        0.247   tester/M_state_q_FSM_FFd1-In4
    SLICE_X8Y44.A        Tilo                  0.254   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd1-In5
    SLICE_X8Y43.A1       net (fanout=1)        0.750   tester/M_state_q_FSM_FFd1-In5
    SLICE_X8Y43.A        Tilo                  0.254   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1-In6
    SLICE_X8Y45.AX       net (fanout=1)        0.669   tester/M_state_q_FSM_FFd1-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (1.372ns logic, 2.932ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  15.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.712 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y43.SR       net (fanout=13)       3.253   M_reset_cond_out
    SLICE_X8Y43.CLK      Tsrck                 0.428   tester/M_state_q_FSM_FFd1_1
                                                       tester/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (0.946ns logic, 3.253ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_s_q_0 (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.282ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_s_q_0 to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AMUX    Tshcko                0.535   tester/M_cout_q_0
                                                       tester/M_s_q_0
    SLICE_X8Y45.A5       net (fanout=7)        2.639   tester/M_s_q_0
    SLICE_X8Y45.A        Tilo                  0.254   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In3_SW0
    SLICE_X8Y45.CX       net (fanout=1)        0.679   tester/N2
    SLICE_X8Y45.CLK      Tdick                 0.175   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In5
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (0.964ns logic, 3.318ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_cout_q_0 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_cout_q_0 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.476   tester/M_cout_q_0
                                                       tester/M_cout_q_0
    SLICE_X8Y44.D6       net (fanout=8)        2.513   tester/M_cout_q_0
    SLICE_X8Y44.CMUX     Topdc                 0.456   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3-In3_F
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X8Y45.BX       net (fanout=2)        0.725   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y45.CLK      Tdick                 0.085   M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (1.017ns logic, 3.238ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_cout_q_0 (FF)
  Destination:          tester/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.714 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_cout_q_0 to tester/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.476   tester/M_cout_q_0
                                                       tester/M_cout_q_0
    SLICE_X8Y44.D6       net (fanout=8)        2.513   tester/M_cout_q_0
    SLICE_X8Y44.CMUX     Topdc                 0.456   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3-In3_F
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X8Y44.DX       net (fanout=2)        0.706   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y44.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (1.017ns logic, 3.219ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.097ns (Levels of Logic = 0)
  Clock Path Skew:      -0.097ns (0.716 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y6.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y34.SR       net (fanout=13)       3.109   M_reset_cond_out
    SLICE_X8Y34.CLK      Tsrck                 0.470   tester/M_counter_q[27]
                                                       tester/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (0.988ns logic, 3.109ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: tester/M_mode_q/CLK0
  Logical resource: tester/M_mode_q/CLK0
  Location pin: ILOGIC_X12Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: tester/M_mode_q/SR
  Logical resource: tester/M_mode_q/SR
  Location pin: ILOGIC_X12Y5.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: tester/M_condition_q/CLK0
  Logical resource: tester/M_condition_q/CLK0
  Location pin: ILOGIC_X12Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: tester/M_condition_q/SR
  Logical resource: tester/M_condition_q/SR
  Location pin: ILOGIC_X12Y4.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_0/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_1/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_2/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_3/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_4/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_5/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_6/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_7/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_8/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_9/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_10/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_11/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_12/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_13/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_14/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_15/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_16/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_17/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_18/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_19/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_20/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_21/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_22/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_23/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[27]/CLK
  Logical resource: tester/M_counter_q_24/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.513|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 526 paths, 0 nets, and 122 connections

Design statistics:
   Minimum period:   9.513ns{1}   (Maximum frequency: 105.119MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 09 13:09:12 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



