<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="topic">
<meta name="DC.Title" content="Miscellaneous Operations">
<meta name="DC.Relation" scheme="URI" content="GUID-FBB22202-A6D3-4460-9269-1D7F69C3E110.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-E7695122-C57D-4B1B-9868-A1526AB9BDB5.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-8AB0B256-07EE-4809-926C-F2592DB7D6DD.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-A13D9255-2AA1-49C4-ADDE-EFFAF0D9E7AA.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-CD3839B1-4572-4D8D-B53C-14678B17A0AA.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-BC729340-9062-4C45-A146-068F9A73B050.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-95A99927-7206-40F6-B5B5-05C8D26E1CD4.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-5F57BC24-B0C4-4D9C-9292-E3A5A51821D5.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-A034D6C1-78B9-4A38-9ABE-5A41968EC172.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-A48A1A52-53D7-4F3D-86F5-6B9E4EDF7B80.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-6766D37F-A215-45D1-AD34-342F527CFA19.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-7C9CAF67-9B78-49C7-84FB-C596879C4846.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-4A009E0D-0873-4D89-AE1B-C2FFD9F369BA.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-EF83C129-28FE-4B03-AC20-E4A397CA345C.htm">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-93CB2019-6FDE-4DAA-B65E-73F730377F6A">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>Miscellaneous Operations</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
<MSHelp:Keyword Index="F" Term="intel.cpp.intref_mic_bk_misc_ops"></MSHelp:Keyword>
</xml>
</head>
<body id="GUID-93CB2019-6FDE-4DAA-B65E-73F730377F6A">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; C++ Compiler XE 13.1 User and Reference Guides</em></p>


 
  <h1 class="topictitle1">Miscellaneous Operations</h1>
 
   
  <div> 
    <p></p>
 
  </div>
 

<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-FBB22202-A6D3-4460-9269-1D7F69C3E110.htm">Vector Intrinsics</a></div>
</div>
<div>
<ul class="ullinks">
<li class="ulchildlink"><a href="GUID-E7695122-C57D-4B1B-9868-A1526AB9BDB5.htm">_mm512_alignr_epi32/ _mm512_mask_alignr_epi32</a><br>
Shifts int32 elements right  and concatenates vectors. Corresponding instruction is  <samp class="codeph">VALIGND</samp>.   <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span> </li>
<li class="ulchildlink"><a href="GUID-8AB0B256-07EE-4809-926C-F2592DB7D6DD.htm">_mm512_exp223_ps/ _mm512_mask_exp223_ps</a><br>
  Approximates the base-2 exponent of an int32 vector representing fixed point values with eight bits for sign and integer part, and 24 bits for the fraction. Corresponding instruction is  <samp class="codeph">VEXP223PS</samp>.   <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span> </li>
<li class="ulchildlink"><a href="GUID-A13D9255-2AA1-49C4-ADDE-EFFAF0D9E7AA.htm">_mm512_fixupnan_pd/ _mm512_mask_fixupnan_pd</a><br>
Fixes up NaNs from float64 vectors. Corresponding instruction is  <samp class="codeph">VFIXUPNANPD</samp>.   <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span> </li>
<li class="ulchildlink"><a href="GUID-CD3839B1-4572-4D8D-B53C-14678B17A0AA.htm">_mm512_fixupnan_ps/ _mm512_mask_fixupnan_ps</a><br>
Fixes up NaNs from float32 vectors. Corresponding instruction is  <samp class="codeph">VFIXUPNANPS</samp>.   <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span> </li>
<li class="ulchildlink"><a href="GUID-BC729340-9062-4C45-A146-068F9A73B050.htm">_mm512_getexp_ps/ _mm512_mask_getexp_ps</a><br>
Extract float32 vector of exponents. Corresponding instruction is  <samp class="codeph">VGETEXPPS</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-95A99927-7206-40F6-B5B5-05C8D26E1CD4.htm">_mm512_getexp_pd/ _mm512_mask_getexp_pd</a><br>
Extract float64 vector of exponents. Corresponding instruction is  <samp class="codeph">VGETEXPPD</samp>.   <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span> </li>
<li class="ulchildlink"><a href="GUID-5F57BC24-B0C4-4D9C-9292-E3A5A51821D5.htm">_mm512_getmant_pd/ _mm512_mask_getmant_pd</a><br>
Extract float64 normalized mantissas. Corresponding instruction is  <samp class="codeph">VGETMANTPD</samp>.   <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span> </li>
<li class="ulchildlink"><a href="GUID-A034D6C1-78B9-4A38-9ABE-5A41968EC172.htm">_mm512_getmant_ps/ _mm512_mask_getmant_ps</a><br>
Extracts float32 normalized mantissas. Corresponding instruction is  <samp class="codeph">VGETMANTPS</samp>.   <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span> </li>
<li class="ulchildlink"><a href="GUID-A48A1A52-53D7-4F3D-86F5-6B9E4EDF7B80.htm">_mm512_log2ae23_ps/ _mm512_mask_log2ae23_ps</a><br>
Calculates base-2 logarithm of float32 vector, with absolute error bounded by 2^(-23). Corresponding instruction is  <samp class="codeph">VLOG2PS</samp>.   <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span> </li>
<li class="ulchildlink"><a href="GUID-6766D37F-A215-45D1-AD34-342F527CFA19.htm">_mm512_rcp23_ps/ _mm512_mask_rcp23_ps</a><br>
Approximates the reciprocals of the float32 elements to 23 bits of accuracy. Corresponding instruction is  <samp class="codeph">VRCP23PS</samp>.   <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span> </li>
<li class="ulchildlink"><a href="GUID-7C9CAF67-9B78-49C7-84FB-C596879C4846.htm">_mm512_roundfxpnt_adjust_ps/ _mm512_mask_roundfxpnt_adjust_ps</a><br>
Rounds float32 vector. Corresponding instruction is  <samp class="codeph">VRNDFXPNTPS</samp>.   <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span> </li>
<li class="ulchildlink"><a href="GUID-4A009E0D-0873-4D89-AE1B-C2FFD9F369BA.htm">_mm512_roundfxpnt_adjust_pd/ _mm512_mask_roundfxpnt_adjust_pd</a><br>
Rounds float64 vector. Corresponding instruction is  <samp class="codeph">VRNDFXPNTPD</samp>.   <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span> </li>
<li class="ulchildlink"><a href="GUID-EF83C129-28FE-4B03-AC20-E4A397CA345C.htm">_mm512_rsqrt23_ps/ _mm512_mask_rsqrt23_ps</a><br>
Calculates reciprocal square root of float32 vector. Corresponding instruction is  <samp class="codeph">VRSQRT23PS</samp>.   <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span> </li>
</ul>
</div>

</body>
</html>
