
WAndersonLab6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c7c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b4c  08007e2c  08007e2c  00008e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009978  08009978  0000b078  2**0
                  CONTENTS
  4 .ARM          00000008  08009978  08009978  0000a978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009980  08009980  0000b078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009980  08009980  0000a980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009984  08009984  0000a984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08009988  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b078  2**0
                  CONTENTS
 10 .bss          00025ce8  20000078  20000078  0000b078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025d60  20025d60  0000b078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b078  2**0
                  CONTENTS, READONLY
 13 .debug_info   000144b4  00000000  00000000  0000b0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003276  00000000  00000000  0001f55c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001448  00000000  00000000  000227d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fce  00000000  00000000  00023c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000277da  00000000  00000000  00024bee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019fce  00000000  00000000  0004c3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3234  00000000  00000000  00066396  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001495ca  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000059ac  00000000  00000000  00149610  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  0014efbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007e14 	.word	0x08007e14

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	08007e14 	.word	0x08007e14

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <isBoardFull>:
static const int16_t SCORE_FOUR = 100000;
static const int16_t SCORE_THREE = 1000;
static const int16_t SCORE_TWO = 100;
static const int16_t CENTER_WEIGHT = 3;

bool isBoardFull(uint8_t board[6][7]) {
 8000590:	b480      	push	{r7}
 8000592:	b085      	sub	sp, #20
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
    for (uint8_t r = 0; r < 6; r++){
 8000598:	2300      	movs	r3, #0
 800059a:	73bb      	strb	r3, [r7, #14]
 800059c:	bf00      	nop
 800059e:	7bbb      	ldrb	r3, [r7, #14]
 80005a0:	2b05      	cmp	r3, #5
 80005a2:	d816      	bhi.n	80005d2 <isBoardFull+0x42>
        for (uint8_t c = 0; c < 7; c++){
 80005a4:	2300      	movs	r3, #0
 80005a6:	73fb      	strb	r3, [r7, #15]
 80005a8:	e00e      	b.n	80005c8 <isBoardFull+0x38>
            if (board[r][c] == 0)
 80005aa:	7bba      	ldrb	r2, [r7, #14]
 80005ac:	4613      	mov	r3, r2
 80005ae:	00db      	lsls	r3, r3, #3
 80005b0:	1a9b      	subs	r3, r3, r2
 80005b2:	687a      	ldr	r2, [r7, #4]
 80005b4:	441a      	add	r2, r3
 80005b6:	7bfb      	ldrb	r3, [r7, #15]
 80005b8:	5cd3      	ldrb	r3, [r2, r3]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d101      	bne.n	80005c2 <isBoardFull+0x32>
            	return false;
 80005be:	2300      	movs	r3, #0
 80005c0:	e007      	b.n	80005d2 <isBoardFull+0x42>
        for (uint8_t c = 0; c < 7; c++){
 80005c2:	7bfb      	ldrb	r3, [r7, #15]
 80005c4:	3301      	adds	r3, #1
 80005c6:	73fb      	strb	r3, [r7, #15]
 80005c8:	7bfb      	ldrb	r3, [r7, #15]
 80005ca:	2b06      	cmp	r3, #6
 80005cc:	d9ed      	bls.n	80005aa <isBoardFull+0x1a>
        }
    return true;
 80005ce:	2301      	movs	r3, #1
 80005d0:	e7ff      	b.n	80005d2 <isBoardFull+0x42>
    }
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	3714      	adds	r7, #20
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr

080005de <checkWin>:

uint8_t checkWin(uint8_t board[6][7], uint8_t player) {
 80005de:	b480      	push	{r7}
 80005e0:	b085      	sub	sp, #20
 80005e2:	af00      	add	r7, sp, #0
 80005e4:	6078      	str	r0, [r7, #4]
 80005e6:	460b      	mov	r3, r1
 80005e8:	70fb      	strb	r3, [r7, #3]
    for (uint8_t r = 0; r < 6; r++) {
 80005ea:	2300      	movs	r3, #0
 80005ec:	73fb      	strb	r3, [r7, #15]
 80005ee:	e0e8      	b.n	80007c2 <checkWin+0x1e4>
        for (uint8_t c = 0; c < 7; c++) {
 80005f0:	2300      	movs	r3, #0
 80005f2:	73bb      	strb	r3, [r7, #14]
 80005f4:	e0de      	b.n	80007b4 <checkWin+0x1d6>
            if (c <= 3 && board[r][c] == player && board[r][c + 1] == player && board[r][c + 2] == player && board[r][c + 3] == player)
 80005f6:	7bbb      	ldrb	r3, [r7, #14]
 80005f8:	2b03      	cmp	r3, #3
 80005fa:	d830      	bhi.n	800065e <checkWin+0x80>
 80005fc:	7bfa      	ldrb	r2, [r7, #15]
 80005fe:	4613      	mov	r3, r2
 8000600:	00db      	lsls	r3, r3, #3
 8000602:	1a9b      	subs	r3, r3, r2
 8000604:	687a      	ldr	r2, [r7, #4]
 8000606:	441a      	add	r2, r3
 8000608:	7bbb      	ldrb	r3, [r7, #14]
 800060a:	5cd3      	ldrb	r3, [r2, r3]
 800060c:	78fa      	ldrb	r2, [r7, #3]
 800060e:	429a      	cmp	r2, r3
 8000610:	d125      	bne.n	800065e <checkWin+0x80>
 8000612:	7bfa      	ldrb	r2, [r7, #15]
 8000614:	4613      	mov	r3, r2
 8000616:	00db      	lsls	r3, r3, #3
 8000618:	1a9b      	subs	r3, r3, r2
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	441a      	add	r2, r3
 800061e:	7bbb      	ldrb	r3, [r7, #14]
 8000620:	3301      	adds	r3, #1
 8000622:	5cd3      	ldrb	r3, [r2, r3]
 8000624:	78fa      	ldrb	r2, [r7, #3]
 8000626:	429a      	cmp	r2, r3
 8000628:	d119      	bne.n	800065e <checkWin+0x80>
 800062a:	7bfa      	ldrb	r2, [r7, #15]
 800062c:	4613      	mov	r3, r2
 800062e:	00db      	lsls	r3, r3, #3
 8000630:	1a9b      	subs	r3, r3, r2
 8000632:	687a      	ldr	r2, [r7, #4]
 8000634:	441a      	add	r2, r3
 8000636:	7bbb      	ldrb	r3, [r7, #14]
 8000638:	3302      	adds	r3, #2
 800063a:	5cd3      	ldrb	r3, [r2, r3]
 800063c:	78fa      	ldrb	r2, [r7, #3]
 800063e:	429a      	cmp	r2, r3
 8000640:	d10d      	bne.n	800065e <checkWin+0x80>
 8000642:	7bfa      	ldrb	r2, [r7, #15]
 8000644:	4613      	mov	r3, r2
 8000646:	00db      	lsls	r3, r3, #3
 8000648:	1a9b      	subs	r3, r3, r2
 800064a:	687a      	ldr	r2, [r7, #4]
 800064c:	441a      	add	r2, r3
 800064e:	7bbb      	ldrb	r3, [r7, #14]
 8000650:	3303      	adds	r3, #3
 8000652:	5cd3      	ldrb	r3, [r2, r3]
 8000654:	78fa      	ldrb	r2, [r7, #3]
 8000656:	429a      	cmp	r2, r3
 8000658:	d101      	bne.n	800065e <checkWin+0x80>
            {
                return player;
 800065a:	78fb      	ldrb	r3, [r7, #3]
 800065c:	e0b6      	b.n	80007cc <checkWin+0x1ee>
            }

            if (r <= 2 && board[r][c] == player && board[r + 1][c] == player && board[r + 2][c] == player && board[r + 3][c] == player)
 800065e:	7bfb      	ldrb	r3, [r7, #15]
 8000660:	2b02      	cmp	r3, #2
 8000662:	d830      	bhi.n	80006c6 <checkWin+0xe8>
 8000664:	7bfa      	ldrb	r2, [r7, #15]
 8000666:	4613      	mov	r3, r2
 8000668:	00db      	lsls	r3, r3, #3
 800066a:	1a9b      	subs	r3, r3, r2
 800066c:	687a      	ldr	r2, [r7, #4]
 800066e:	441a      	add	r2, r3
 8000670:	7bbb      	ldrb	r3, [r7, #14]
 8000672:	5cd3      	ldrb	r3, [r2, r3]
 8000674:	78fa      	ldrb	r2, [r7, #3]
 8000676:	429a      	cmp	r2, r3
 8000678:	d125      	bne.n	80006c6 <checkWin+0xe8>
 800067a:	7bfb      	ldrb	r3, [r7, #15]
 800067c:	1c5a      	adds	r2, r3, #1
 800067e:	4613      	mov	r3, r2
 8000680:	00db      	lsls	r3, r3, #3
 8000682:	1a9b      	subs	r3, r3, r2
 8000684:	687a      	ldr	r2, [r7, #4]
 8000686:	441a      	add	r2, r3
 8000688:	7bbb      	ldrb	r3, [r7, #14]
 800068a:	5cd3      	ldrb	r3, [r2, r3]
 800068c:	78fa      	ldrb	r2, [r7, #3]
 800068e:	429a      	cmp	r2, r3
 8000690:	d119      	bne.n	80006c6 <checkWin+0xe8>
 8000692:	7bfa      	ldrb	r2, [r7, #15]
 8000694:	4613      	mov	r3, r2
 8000696:	00db      	lsls	r3, r3, #3
 8000698:	1a9b      	subs	r3, r3, r2
 800069a:	330e      	adds	r3, #14
 800069c:	687a      	ldr	r2, [r7, #4]
 800069e:	441a      	add	r2, r3
 80006a0:	7bbb      	ldrb	r3, [r7, #14]
 80006a2:	5cd3      	ldrb	r3, [r2, r3]
 80006a4:	78fa      	ldrb	r2, [r7, #3]
 80006a6:	429a      	cmp	r2, r3
 80006a8:	d10d      	bne.n	80006c6 <checkWin+0xe8>
 80006aa:	7bfa      	ldrb	r2, [r7, #15]
 80006ac:	4613      	mov	r3, r2
 80006ae:	00db      	lsls	r3, r3, #3
 80006b0:	1a9b      	subs	r3, r3, r2
 80006b2:	3315      	adds	r3, #21
 80006b4:	687a      	ldr	r2, [r7, #4]
 80006b6:	441a      	add	r2, r3
 80006b8:	7bbb      	ldrb	r3, [r7, #14]
 80006ba:	5cd3      	ldrb	r3, [r2, r3]
 80006bc:	78fa      	ldrb	r2, [r7, #3]
 80006be:	429a      	cmp	r2, r3
 80006c0:	d101      	bne.n	80006c6 <checkWin+0xe8>
            {
                return player;
 80006c2:	78fb      	ldrb	r3, [r7, #3]
 80006c4:	e082      	b.n	80007cc <checkWin+0x1ee>
            }

            if (r <= 2 && c <= 3 && board[r][c] == player && board[r + 1][c + 1] == player && board[r + 2][c + 2] == player && board[r + 3][c + 3] == player)
 80006c6:	7bfb      	ldrb	r3, [r7, #15]
 80006c8:	2b02      	cmp	r3, #2
 80006ca:	d836      	bhi.n	800073a <checkWin+0x15c>
 80006cc:	7bbb      	ldrb	r3, [r7, #14]
 80006ce:	2b03      	cmp	r3, #3
 80006d0:	d833      	bhi.n	800073a <checkWin+0x15c>
 80006d2:	7bfa      	ldrb	r2, [r7, #15]
 80006d4:	4613      	mov	r3, r2
 80006d6:	00db      	lsls	r3, r3, #3
 80006d8:	1a9b      	subs	r3, r3, r2
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	441a      	add	r2, r3
 80006de:	7bbb      	ldrb	r3, [r7, #14]
 80006e0:	5cd3      	ldrb	r3, [r2, r3]
 80006e2:	78fa      	ldrb	r2, [r7, #3]
 80006e4:	429a      	cmp	r2, r3
 80006e6:	d128      	bne.n	800073a <checkWin+0x15c>
 80006e8:	7bfb      	ldrb	r3, [r7, #15]
 80006ea:	1c5a      	adds	r2, r3, #1
 80006ec:	4613      	mov	r3, r2
 80006ee:	00db      	lsls	r3, r3, #3
 80006f0:	1a9b      	subs	r3, r3, r2
 80006f2:	687a      	ldr	r2, [r7, #4]
 80006f4:	441a      	add	r2, r3
 80006f6:	7bbb      	ldrb	r3, [r7, #14]
 80006f8:	3301      	adds	r3, #1
 80006fa:	5cd3      	ldrb	r3, [r2, r3]
 80006fc:	78fa      	ldrb	r2, [r7, #3]
 80006fe:	429a      	cmp	r2, r3
 8000700:	d11b      	bne.n	800073a <checkWin+0x15c>
 8000702:	7bfa      	ldrb	r2, [r7, #15]
 8000704:	4613      	mov	r3, r2
 8000706:	00db      	lsls	r3, r3, #3
 8000708:	1a9b      	subs	r3, r3, r2
 800070a:	330e      	adds	r3, #14
 800070c:	687a      	ldr	r2, [r7, #4]
 800070e:	441a      	add	r2, r3
 8000710:	7bbb      	ldrb	r3, [r7, #14]
 8000712:	3302      	adds	r3, #2
 8000714:	5cd3      	ldrb	r3, [r2, r3]
 8000716:	78fa      	ldrb	r2, [r7, #3]
 8000718:	429a      	cmp	r2, r3
 800071a:	d10e      	bne.n	800073a <checkWin+0x15c>
 800071c:	7bfa      	ldrb	r2, [r7, #15]
 800071e:	4613      	mov	r3, r2
 8000720:	00db      	lsls	r3, r3, #3
 8000722:	1a9b      	subs	r3, r3, r2
 8000724:	3315      	adds	r3, #21
 8000726:	687a      	ldr	r2, [r7, #4]
 8000728:	441a      	add	r2, r3
 800072a:	7bbb      	ldrb	r3, [r7, #14]
 800072c:	3303      	adds	r3, #3
 800072e:	5cd3      	ldrb	r3, [r2, r3]
 8000730:	78fa      	ldrb	r2, [r7, #3]
 8000732:	429a      	cmp	r2, r3
 8000734:	d101      	bne.n	800073a <checkWin+0x15c>
            {
                return player;
 8000736:	78fb      	ldrb	r3, [r7, #3]
 8000738:	e048      	b.n	80007cc <checkWin+0x1ee>
            }

            if (r >= 3 && c <= 3 && board[r][c] == player && board[r - 1][c + 1] == player && board[r - 2][c + 2] == player && board[r - 3][c + 3] == player)
 800073a:	7bfb      	ldrb	r3, [r7, #15]
 800073c:	2b02      	cmp	r3, #2
 800073e:	d936      	bls.n	80007ae <checkWin+0x1d0>
 8000740:	7bbb      	ldrb	r3, [r7, #14]
 8000742:	2b03      	cmp	r3, #3
 8000744:	d833      	bhi.n	80007ae <checkWin+0x1d0>
 8000746:	7bfa      	ldrb	r2, [r7, #15]
 8000748:	4613      	mov	r3, r2
 800074a:	00db      	lsls	r3, r3, #3
 800074c:	1a9b      	subs	r3, r3, r2
 800074e:	687a      	ldr	r2, [r7, #4]
 8000750:	441a      	add	r2, r3
 8000752:	7bbb      	ldrb	r3, [r7, #14]
 8000754:	5cd3      	ldrb	r3, [r2, r3]
 8000756:	78fa      	ldrb	r2, [r7, #3]
 8000758:	429a      	cmp	r2, r3
 800075a:	d128      	bne.n	80007ae <checkWin+0x1d0>
 800075c:	7bfa      	ldrb	r2, [r7, #15]
 800075e:	4613      	mov	r3, r2
 8000760:	00db      	lsls	r3, r3, #3
 8000762:	1a9b      	subs	r3, r3, r2
 8000764:	3b07      	subs	r3, #7
 8000766:	687a      	ldr	r2, [r7, #4]
 8000768:	441a      	add	r2, r3
 800076a:	7bbb      	ldrb	r3, [r7, #14]
 800076c:	3301      	adds	r3, #1
 800076e:	5cd3      	ldrb	r3, [r2, r3]
 8000770:	78fa      	ldrb	r2, [r7, #3]
 8000772:	429a      	cmp	r2, r3
 8000774:	d11b      	bne.n	80007ae <checkWin+0x1d0>
 8000776:	7bfa      	ldrb	r2, [r7, #15]
 8000778:	4613      	mov	r3, r2
 800077a:	00db      	lsls	r3, r3, #3
 800077c:	1a9b      	subs	r3, r3, r2
 800077e:	3b0e      	subs	r3, #14
 8000780:	687a      	ldr	r2, [r7, #4]
 8000782:	441a      	add	r2, r3
 8000784:	7bbb      	ldrb	r3, [r7, #14]
 8000786:	3302      	adds	r3, #2
 8000788:	5cd3      	ldrb	r3, [r2, r3]
 800078a:	78fa      	ldrb	r2, [r7, #3]
 800078c:	429a      	cmp	r2, r3
 800078e:	d10e      	bne.n	80007ae <checkWin+0x1d0>
 8000790:	7bfa      	ldrb	r2, [r7, #15]
 8000792:	4613      	mov	r3, r2
 8000794:	00db      	lsls	r3, r3, #3
 8000796:	1a9b      	subs	r3, r3, r2
 8000798:	3b15      	subs	r3, #21
 800079a:	687a      	ldr	r2, [r7, #4]
 800079c:	441a      	add	r2, r3
 800079e:	7bbb      	ldrb	r3, [r7, #14]
 80007a0:	3303      	adds	r3, #3
 80007a2:	5cd3      	ldrb	r3, [r2, r3]
 80007a4:	78fa      	ldrb	r2, [r7, #3]
 80007a6:	429a      	cmp	r2, r3
 80007a8:	d101      	bne.n	80007ae <checkWin+0x1d0>
            {
                return player;
 80007aa:	78fb      	ldrb	r3, [r7, #3]
 80007ac:	e00e      	b.n	80007cc <checkWin+0x1ee>
        for (uint8_t c = 0; c < 7; c++) {
 80007ae:	7bbb      	ldrb	r3, [r7, #14]
 80007b0:	3301      	adds	r3, #1
 80007b2:	73bb      	strb	r3, [r7, #14]
 80007b4:	7bbb      	ldrb	r3, [r7, #14]
 80007b6:	2b06      	cmp	r3, #6
 80007b8:	f67f af1d 	bls.w	80005f6 <checkWin+0x18>
    for (uint8_t r = 0; r < 6; r++) {
 80007bc:	7bfb      	ldrb	r3, [r7, #15]
 80007be:	3301      	adds	r3, #1
 80007c0:	73fb      	strb	r3, [r7, #15]
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	2b05      	cmp	r3, #5
 80007c6:	f67f af13 	bls.w	80005f0 <checkWin+0x12>
            }
        }
    }

    return 0;
 80007ca:	2300      	movs	r3, #0
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	3714      	adds	r7, #20
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr

080007d8 <getNextOpenRow>:

int8_t getNextOpenRow(uint8_t board[6][7], uint8_t c) {
 80007d8:	b480      	push	{r7}
 80007da:	b085      	sub	sp, #20
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	460b      	mov	r3, r1
 80007e2:	70fb      	strb	r3, [r7, #3]
    for (int8_t r = 5; r >= 0; r--)
 80007e4:	2305      	movs	r3, #5
 80007e6:	73fb      	strb	r3, [r7, #15]
 80007e8:	e013      	b.n	8000812 <getNextOpenRow+0x3a>
        if (board[r][c] == 0) return r;
 80007ea:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80007ee:	4613      	mov	r3, r2
 80007f0:	00db      	lsls	r3, r3, #3
 80007f2:	1a9b      	subs	r3, r3, r2
 80007f4:	687a      	ldr	r2, [r7, #4]
 80007f6:	441a      	add	r2, r3
 80007f8:	78fb      	ldrb	r3, [r7, #3]
 80007fa:	5cd3      	ldrb	r3, [r2, r3]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d102      	bne.n	8000806 <getNextOpenRow+0x2e>
 8000800:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000804:	e00b      	b.n	800081e <getNextOpenRow+0x46>
    for (int8_t r = 5; r >= 0; r--)
 8000806:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800080a:	b2db      	uxtb	r3, r3
 800080c:	3b01      	subs	r3, #1
 800080e:	b2db      	uxtb	r3, r3
 8000810:	73fb      	strb	r3, [r7, #15]
 8000812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000816:	2b00      	cmp	r3, #0
 8000818:	dae7      	bge.n	80007ea <getNextOpenRow+0x12>
    return -1;
 800081a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800081e:	4618      	mov	r0, r3
 8000820:	3714      	adds	r7, #20
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
	...

0800082c <scoreWindow>:

int16_t scoreWindow(uint8_t window[4], uint8_t player) {
 800082c:	b480      	push	{r7}
 800082e:	b085      	sub	sp, #20
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
 8000834:	460b      	mov	r3, r1
 8000836:	70fb      	strb	r3, [r7, #3]
    uint8_t countP = 0;
 8000838:	2300      	movs	r3, #0
 800083a:	73fb      	strb	r3, [r7, #15]
    uint8_t countE = 0;
 800083c:	2300      	movs	r3, #0
 800083e:	73bb      	strb	r3, [r7, #14]
	uint8_t countO = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	737b      	strb	r3, [r7, #13]
    uint8_t op;

    if (player == AI_PLAYER) {
 8000844:	78fb      	ldrb	r3, [r7, #3]
 8000846:	2b02      	cmp	r3, #2
 8000848:	d102      	bne.n	8000850 <scoreWindow+0x24>
        op = HUMAN_PLAYER;
 800084a:	2301      	movs	r3, #1
 800084c:	733b      	strb	r3, [r7, #12]
 800084e:	e001      	b.n	8000854 <scoreWindow+0x28>
    } else {
        op = AI_PLAYER;
 8000850:	2302      	movs	r3, #2
 8000852:	733b      	strb	r3, [r7, #12]
    }

    for (uint8_t i = 0; i < 4; i++) {
 8000854:	2300      	movs	r3, #0
 8000856:	72fb      	strb	r3, [r7, #11]
 8000858:	e01b      	b.n	8000892 <scoreWindow+0x66>
        if (window[i] == player) countP++;
 800085a:	7afb      	ldrb	r3, [r7, #11]
 800085c:	687a      	ldr	r2, [r7, #4]
 800085e:	4413      	add	r3, r2
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	78fa      	ldrb	r2, [r7, #3]
 8000864:	429a      	cmp	r2, r3
 8000866:	d103      	bne.n	8000870 <scoreWindow+0x44>
 8000868:	7bfb      	ldrb	r3, [r7, #15]
 800086a:	3301      	adds	r3, #1
 800086c:	73fb      	strb	r3, [r7, #15]
 800086e:	e00d      	b.n	800088c <scoreWindow+0x60>
        else if (window[i] == op) countO++;
 8000870:	7afb      	ldrb	r3, [r7, #11]
 8000872:	687a      	ldr	r2, [r7, #4]
 8000874:	4413      	add	r3, r2
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	7b3a      	ldrb	r2, [r7, #12]
 800087a:	429a      	cmp	r2, r3
 800087c:	d103      	bne.n	8000886 <scoreWindow+0x5a>
 800087e:	7b7b      	ldrb	r3, [r7, #13]
 8000880:	3301      	adds	r3, #1
 8000882:	737b      	strb	r3, [r7, #13]
 8000884:	e002      	b.n	800088c <scoreWindow+0x60>
        else countE++;
 8000886:	7bbb      	ldrb	r3, [r7, #14]
 8000888:	3301      	adds	r3, #1
 800088a:	73bb      	strb	r3, [r7, #14]
    for (uint8_t i = 0; i < 4; i++) {
 800088c:	7afb      	ldrb	r3, [r7, #11]
 800088e:	3301      	adds	r3, #1
 8000890:	72fb      	strb	r3, [r7, #11]
 8000892:	7afb      	ldrb	r3, [r7, #11]
 8000894:	2b03      	cmp	r3, #3
 8000896:	d9e0      	bls.n	800085a <scoreWindow+0x2e>
    }

    if (countP == 4)
 8000898:	7bfb      	ldrb	r3, [r7, #15]
 800089a:	2b04      	cmp	r3, #4
 800089c:	d101      	bne.n	80008a2 <scoreWindow+0x76>
    	return SCORE_FOUR;
 800089e:	4b13      	ldr	r3, [pc, #76]	@ (80008ec <scoreWindow+0xc0>)
 80008a0:	e01e      	b.n	80008e0 <scoreWindow+0xb4>

    if (countP == 3 && countE == 1)
 80008a2:	7bfb      	ldrb	r3, [r7, #15]
 80008a4:	2b03      	cmp	r3, #3
 80008a6:	d105      	bne.n	80008b4 <scoreWindow+0x88>
 80008a8:	7bbb      	ldrb	r3, [r7, #14]
 80008aa:	2b01      	cmp	r3, #1
 80008ac:	d102      	bne.n	80008b4 <scoreWindow+0x88>
    	return SCORE_THREE;
 80008ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008b2:	e015      	b.n	80008e0 <scoreWindow+0xb4>

    if (countP == 2 && countE == 2)
 80008b4:	7bfb      	ldrb	r3, [r7, #15]
 80008b6:	2b02      	cmp	r3, #2
 80008b8:	d104      	bne.n	80008c4 <scoreWindow+0x98>
 80008ba:	7bbb      	ldrb	r3, [r7, #14]
 80008bc:	2b02      	cmp	r3, #2
 80008be:	d101      	bne.n	80008c4 <scoreWindow+0x98>
    	return SCORE_TWO;
 80008c0:	2364      	movs	r3, #100	@ 0x64
 80008c2:	e00d      	b.n	80008e0 <scoreWindow+0xb4>

    if (countO == 3 && countE == 1)
 80008c4:	7b7b      	ldrb	r3, [r7, #13]
 80008c6:	2b03      	cmp	r3, #3
 80008c8:	d109      	bne.n	80008de <scoreWindow+0xb2>
 80008ca:	7bbb      	ldrb	r3, [r7, #14]
 80008cc:	2b01      	cmp	r3, #1
 80008ce:	d106      	bne.n	80008de <scoreWindow+0xb2>
    	return -SCORE_THREE;
 80008d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008d4:	b29b      	uxth	r3, r3
 80008d6:	425b      	negs	r3, r3
 80008d8:	b29b      	uxth	r3, r3
 80008da:	b21b      	sxth	r3, r3
 80008dc:	e000      	b.n	80008e0 <scoreWindow+0xb4>

    return 0;
 80008de:	2300      	movs	r3, #0
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3714      	adds	r7, #20
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr
 80008ec:	ffff86a0 	.word	0xffff86a0

080008f0 <scorePosition>:

int16_t scorePosition(uint8_t board[6][7], uint8_t player) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b088      	sub	sp, #32
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	460b      	mov	r3, r1
 80008fa:	70fb      	strb	r3, [r7, #3]
    int16_t score = 0;
 80008fc:	2300      	movs	r3, #0
 80008fe:	83fb      	strh	r3, [r7, #30]
    uint8_t centerCnt = 0;
 8000900:	2300      	movs	r3, #0
 8000902:	777b      	strb	r3, [r7, #29]
    for (uint8_t r = 0; r < 6; r++)
 8000904:	2300      	movs	r3, #0
 8000906:	773b      	strb	r3, [r7, #28]
 8000908:	e00f      	b.n	800092a <scorePosition+0x3a>
        if (board[r][3] == player) centerCnt++;
 800090a:	7f3a      	ldrb	r2, [r7, #28]
 800090c:	4613      	mov	r3, r2
 800090e:	00db      	lsls	r3, r3, #3
 8000910:	1a9b      	subs	r3, r3, r2
 8000912:	687a      	ldr	r2, [r7, #4]
 8000914:	4413      	add	r3, r2
 8000916:	78db      	ldrb	r3, [r3, #3]
 8000918:	78fa      	ldrb	r2, [r7, #3]
 800091a:	429a      	cmp	r2, r3
 800091c:	d102      	bne.n	8000924 <scorePosition+0x34>
 800091e:	7f7b      	ldrb	r3, [r7, #29]
 8000920:	3301      	adds	r3, #1
 8000922:	777b      	strb	r3, [r7, #29]
    for (uint8_t r = 0; r < 6; r++)
 8000924:	7f3b      	ldrb	r3, [r7, #28]
 8000926:	3301      	adds	r3, #1
 8000928:	773b      	strb	r3, [r7, #28]
 800092a:	7f3b      	ldrb	r3, [r7, #28]
 800092c:	2b05      	cmp	r3, #5
 800092e:	d9ec      	bls.n	800090a <scorePosition+0x1a>
    score += centerCnt * CENTER_WEIGHT;
 8000930:	7f7b      	ldrb	r3, [r7, #29]
 8000932:	b29a      	uxth	r2, r3
 8000934:	2303      	movs	r3, #3
 8000936:	b29b      	uxth	r3, r3
 8000938:	fb12 f303 	smulbb	r3, r2, r3
 800093c:	b29a      	uxth	r2, r3
 800093e:	8bfb      	ldrh	r3, [r7, #30]
 8000940:	4413      	add	r3, r2
 8000942:	b29b      	uxth	r3, r3
 8000944:	83fb      	strh	r3, [r7, #30]

    uint8_t w[4];
    for (uint8_t r = 0; r < 6; r++){
 8000946:	2300      	movs	r3, #0
 8000948:	76fb      	strb	r3, [r7, #27]
 800094a:	e030      	b.n	80009ae <scorePosition+0xbe>
      for (uint8_t c = 0; c < 4; c++) {
 800094c:	2300      	movs	r3, #0
 800094e:	76bb      	strb	r3, [r7, #26]
 8000950:	e027      	b.n	80009a2 <scorePosition+0xb2>
        for (uint8_t i = 0; i < 4; i++)
 8000952:	2300      	movs	r3, #0
 8000954:	767b      	strb	r3, [r7, #25]
 8000956:	e011      	b.n	800097c <scorePosition+0x8c>
          w[i] = board[r][c + i];
 8000958:	7efa      	ldrb	r2, [r7, #27]
 800095a:	4613      	mov	r3, r2
 800095c:	00db      	lsls	r3, r3, #3
 800095e:	1a9b      	subs	r3, r3, r2
 8000960:	687a      	ldr	r2, [r7, #4]
 8000962:	18d1      	adds	r1, r2, r3
 8000964:	7eba      	ldrb	r2, [r7, #26]
 8000966:	7e7b      	ldrb	r3, [r7, #25]
 8000968:	441a      	add	r2, r3
 800096a:	7e7b      	ldrb	r3, [r7, #25]
 800096c:	5c8a      	ldrb	r2, [r1, r2]
 800096e:	3320      	adds	r3, #32
 8000970:	443b      	add	r3, r7
 8000972:	f803 2c14 	strb.w	r2, [r3, #-20]
        for (uint8_t i = 0; i < 4; i++)
 8000976:	7e7b      	ldrb	r3, [r7, #25]
 8000978:	3301      	adds	r3, #1
 800097a:	767b      	strb	r3, [r7, #25]
 800097c:	7e7b      	ldrb	r3, [r7, #25]
 800097e:	2b03      	cmp	r3, #3
 8000980:	d9ea      	bls.n	8000958 <scorePosition+0x68>
        score += scoreWindow(w, player);
 8000982:	78fa      	ldrb	r2, [r7, #3]
 8000984:	f107 030c 	add.w	r3, r7, #12
 8000988:	4611      	mov	r1, r2
 800098a:	4618      	mov	r0, r3
 800098c:	f7ff ff4e 	bl	800082c <scoreWindow>
 8000990:	4603      	mov	r3, r0
 8000992:	b29a      	uxth	r2, r3
 8000994:	8bfb      	ldrh	r3, [r7, #30]
 8000996:	4413      	add	r3, r2
 8000998:	b29b      	uxth	r3, r3
 800099a:	83fb      	strh	r3, [r7, #30]
      for (uint8_t c = 0; c < 4; c++) {
 800099c:	7ebb      	ldrb	r3, [r7, #26]
 800099e:	3301      	adds	r3, #1
 80009a0:	76bb      	strb	r3, [r7, #26]
 80009a2:	7ebb      	ldrb	r3, [r7, #26]
 80009a4:	2b03      	cmp	r3, #3
 80009a6:	d9d4      	bls.n	8000952 <scorePosition+0x62>
    for (uint8_t r = 0; r < 6; r++){
 80009a8:	7efb      	ldrb	r3, [r7, #27]
 80009aa:	3301      	adds	r3, #1
 80009ac:	76fb      	strb	r3, [r7, #27]
 80009ae:	7efb      	ldrb	r3, [r7, #27]
 80009b0:	2b05      	cmp	r3, #5
 80009b2:	d9cb      	bls.n	800094c <scorePosition+0x5c>
      }
    }

    for (uint8_t c = 0; c < 7; c++){
 80009b4:	2300      	movs	r3, #0
 80009b6:	763b      	strb	r3, [r7, #24]
 80009b8:	e031      	b.n	8000a1e <scorePosition+0x12e>
      for (uint8_t r = 0; r < 3; r++) {
 80009ba:	2300      	movs	r3, #0
 80009bc:	75fb      	strb	r3, [r7, #23]
 80009be:	e028      	b.n	8000a12 <scorePosition+0x122>
        for (uint8_t i = 0; i < 4; i++)
 80009c0:	2300      	movs	r3, #0
 80009c2:	75bb      	strb	r3, [r7, #22]
 80009c4:	e012      	b.n	80009ec <scorePosition+0xfc>
          w[i] = board[r + i][c];
 80009c6:	7dfa      	ldrb	r2, [r7, #23]
 80009c8:	7dbb      	ldrb	r3, [r7, #22]
 80009ca:	4413      	add	r3, r2
 80009cc:	461a      	mov	r2, r3
 80009ce:	4613      	mov	r3, r2
 80009d0:	00db      	lsls	r3, r3, #3
 80009d2:	1a9b      	subs	r3, r3, r2
 80009d4:	687a      	ldr	r2, [r7, #4]
 80009d6:	18d1      	adds	r1, r2, r3
 80009d8:	7e3a      	ldrb	r2, [r7, #24]
 80009da:	7dbb      	ldrb	r3, [r7, #22]
 80009dc:	5c8a      	ldrb	r2, [r1, r2]
 80009de:	3320      	adds	r3, #32
 80009e0:	443b      	add	r3, r7
 80009e2:	f803 2c14 	strb.w	r2, [r3, #-20]
        for (uint8_t i = 0; i < 4; i++)
 80009e6:	7dbb      	ldrb	r3, [r7, #22]
 80009e8:	3301      	adds	r3, #1
 80009ea:	75bb      	strb	r3, [r7, #22]
 80009ec:	7dbb      	ldrb	r3, [r7, #22]
 80009ee:	2b03      	cmp	r3, #3
 80009f0:	d9e9      	bls.n	80009c6 <scorePosition+0xd6>
        score += scoreWindow(w, player);
 80009f2:	78fa      	ldrb	r2, [r7, #3]
 80009f4:	f107 030c 	add.w	r3, r7, #12
 80009f8:	4611      	mov	r1, r2
 80009fa:	4618      	mov	r0, r3
 80009fc:	f7ff ff16 	bl	800082c <scoreWindow>
 8000a00:	4603      	mov	r3, r0
 8000a02:	b29a      	uxth	r2, r3
 8000a04:	8bfb      	ldrh	r3, [r7, #30]
 8000a06:	4413      	add	r3, r2
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	83fb      	strh	r3, [r7, #30]
      for (uint8_t r = 0; r < 3; r++) {
 8000a0c:	7dfb      	ldrb	r3, [r7, #23]
 8000a0e:	3301      	adds	r3, #1
 8000a10:	75fb      	strb	r3, [r7, #23]
 8000a12:	7dfb      	ldrb	r3, [r7, #23]
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d9d3      	bls.n	80009c0 <scorePosition+0xd0>
    for (uint8_t c = 0; c < 7; c++){
 8000a18:	7e3b      	ldrb	r3, [r7, #24]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	763b      	strb	r3, [r7, #24]
 8000a1e:	7e3b      	ldrb	r3, [r7, #24]
 8000a20:	2b06      	cmp	r3, #6
 8000a22:	d9ca      	bls.n	80009ba <scorePosition+0xca>
      }
    }

    for (uint8_t r = 0; r < 3; r++){
 8000a24:	2300      	movs	r3, #0
 8000a26:	757b      	strb	r3, [r7, #21]
 8000a28:	e033      	b.n	8000a92 <scorePosition+0x1a2>
      for (uint8_t c = 0; c < 4; c++) {
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	753b      	strb	r3, [r7, #20]
 8000a2e:	e02a      	b.n	8000a86 <scorePosition+0x196>
        for (uint8_t i = 0; i < 4; i++)
 8000a30:	2300      	movs	r3, #0
 8000a32:	74fb      	strb	r3, [r7, #19]
 8000a34:	e014      	b.n	8000a60 <scorePosition+0x170>
          w[i] = board[r + i][c + i];
 8000a36:	7d7a      	ldrb	r2, [r7, #21]
 8000a38:	7cfb      	ldrb	r3, [r7, #19]
 8000a3a:	4413      	add	r3, r2
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	4613      	mov	r3, r2
 8000a40:	00db      	lsls	r3, r3, #3
 8000a42:	1a9b      	subs	r3, r3, r2
 8000a44:	687a      	ldr	r2, [r7, #4]
 8000a46:	18d1      	adds	r1, r2, r3
 8000a48:	7d3a      	ldrb	r2, [r7, #20]
 8000a4a:	7cfb      	ldrb	r3, [r7, #19]
 8000a4c:	441a      	add	r2, r3
 8000a4e:	7cfb      	ldrb	r3, [r7, #19]
 8000a50:	5c8a      	ldrb	r2, [r1, r2]
 8000a52:	3320      	adds	r3, #32
 8000a54:	443b      	add	r3, r7
 8000a56:	f803 2c14 	strb.w	r2, [r3, #-20]
        for (uint8_t i = 0; i < 4; i++)
 8000a5a:	7cfb      	ldrb	r3, [r7, #19]
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	74fb      	strb	r3, [r7, #19]
 8000a60:	7cfb      	ldrb	r3, [r7, #19]
 8000a62:	2b03      	cmp	r3, #3
 8000a64:	d9e7      	bls.n	8000a36 <scorePosition+0x146>
        score += scoreWindow(w, player);
 8000a66:	78fa      	ldrb	r2, [r7, #3]
 8000a68:	f107 030c 	add.w	r3, r7, #12
 8000a6c:	4611      	mov	r1, r2
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fedc 	bl	800082c <scoreWindow>
 8000a74:	4603      	mov	r3, r0
 8000a76:	b29a      	uxth	r2, r3
 8000a78:	8bfb      	ldrh	r3, [r7, #30]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	83fb      	strh	r3, [r7, #30]
      for (uint8_t c = 0; c < 4; c++) {
 8000a80:	7d3b      	ldrb	r3, [r7, #20]
 8000a82:	3301      	adds	r3, #1
 8000a84:	753b      	strb	r3, [r7, #20]
 8000a86:	7d3b      	ldrb	r3, [r7, #20]
 8000a88:	2b03      	cmp	r3, #3
 8000a8a:	d9d1      	bls.n	8000a30 <scorePosition+0x140>
    for (uint8_t r = 0; r < 3; r++){
 8000a8c:	7d7b      	ldrb	r3, [r7, #21]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	757b      	strb	r3, [r7, #21]
 8000a92:	7d7b      	ldrb	r3, [r7, #21]
 8000a94:	2b02      	cmp	r3, #2
 8000a96:	d9c8      	bls.n	8000a2a <scorePosition+0x13a>
      }
    }

    for (uint8_t r = 3; r < 6; r++){
 8000a98:	2303      	movs	r3, #3
 8000a9a:	74bb      	strb	r3, [r7, #18]
 8000a9c:	e033      	b.n	8000b06 <scorePosition+0x216>
      for (uint8_t c = 0; c < 4; c++) {
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	747b      	strb	r3, [r7, #17]
 8000aa2:	e02a      	b.n	8000afa <scorePosition+0x20a>
        for (uint8_t i = 0; i < 4; i++)
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	743b      	strb	r3, [r7, #16]
 8000aa8:	e014      	b.n	8000ad4 <scorePosition+0x1e4>
          w[i] = board[r - i][c + i];
 8000aaa:	7cba      	ldrb	r2, [r7, #18]
 8000aac:	7c3b      	ldrb	r3, [r7, #16]
 8000aae:	1ad3      	subs	r3, r2, r3
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	4613      	mov	r3, r2
 8000ab4:	00db      	lsls	r3, r3, #3
 8000ab6:	1a9b      	subs	r3, r3, r2
 8000ab8:	687a      	ldr	r2, [r7, #4]
 8000aba:	18d1      	adds	r1, r2, r3
 8000abc:	7c7a      	ldrb	r2, [r7, #17]
 8000abe:	7c3b      	ldrb	r3, [r7, #16]
 8000ac0:	441a      	add	r2, r3
 8000ac2:	7c3b      	ldrb	r3, [r7, #16]
 8000ac4:	5c8a      	ldrb	r2, [r1, r2]
 8000ac6:	3320      	adds	r3, #32
 8000ac8:	443b      	add	r3, r7
 8000aca:	f803 2c14 	strb.w	r2, [r3, #-20]
        for (uint8_t i = 0; i < 4; i++)
 8000ace:	7c3b      	ldrb	r3, [r7, #16]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	743b      	strb	r3, [r7, #16]
 8000ad4:	7c3b      	ldrb	r3, [r7, #16]
 8000ad6:	2b03      	cmp	r3, #3
 8000ad8:	d9e7      	bls.n	8000aaa <scorePosition+0x1ba>
        score += scoreWindow(w, player);
 8000ada:	78fa      	ldrb	r2, [r7, #3]
 8000adc:	f107 030c 	add.w	r3, r7, #12
 8000ae0:	4611      	mov	r1, r2
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff fea2 	bl	800082c <scoreWindow>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	b29a      	uxth	r2, r3
 8000aec:	8bfb      	ldrh	r3, [r7, #30]
 8000aee:	4413      	add	r3, r2
 8000af0:	b29b      	uxth	r3, r3
 8000af2:	83fb      	strh	r3, [r7, #30]
      for (uint8_t c = 0; c < 4; c++) {
 8000af4:	7c7b      	ldrb	r3, [r7, #17]
 8000af6:	3301      	adds	r3, #1
 8000af8:	747b      	strb	r3, [r7, #17]
 8000afa:	7c7b      	ldrb	r3, [r7, #17]
 8000afc:	2b03      	cmp	r3, #3
 8000afe:	d9d1      	bls.n	8000aa4 <scorePosition+0x1b4>
    for (uint8_t r = 3; r < 6; r++){
 8000b00:	7cbb      	ldrb	r3, [r7, #18]
 8000b02:	3301      	adds	r3, #1
 8000b04:	74bb      	strb	r3, [r7, #18]
 8000b06:	7cbb      	ldrb	r3, [r7, #18]
 8000b08:	2b05      	cmp	r3, #5
 8000b0a:	d9c8      	bls.n	8000a9e <scorePosition+0x1ae>
      }
    }

    return score;
 8000b0c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3720      	adds	r7, #32
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <minimax>:

int16_t minimax(uint8_t board[6][7], uint8_t depth, int16_t alpha, int16_t beta, bool maxP) {
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08a      	sub	sp, #40	@ 0x28
 8000b1c:	af02      	add	r7, sp, #8
 8000b1e:	60f8      	str	r0, [r7, #12]
 8000b20:	4608      	mov	r0, r1
 8000b22:	4611      	mov	r1, r2
 8000b24:	461a      	mov	r2, r3
 8000b26:	4603      	mov	r3, r0
 8000b28:	72fb      	strb	r3, [r7, #11]
 8000b2a:	460b      	mov	r3, r1
 8000b2c:	813b      	strh	r3, [r7, #8]
 8000b2e:	4613      	mov	r3, r2
 8000b30:	80fb      	strh	r3, [r7, #6]
    uint8_t win;
    win = checkWin(board, AI_PLAYER);
 8000b32:	2102      	movs	r1, #2
 8000b34:	68f8      	ldr	r0, [r7, #12]
 8000b36:	f7ff fd52 	bl	80005de <checkWin>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	763b      	strb	r3, [r7, #24]
    if (win != 0) {
 8000b3e:	7e3b      	ldrb	r3, [r7, #24]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d007      	beq.n	8000b54 <minimax+0x3c>
        if (win == AI_PLAYER)
 8000b44:	7e3b      	ldrb	r3, [r7, #24]
 8000b46:	2b02      	cmp	r3, #2
 8000b48:	d102      	bne.n	8000b50 <minimax+0x38>
            return INT16_MAX;
 8000b4a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8000b4e:	e0ea      	b.n	8000d26 <minimax+0x20e>
        else
            return INT16_MIN;
 8000b50:	4b77      	ldr	r3, [pc, #476]	@ (8000d30 <minimax+0x218>)
 8000b52:	e0e8      	b.n	8000d26 <minimax+0x20e>
    }

    win = checkWin(board, HUMAN_PLAYER);
 8000b54:	2101      	movs	r1, #1
 8000b56:	68f8      	ldr	r0, [r7, #12]
 8000b58:	f7ff fd41 	bl	80005de <checkWin>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	763b      	strb	r3, [r7, #24]
    if (win != 0) {
 8000b60:	7e3b      	ldrb	r3, [r7, #24]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d007      	beq.n	8000b76 <minimax+0x5e>
        if (win == HUMAN_PLAYER)
 8000b66:	7e3b      	ldrb	r3, [r7, #24]
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d101      	bne.n	8000b70 <minimax+0x58>
            return INT16_MIN;
 8000b6c:	4b70      	ldr	r3, [pc, #448]	@ (8000d30 <minimax+0x218>)
 8000b6e:	e0da      	b.n	8000d26 <minimax+0x20e>
        else
            return INT16_MAX;
 8000b70:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8000b74:	e0d7      	b.n	8000d26 <minimax+0x20e>
    }

    if (isBoardFull(board) || depth == 0)
 8000b76:	68f8      	ldr	r0, [r7, #12]
 8000b78:	f7ff fd0a 	bl	8000590 <isBoardFull>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d102      	bne.n	8000b88 <minimax+0x70>
 8000b82:	7afb      	ldrb	r3, [r7, #11]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d105      	bne.n	8000b94 <minimax+0x7c>
    	return scorePosition(board, AI_PLAYER);
 8000b88:	2102      	movs	r1, #2
 8000b8a:	68f8      	ldr	r0, [r7, #12]
 8000b8c:	f7ff feb0 	bl	80008f0 <scorePosition>
 8000b90:	4603      	mov	r3, r0
 8000b92:	e0c8      	b.n	8000d26 <minimax+0x20e>

    if (maxP) {
 8000b94:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d062      	beq.n	8000c62 <minimax+0x14a>
        int16_t val = INT16_MIN;
 8000b9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ba0:	83fb      	strh	r3, [r7, #30]
        for (uint8_t c = 0; c < 7; c++) {
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	777b      	strb	r3, [r7, #29]
 8000ba6:	e054      	b.n	8000c52 <minimax+0x13a>
            int8_t r = getNextOpenRow(board, c);
 8000ba8:	7f7b      	ldrb	r3, [r7, #29]
 8000baa:	4619      	mov	r1, r3
 8000bac:	68f8      	ldr	r0, [r7, #12]
 8000bae:	f7ff fe13 	bl	80007d8 <getNextOpenRow>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	75bb      	strb	r3, [r7, #22]
            if (r < 0) continue;
 8000bb6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	db45      	blt.n	8000c4a <minimax+0x132>
            board[r][c] = AI_PLAYER;
 8000bbe:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8000bc2:	4613      	mov	r3, r2
 8000bc4:	00db      	lsls	r3, r3, #3
 8000bc6:	1a9b      	subs	r3, r3, r2
 8000bc8:	68fa      	ldr	r2, [r7, #12]
 8000bca:	441a      	add	r2, r3
 8000bcc:	7f7b      	ldrb	r3, [r7, #29]
 8000bce:	2102      	movs	r1, #2
 8000bd0:	54d1      	strb	r1, [r2, r3]
            val = MAX(val, minimax(board, depth - 1, alpha, beta, false));
 8000bd2:	7afb      	ldrb	r3, [r7, #11]
 8000bd4:	3b01      	subs	r3, #1
 8000bd6:	b2d9      	uxtb	r1, r3
 8000bd8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bdc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000be0:	2000      	movs	r0, #0
 8000be2:	9000      	str	r0, [sp, #0]
 8000be4:	68f8      	ldr	r0, [r7, #12]
 8000be6:	f7ff ff97 	bl	8000b18 <minimax>
 8000bea:	4603      	mov	r3, r0
 8000bec:	461a      	mov	r2, r3
 8000bee:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	dc0d      	bgt.n	8000c12 <minimax+0xfa>
 8000bf6:	7afb      	ldrb	r3, [r7, #11]
 8000bf8:	3b01      	subs	r3, #1
 8000bfa:	b2d9      	uxtb	r1, r3
 8000bfc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c00:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000c04:	2000      	movs	r0, #0
 8000c06:	9000      	str	r0, [sp, #0]
 8000c08:	68f8      	ldr	r0, [r7, #12]
 8000c0a:	f7ff ff85 	bl	8000b18 <minimax>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	e001      	b.n	8000c16 <minimax+0xfe>
 8000c12:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000c16:	83fb      	strh	r3, [r7, #30]
            board[r][c] = 0;
 8000c18:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8000c1c:	4613      	mov	r3, r2
 8000c1e:	00db      	lsls	r3, r3, #3
 8000c20:	1a9b      	subs	r3, r3, r2
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	441a      	add	r2, r3
 8000c26:	7f7b      	ldrb	r3, [r7, #29]
 8000c28:	2100      	movs	r1, #0
 8000c2a:	54d1      	strb	r1, [r2, r3]
            alpha = MAX(alpha, val);
 8000c2c:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8000c30:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000c34:	4293      	cmp	r3, r2
 8000c36:	bfb8      	it	lt
 8000c38:	4613      	movlt	r3, r2
 8000c3a:	813b      	strh	r3, [r7, #8]
            if (alpha >= beta) break;
 8000c3c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000c40:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	da08      	bge.n	8000c5a <minimax+0x142>
 8000c48:	e000      	b.n	8000c4c <minimax+0x134>
            if (r < 0) continue;
 8000c4a:	bf00      	nop
        for (uint8_t c = 0; c < 7; c++) {
 8000c4c:	7f7b      	ldrb	r3, [r7, #29]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	777b      	strb	r3, [r7, #29]
 8000c52:	7f7b      	ldrb	r3, [r7, #29]
 8000c54:	2b06      	cmp	r3, #6
 8000c56:	d9a7      	bls.n	8000ba8 <minimax+0x90>
 8000c58:	e000      	b.n	8000c5c <minimax+0x144>
            if (alpha >= beta) break;
 8000c5a:	bf00      	nop
        }
        return val;
 8000c5c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000c60:	e061      	b.n	8000d26 <minimax+0x20e>
    } else {
        int16_t val = INT16_MAX;
 8000c62:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8000c66:	837b      	strh	r3, [r7, #26]
        for (uint8_t c = 0; c < 7; c++) {
 8000c68:	2300      	movs	r3, #0
 8000c6a:	767b      	strb	r3, [r7, #25]
 8000c6c:	e054      	b.n	8000d18 <minimax+0x200>
            int8_t r = getNextOpenRow(board, c);
 8000c6e:	7e7b      	ldrb	r3, [r7, #25]
 8000c70:	4619      	mov	r1, r3
 8000c72:	68f8      	ldr	r0, [r7, #12]
 8000c74:	f7ff fdb0 	bl	80007d8 <getNextOpenRow>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	75fb      	strb	r3, [r7, #23]
            if (r < 0) continue;
 8000c7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	db45      	blt.n	8000d10 <minimax+0x1f8>
            board[r][c] = HUMAN_PLAYER;
 8000c84:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8000c88:	4613      	mov	r3, r2
 8000c8a:	00db      	lsls	r3, r3, #3
 8000c8c:	1a9b      	subs	r3, r3, r2
 8000c8e:	68fa      	ldr	r2, [r7, #12]
 8000c90:	441a      	add	r2, r3
 8000c92:	7e7b      	ldrb	r3, [r7, #25]
 8000c94:	2101      	movs	r1, #1
 8000c96:	54d1      	strb	r1, [r2, r3]
            val = MIN(val, minimax(board, depth - 1, alpha, beta, true));
 8000c98:	7afb      	ldrb	r3, [r7, #11]
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	b2d9      	uxtb	r1, r3
 8000c9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ca2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	9000      	str	r0, [sp, #0]
 8000caa:	68f8      	ldr	r0, [r7, #12]
 8000cac:	f7ff ff34 	bl	8000b18 <minimax>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	db0d      	blt.n	8000cd8 <minimax+0x1c0>
 8000cbc:	7afb      	ldrb	r3, [r7, #11]
 8000cbe:	3b01      	subs	r3, #1
 8000cc0:	b2d9      	uxtb	r1, r3
 8000cc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cc6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000cca:	2001      	movs	r0, #1
 8000ccc:	9000      	str	r0, [sp, #0]
 8000cce:	68f8      	ldr	r0, [r7, #12]
 8000cd0:	f7ff ff22 	bl	8000b18 <minimax>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	e001      	b.n	8000cdc <minimax+0x1c4>
 8000cd8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000cdc:	837b      	strh	r3, [r7, #26]
            board[r][c] = 0;
 8000cde:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8000ce2:	4613      	mov	r3, r2
 8000ce4:	00db      	lsls	r3, r3, #3
 8000ce6:	1a9b      	subs	r3, r3, r2
 8000ce8:	68fa      	ldr	r2, [r7, #12]
 8000cea:	441a      	add	r2, r3
 8000cec:	7e7b      	ldrb	r3, [r7, #25]
 8000cee:	2100      	movs	r1, #0
 8000cf0:	54d1      	strb	r1, [r2, r3]
            beta = MIN(beta, val);
 8000cf2:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8000cf6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	bfa8      	it	ge
 8000cfe:	4613      	movge	r3, r2
 8000d00:	80fb      	strh	r3, [r7, #6]
            if (alpha >= beta) break;
 8000d02:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000d06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d0a:	429a      	cmp	r2, r3
 8000d0c:	da08      	bge.n	8000d20 <minimax+0x208>
 8000d0e:	e000      	b.n	8000d12 <minimax+0x1fa>
            if (r < 0) continue;
 8000d10:	bf00      	nop
        for (uint8_t c = 0; c < 7; c++) {
 8000d12:	7e7b      	ldrb	r3, [r7, #25]
 8000d14:	3301      	adds	r3, #1
 8000d16:	767b      	strb	r3, [r7, #25]
 8000d18:	7e7b      	ldrb	r3, [r7, #25]
 8000d1a:	2b06      	cmp	r3, #6
 8000d1c:	d9a7      	bls.n	8000c6e <minimax+0x156>
 8000d1e:	e000      	b.n	8000d22 <minimax+0x20a>
            if (alpha >= beta) break;
 8000d20:	bf00      	nop
        }
        return val;
 8000d22:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
    }
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	3720      	adds	r7, #32
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	ffff8000 	.word	0xffff8000

08000d34 <getBestMove>:

uint8_t getBestMove(uint8_t board[6][7]) {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b086      	sub	sp, #24
 8000d38:	af02      	add	r7, sp, #8
 8000d3a:	6078      	str	r0, [r7, #4]
    int16_t bestScore = INT16_MIN;
 8000d3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d40:	81fb      	strh	r3, [r7, #14]
    uint8_t bestC = 0;
 8000d42:	2300      	movs	r3, #0
 8000d44:	737b      	strb	r3, [r7, #13]

    for (uint8_t c = 0; c < 7; c++) {
 8000d46:	2300      	movs	r3, #0
 8000d48:	733b      	strb	r3, [r7, #12]
 8000d4a:	e038      	b.n	8000dbe <getBestMove+0x8a>

        int8_t r = getNextOpenRow(board, c);
 8000d4c:	7b3b      	ldrb	r3, [r7, #12]
 8000d4e:	4619      	mov	r1, r3
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f7ff fd41 	bl	80007d8 <getNextOpenRow>
 8000d56:	4603      	mov	r3, r0
 8000d58:	72fb      	strb	r3, [r7, #11]
        if (r < 0) //COLUMN FULL CHECK
 8000d5a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	db29      	blt.n	8000db6 <getBestMove+0x82>
        	continue;

        board[r][c] = AI_PLAYER;
 8000d62:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8000d66:	4613      	mov	r3, r2
 8000d68:	00db      	lsls	r3, r3, #3
 8000d6a:	1a9b      	subs	r3, r3, r2
 8000d6c:	687a      	ldr	r2, [r7, #4]
 8000d6e:	441a      	add	r2, r3
 8000d70:	7b3b      	ldrb	r3, [r7, #12]
 8000d72:	2102      	movs	r1, #2
 8000d74:	54d1      	strb	r1, [r2, r3]
        int16_t score = minimax(board, MAX_DEPTH - 1, INT16_MIN, INT16_MAX, false);
 8000d76:	2300      	movs	r3, #0
 8000d78:	9300      	str	r3, [sp, #0]
 8000d7a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8000d7e:	4a14      	ldr	r2, [pc, #80]	@ (8000dd0 <getBestMove+0x9c>)
 8000d80:	2103      	movs	r1, #3
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f7ff fec8 	bl	8000b18 <minimax>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	813b      	strh	r3, [r7, #8]
        board[r][c] = 0;
 8000d8c:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8000d90:	4613      	mov	r3, r2
 8000d92:	00db      	lsls	r3, r3, #3
 8000d94:	1a9b      	subs	r3, r3, r2
 8000d96:	687a      	ldr	r2, [r7, #4]
 8000d98:	441a      	add	r2, r3
 8000d9a:	7b3b      	ldrb	r3, [r7, #12]
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	54d1      	strb	r1, [r2, r3]
        if (score > bestScore) {
 8000da0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000da4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	dd05      	ble.n	8000db8 <getBestMove+0x84>
            bestScore = score;
 8000dac:	893b      	ldrh	r3, [r7, #8]
 8000dae:	81fb      	strh	r3, [r7, #14]
            bestC = c;
 8000db0:	7b3b      	ldrb	r3, [r7, #12]
 8000db2:	737b      	strb	r3, [r7, #13]
 8000db4:	e000      	b.n	8000db8 <getBestMove+0x84>
        	continue;
 8000db6:	bf00      	nop
    for (uint8_t c = 0; c < 7; c++) {
 8000db8:	7b3b      	ldrb	r3, [r7, #12]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	733b      	strb	r3, [r7, #12]
 8000dbe:	7b3b      	ldrb	r3, [r7, #12]
 8000dc0:	2b06      	cmp	r3, #6
 8000dc2:	d9c3      	bls.n	8000d4c <getBestMove+0x18>
        }
    }
    return bestC;
 8000dc4:	7b7b      	ldrb	r3, [r7, #13]
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	3710      	adds	r7, #16
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	ffff8000 	.word	0xffff8000

08000dd4 <ApplicationInit>:
#if COMPILE_TOUCH_FUNCTIONS == 1
static STMPE811_TouchData StaticTouchData;
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 8000dd8:	f002 fd66 	bl	80038a8 <initialise_monitor_handles>
    LTCD__Init();
 8000ddc:	f000 f91a 	bl	8001014 <LTCD__Init>
    LTCD_Layer_Init(0);
 8000de0:	2000      	movs	r0, #0
 8000de2:	f000 f8d7 	bl	8000f94 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 8000de6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000dea:	2000      	movs	r0, #0
 8000dec:	f000 fa08 	bl	8001200 <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 8000df0:	f000 fd90 	bl	8001914 <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 8000df4:	4b02      	ldr	r3, [pc, #8]	@ (8000e00 <ApplicationInit+0x2c>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	719a      	strb	r2, [r3, #6]

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000094 	.word	0x20000094

08000e04 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b08c      	sub	sp, #48	@ 0x30
 8000e08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	61bb      	str	r3, [r7, #24]
 8000e0e:	4b5a      	ldr	r3, [pc, #360]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e12:	4a59      	ldr	r2, [pc, #356]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e14:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e1a:	4b57      	ldr	r3, [pc, #348]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e1e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e22:	61bb      	str	r3, [r7, #24]
 8000e24:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	617b      	str	r3, [r7, #20]
 8000e2a:	4b53      	ldr	r3, [pc, #332]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	4a52      	ldr	r2, [pc, #328]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e30:	f043 0301 	orr.w	r3, r3, #1
 8000e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e36:	4b50      	ldr	r3, [pc, #320]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	f003 0301 	and.w	r3, r3, #1
 8000e3e:	617b      	str	r3, [r7, #20]
 8000e40:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	613b      	str	r3, [r7, #16]
 8000e46:	4b4c      	ldr	r3, [pc, #304]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	4a4b      	ldr	r2, [pc, #300]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e4c:	f043 0302 	orr.w	r3, r3, #2
 8000e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e52:	4b49      	ldr	r3, [pc, #292]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e56:	f003 0302 	and.w	r3, r3, #2
 8000e5a:	613b      	str	r3, [r7, #16]
 8000e5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60fb      	str	r3, [r7, #12]
 8000e62:	4b45      	ldr	r3, [pc, #276]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	4a44      	ldr	r2, [pc, #272]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e68:	f043 0304 	orr.w	r3, r3, #4
 8000e6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e6e:	4b42      	ldr	r3, [pc, #264]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	f003 0304 	and.w	r3, r3, #4
 8000e76:	60fb      	str	r3, [r7, #12]
 8000e78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60bb      	str	r3, [r7, #8]
 8000e7e:	4b3e      	ldr	r3, [pc, #248]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e82:	4a3d      	ldr	r2, [pc, #244]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e84:	f043 0308 	orr.w	r3, r3, #8
 8000e88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8a:	4b3b      	ldr	r3, [pc, #236]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8e:	f003 0308 	and.w	r3, r3, #8
 8000e92:	60bb      	str	r3, [r7, #8]
 8000e94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e96:	2300      	movs	r3, #0
 8000e98:	607b      	str	r3, [r7, #4]
 8000e9a:	4b37      	ldr	r3, [pc, #220]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9e:	4a36      	ldr	r2, [pc, #216]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000ea0:	f043 0320 	orr.w	r3, r3, #32
 8000ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ea6:	4b34      	ldr	r3, [pc, #208]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eaa:	f003 0320 	and.w	r3, r3, #32
 8000eae:	607b      	str	r3, [r7, #4]
 8000eb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	603b      	str	r3, [r7, #0]
 8000eb6:	4b30      	ldr	r3, [pc, #192]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eba:	4a2f      	ldr	r2, [pc, #188]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000ebc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ec0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec2:	4b2d      	ldr	r3, [pc, #180]	@ (8000f78 <LCD_GPIO_Init+0x174>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000eca:	603b      	str	r3, [r7, #0]
 8000ecc:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8000ece:	f641 0358 	movw	r3, #6232	@ 0x1858
 8000ed2:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000edc:	2302      	movs	r3, #2
 8000ede:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000ee0:	230e      	movs	r3, #14
 8000ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000ee4:	f107 031c 	add.w	r3, r7, #28
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4824      	ldr	r0, [pc, #144]	@ (8000f7c <LCD_GPIO_Init+0x178>)
 8000eec:	f002 fefe 	bl	8003cec <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000ef0:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000ef4:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000ef6:	f107 031c 	add.w	r3, r7, #28
 8000efa:	4619      	mov	r1, r3
 8000efc:	4820      	ldr	r0, [pc, #128]	@ (8000f80 <LCD_GPIO_Init+0x17c>)
 8000efe:	f002 fef5 	bl	8003cec <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8000f02:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8000f06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000f08:	f107 031c 	add.w	r3, r7, #28
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	481d      	ldr	r0, [pc, #116]	@ (8000f84 <LCD_GPIO_Init+0x180>)
 8000f10:	f002 feec 	bl	8003cec <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000f14:	2348      	movs	r3, #72	@ 0x48
 8000f16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000f18:	f107 031c 	add.w	r3, r7, #28
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	481a      	ldr	r0, [pc, #104]	@ (8000f88 <LCD_GPIO_Init+0x184>)
 8000f20:	f002 fee4 	bl	8003cec <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000f24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000f2a:	f107 031c 	add.w	r3, r7, #28
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4816      	ldr	r0, [pc, #88]	@ (8000f8c <LCD_GPIO_Init+0x188>)
 8000f32:	f002 fedb 	bl	8003cec <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8000f36:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8000f3a:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000f3c:	f107 031c 	add.w	r3, r7, #28
 8000f40:	4619      	mov	r1, r3
 8000f42:	4813      	ldr	r0, [pc, #76]	@ (8000f90 <LCD_GPIO_Init+0x18c>)
 8000f44:	f002 fed2 	bl	8003cec <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8000f4c:	2309      	movs	r3, #9
 8000f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000f50:	f107 031c 	add.w	r3, r7, #28
 8000f54:	4619      	mov	r1, r3
 8000f56:	480a      	ldr	r0, [pc, #40]	@ (8000f80 <LCD_GPIO_Init+0x17c>)
 8000f58:	f002 fec8 	bl	8003cec <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8000f5c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000f62:	f107 031c 	add.w	r3, r7, #28
 8000f66:	4619      	mov	r1, r3
 8000f68:	4809      	ldr	r0, [pc, #36]	@ (8000f90 <LCD_GPIO_Init+0x18c>)
 8000f6a:	f002 febf 	bl	8003cec <HAL_GPIO_Init>
}
 8000f6e:	bf00      	nop
 8000f70:	3730      	adds	r7, #48	@ 0x30
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40023800 	.word	0x40023800
 8000f7c:	40020000 	.word	0x40020000
 8000f80:	40020400 	.word	0x40020400
 8000f84:	40020800 	.word	0x40020800
 8000f88:	40020c00 	.word	0x40020c00
 8000f8c:	40021400 	.word	0x40021400
 8000f90:	40021800 	.word	0x40021800

08000f94 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b090      	sub	sp, #64	@ 0x40
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 8000fa2:	23f0      	movs	r3, #240	@ 0xf0
 8000fa4:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000faa:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000fae:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000fb4:	23ff      	movs	r3, #255	@ 0xff
 8000fb6:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000fbc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000fc2:	2305      	movs	r3, #5
 8000fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d101      	bne.n	8000fd0 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800100c <LTCD_Layer_Init+0x78>)
 8000fce:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000fd0:	23f0      	movs	r3, #240	@ 0xf0
 8000fd2:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000fd4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000fd8:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000fec:	79fa      	ldrb	r2, [r7, #7]
 8000fee:	f107 030c 	add.w	r3, r7, #12
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4806      	ldr	r0, [pc, #24]	@ (8001010 <LTCD_Layer_Init+0x7c>)
 8000ff6:	f004 fad3 	bl	80055a0 <HAL_LTDC_ConfigLayer>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8001000:	f000 fc82 	bl	8001908 <LCD_Error_Handler>
	}
}
 8001004:	bf00      	nop
 8001006:	3740      	adds	r7, #64	@ 0x40
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000178 	.word	0x20000178
 8001010:	2000009c 	.word	0x2000009c

08001014 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 8001018:	4b2a      	ldr	r3, [pc, #168]	@ (80010c4 <LTCD__Init+0xb0>)
 800101a:	4a2b      	ldr	r2, [pc, #172]	@ (80010c8 <LTCD__Init+0xb4>)
 800101c:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 800101e:	4b29      	ldr	r3, [pc, #164]	@ (80010c4 <LTCD__Init+0xb0>)
 8001020:	2209      	movs	r2, #9
 8001022:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8001024:	4b27      	ldr	r3, [pc, #156]	@ (80010c4 <LTCD__Init+0xb0>)
 8001026:	2201      	movs	r2, #1
 8001028:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 800102a:	4b26      	ldr	r3, [pc, #152]	@ (80010c4 <LTCD__Init+0xb0>)
 800102c:	221d      	movs	r2, #29
 800102e:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8001030:	4b24      	ldr	r3, [pc, #144]	@ (80010c4 <LTCD__Init+0xb0>)
 8001032:	2203      	movs	r2, #3
 8001034:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 8001036:	4b23      	ldr	r3, [pc, #140]	@ (80010c4 <LTCD__Init+0xb0>)
 8001038:	f240 120d 	movw	r2, #269	@ 0x10d
 800103c:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 800103e:	4b21      	ldr	r3, [pc, #132]	@ (80010c4 <LTCD__Init+0xb0>)
 8001040:	f240 1243 	movw	r2, #323	@ 0x143
 8001044:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8001046:	4b1f      	ldr	r3, [pc, #124]	@ (80010c4 <LTCD__Init+0xb0>)
 8001048:	f240 1217 	movw	r2, #279	@ 0x117
 800104c:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 800104e:	4b1d      	ldr	r3, [pc, #116]	@ (80010c4 <LTCD__Init+0xb0>)
 8001050:	f240 1247 	movw	r2, #327	@ 0x147
 8001054:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8001056:	4b1b      	ldr	r3, [pc, #108]	@ (80010c4 <LTCD__Init+0xb0>)
 8001058:	2200      	movs	r2, #0
 800105a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 800105e:	4b19      	ldr	r3, [pc, #100]	@ (80010c4 <LTCD__Init+0xb0>)
 8001060:	2200      	movs	r2, #0
 8001062:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8001066:	4b17      	ldr	r3, [pc, #92]	@ (80010c4 <LTCD__Init+0xb0>)
 8001068:	2200      	movs	r2, #0
 800106a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800106e:	4b17      	ldr	r3, [pc, #92]	@ (80010cc <LTCD__Init+0xb8>)
 8001070:	2208      	movs	r2, #8
 8001072:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001074:	4b15      	ldr	r3, [pc, #84]	@ (80010cc <LTCD__Init+0xb8>)
 8001076:	22c0      	movs	r2, #192	@ 0xc0
 8001078:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800107a:	4b14      	ldr	r3, [pc, #80]	@ (80010cc <LTCD__Init+0xb8>)
 800107c:	2204      	movs	r2, #4
 800107e:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001080:	4b12      	ldr	r3, [pc, #72]	@ (80010cc <LTCD__Init+0xb8>)
 8001082:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001086:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001088:	4810      	ldr	r0, [pc, #64]	@ (80010cc <LTCD__Init+0xb8>)
 800108a:	f005 f8e3 	bl	8006254 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800108e:	4b0d      	ldr	r3, [pc, #52]	@ (80010c4 <LTCD__Init+0xb0>)
 8001090:	2200      	movs	r2, #0
 8001092:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001094:	4b0b      	ldr	r3, [pc, #44]	@ (80010c4 <LTCD__Init+0xb0>)
 8001096:	2200      	movs	r2, #0
 8001098:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800109a:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <LTCD__Init+0xb0>)
 800109c:	2200      	movs	r2, #0
 800109e:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80010a0:	4b08      	ldr	r3, [pc, #32]	@ (80010c4 <LTCD__Init+0xb0>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 80010a6:	f7ff fead 	bl	8000e04 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80010aa:	4806      	ldr	r0, [pc, #24]	@ (80010c4 <LTCD__Init+0xb0>)
 80010ac:	f004 f9a8 	bl	8005400 <HAL_LTDC_Init>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 80010b6:	f000 fc27 	bl	8001908 <LCD_Error_Handler>
	 }

	ili9341_Init();
 80010ba:	f000 fd52 	bl	8001b62 <ili9341_Init>
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	2000009c 	.word	0x2000009c
 80010c8:	40016800 	.word	0x40016800
 80010cc:	20000144 	.word	0x20000144

080010d0 <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	80fb      	strh	r3, [r7, #6]
 80010da:	460b      	mov	r3, r1
 80010dc:	80bb      	strh	r3, [r7, #4]
 80010de:	4613      	mov	r3, r2
 80010e0:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 80010e2:	88ba      	ldrh	r2, [r7, #4]
 80010e4:	4613      	mov	r3, r2
 80010e6:	011b      	lsls	r3, r3, #4
 80010e8:	1a9b      	subs	r3, r3, r2
 80010ea:	011b      	lsls	r3, r3, #4
 80010ec:	461a      	mov	r2, r3
 80010ee:	88fb      	ldrh	r3, [r7, #6]
 80010f0:	4413      	add	r3, r2
 80010f2:	4905      	ldr	r1, [pc, #20]	@ (8001108 <LCD_Draw_Pixel+0x38>)
 80010f4:	887a      	ldrh	r2, [r7, #2]
 80010f6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	20000178 	.word	0x20000178

0800110c <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 800110c:	b590      	push	{r4, r7, lr}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	4604      	mov	r4, r0
 8001114:	4608      	mov	r0, r1
 8001116:	4611      	mov	r1, r2
 8001118:	461a      	mov	r2, r3
 800111a:	4623      	mov	r3, r4
 800111c:	80fb      	strh	r3, [r7, #6]
 800111e:	4603      	mov	r3, r0
 8001120:	80bb      	strh	r3, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	807b      	strh	r3, [r7, #2]
 8001126:	4613      	mov	r3, r2
 8001128:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 800112a:	887b      	ldrh	r3, [r7, #2]
 800112c:	425b      	negs	r3, r3
 800112e:	b29b      	uxth	r3, r3
 8001130:	81fb      	strh	r3, [r7, #14]
 8001132:	e034      	b.n	800119e <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 8001134:	887b      	ldrh	r3, [r7, #2]
 8001136:	425b      	negs	r3, r3
 8001138:	b29b      	uxth	r3, r3
 800113a:	81bb      	strh	r3, [r7, #12]
 800113c:	e024      	b.n	8001188 <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 800113e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001142:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001146:	fb03 f202 	mul.w	r2, r3, r2
 800114a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800114e:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8001152:	fb01 f303 	mul.w	r3, r1, r3
 8001156:	441a      	add	r2, r3
 8001158:	887b      	ldrh	r3, [r7, #2]
 800115a:	8879      	ldrh	r1, [r7, #2]
 800115c:	fb01 f303 	mul.w	r3, r1, r3
 8001160:	429a      	cmp	r2, r3
 8001162:	dc0b      	bgt.n	800117c <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8001164:	89ba      	ldrh	r2, [r7, #12]
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	4413      	add	r3, r2
 800116a:	b298      	uxth	r0, r3
 800116c:	89fa      	ldrh	r2, [r7, #14]
 800116e:	88bb      	ldrh	r3, [r7, #4]
 8001170:	4413      	add	r3, r2
 8001172:	b29b      	uxth	r3, r3
 8001174:	883a      	ldrh	r2, [r7, #0]
 8001176:	4619      	mov	r1, r3
 8001178:	f7ff ffaa 	bl	80010d0 <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 800117c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001180:	b29b      	uxth	r3, r3
 8001182:	3301      	adds	r3, #1
 8001184:	b29b      	uxth	r3, r3
 8001186:	81bb      	strh	r3, [r7, #12]
 8001188:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800118c:	887b      	ldrh	r3, [r7, #2]
 800118e:	429a      	cmp	r2, r3
 8001190:	ddd5      	ble.n	800113e <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 8001192:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001196:	b29b      	uxth	r3, r3
 8001198:	3301      	adds	r3, #1
 800119a:	b29b      	uxth	r3, r3
 800119c:	81fb      	strh	r3, [r7, #14]
 800119e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80011a2:	887b      	ldrh	r3, [r7, #2]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	ddc5      	ble.n	8001134 <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 80011a8:	bf00      	nop
 80011aa:	bf00      	nop
 80011ac:	3714      	adds	r7, #20
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd90      	pop	{r4, r7, pc}

080011b2 <LCD_Draw_Vertical_Line>:

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 80011b2:	b590      	push	{r4, r7, lr}
 80011b4:	b085      	sub	sp, #20
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	4604      	mov	r4, r0
 80011ba:	4608      	mov	r0, r1
 80011bc:	4611      	mov	r1, r2
 80011be:	461a      	mov	r2, r3
 80011c0:	4623      	mov	r3, r4
 80011c2:	80fb      	strh	r3, [r7, #6]
 80011c4:	4603      	mov	r3, r0
 80011c6:	80bb      	strh	r3, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	807b      	strh	r3, [r7, #2]
 80011cc:	4613      	mov	r3, r2
 80011ce:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 80011d0:	2300      	movs	r3, #0
 80011d2:	81fb      	strh	r3, [r7, #14]
 80011d4:	e00b      	b.n	80011ee <LCD_Draw_Vertical_Line+0x3c>
  {
	  LCD_Draw_Pixel(x, i+y, color);
 80011d6:	89fa      	ldrh	r2, [r7, #14]
 80011d8:	88bb      	ldrh	r3, [r7, #4]
 80011da:	4413      	add	r3, r2
 80011dc:	b299      	uxth	r1, r3
 80011de:	883a      	ldrh	r2, [r7, #0]
 80011e0:	88fb      	ldrh	r3, [r7, #6]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff ff74 	bl	80010d0 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 80011e8:	89fb      	ldrh	r3, [r7, #14]
 80011ea:	3301      	adds	r3, #1
 80011ec:	81fb      	strh	r3, [r7, #14]
 80011ee:	89fa      	ldrh	r2, [r7, #14]
 80011f0:	887b      	ldrh	r3, [r7, #2]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d3ef      	bcc.n	80011d6 <LCD_Draw_Vertical_Line+0x24>
  }
}
 80011f6:	bf00      	nop
 80011f8:	bf00      	nop
 80011fa:	3714      	adds	r7, #20
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd90      	pop	{r4, r7, pc}

08001200 <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	460a      	mov	r2, r1
 800120a:	71fb      	strb	r3, [r7, #7]
 800120c:	4613      	mov	r3, r2
 800120e:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d10e      	bne.n	8001234 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8001216:	2300      	movs	r3, #0
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	e007      	b.n	800122c <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 800121c:	4908      	ldr	r1, [pc, #32]	@ (8001240 <LCD_Clear+0x40>)
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	88ba      	ldrh	r2, [r7, #4]
 8001222:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	3301      	adds	r3, #1
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8001232:	d3f3      	bcc.n	800121c <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8001234:	bf00      	nop
 8001236:	3714      	adds	r7, #20
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr
 8001240:	20000178 	.word	0x20000178

08001244 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 800124e:	4a04      	ldr	r2, [pc, #16]	@ (8001260 <LCD_SetTextColor+0x1c>)
 8001250:	88fb      	ldrh	r3, [r7, #6]
 8001252:	8013      	strh	r3, [r2, #0]
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	20000000 	.word	0x20000000

08001264 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 800126c:	4a04      	ldr	r2, [pc, #16]	@ (8001280 <LCD_SetFont+0x1c>)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6013      	str	r3, [r2, #0]
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	20000174 	.word	0x20000174

08001284 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	603a      	str	r2, [r7, #0]
 800128e:	80fb      	strh	r3, [r7, #6]
 8001290:	460b      	mov	r3, r1
 8001292:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8001294:	2300      	movs	r3, #0
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	2300      	movs	r3, #0
 800129a:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 800129c:	2300      	movs	r3, #0
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	e04c      	b.n	800133c <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 80012a2:	2300      	movs	r3, #0
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	e03f      	b.n	8001328 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	683a      	ldr	r2, [r7, #0]
 80012ae:	4413      	add	r3, r2
 80012b0:	881b      	ldrh	r3, [r3, #0]
 80012b2:	4619      	mov	r1, r3
 80012b4:	4b27      	ldr	r3, [pc, #156]	@ (8001354 <LCD_Draw_Char+0xd0>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	889b      	ldrh	r3, [r3, #4]
 80012ba:	4a27      	ldr	r2, [pc, #156]	@ (8001358 <LCD_Draw_Char+0xd4>)
 80012bc:	fba2 2303 	umull	r2, r3, r2, r3
 80012c0:	08db      	lsrs	r3, r3, #3
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	00db      	lsls	r3, r3, #3
 80012c6:	2280      	movs	r2, #128	@ 0x80
 80012c8:	409a      	lsls	r2, r3
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	fa42 f303 	asr.w	r3, r2, r3
 80012d0:	400b      	ands	r3, r1
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d104      	bne.n	80012e0 <LCD_Draw_Char+0x5c>
 80012d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001354 <LCD_Draw_Char+0xd0>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	889b      	ldrh	r3, [r3, #4]
 80012dc:	2b0c      	cmp	r3, #12
 80012de:	d920      	bls.n	8001322 <LCD_Draw_Char+0x9e>
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	683a      	ldr	r2, [r7, #0]
 80012e6:	4413      	add	r3, r2
 80012e8:	881b      	ldrh	r3, [r3, #0]
 80012ea:	461a      	mov	r2, r3
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	fa42 f303 	asr.w	r3, r2, r3
 80012f2:	f003 0301 	and.w	r3, r3, #1
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d104      	bne.n	8001304 <LCD_Draw_Char+0x80>
 80012fa:	4b16      	ldr	r3, [pc, #88]	@ (8001354 <LCD_Draw_Char+0xd0>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	889b      	ldrh	r3, [r3, #4]
 8001300:	2b0c      	cmp	r3, #12
 8001302:	d80e      	bhi.n	8001322 <LCD_Draw_Char+0x9e>
      {
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	b29a      	uxth	r2, r3
 8001308:	88fb      	ldrh	r3, [r7, #6]
 800130a:	4413      	add	r3, r2
 800130c:	b298      	uxth	r0, r3
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	b29a      	uxth	r2, r3
 8001312:	88bb      	ldrh	r3, [r7, #4]
 8001314:	4413      	add	r3, r2
 8001316:	b29b      	uxth	r3, r3
 8001318:	4a10      	ldr	r2, [pc, #64]	@ (800135c <LCD_Draw_Char+0xd8>)
 800131a:	8812      	ldrh	r2, [r2, #0]
 800131c:	4619      	mov	r1, r3
 800131e:	f7ff fed7 	bl	80010d0 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	3301      	adds	r3, #1
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	4b0a      	ldr	r3, [pc, #40]	@ (8001354 <LCD_Draw_Char+0xd0>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	889b      	ldrh	r3, [r3, #4]
 800132e:	461a      	mov	r2, r3
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	4293      	cmp	r3, r2
 8001334:	d3b8      	bcc.n	80012a8 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	3301      	adds	r3, #1
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	4b05      	ldr	r3, [pc, #20]	@ (8001354 <LCD_Draw_Char+0xd0>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	88db      	ldrh	r3, [r3, #6]
 8001342:	461a      	mov	r2, r3
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	4293      	cmp	r3, r2
 8001348:	d3ab      	bcc.n	80012a2 <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 800134a:	bf00      	nop
 800134c:	bf00      	nop
 800134e:	3710      	adds	r7, #16
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	20000174 	.word	0x20000174
 8001358:	aaaaaaab 	.word	0xaaaaaaab
 800135c:	20000000 	.word	0x20000000

08001360 <LCD_DisplayChar>:

void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	80fb      	strh	r3, [r7, #6]
 800136a:	460b      	mov	r3, r1
 800136c:	80bb      	strh	r3, [r7, #4]
 800136e:	4613      	mov	r3, r2
 8001370:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8001372:	78fb      	ldrb	r3, [r7, #3]
 8001374:	3b20      	subs	r3, #32
 8001376:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8001378:	4b09      	ldr	r3, [pc, #36]	@ (80013a0 <LCD_DisplayChar+0x40>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	78fb      	ldrb	r3, [r7, #3]
 8001380:	4907      	ldr	r1, [pc, #28]	@ (80013a0 <LCD_DisplayChar+0x40>)
 8001382:	6809      	ldr	r1, [r1, #0]
 8001384:	88c9      	ldrh	r1, [r1, #6]
 8001386:	fb01 f303 	mul.w	r3, r1, r3
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	441a      	add	r2, r3
 800138e:	88b9      	ldrh	r1, [r7, #4]
 8001390:	88fb      	ldrh	r3, [r7, #6]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff ff76 	bl	8001284 <LCD_Draw_Char>
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000174 	.word	0x20000174

080013a4 <LCD_DrawMenuScreen>:

void LCD_DrawMenuScreen(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
    LCD_Clear(0, COLOR_BG);
 80013a8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80013ac:	2000      	movs	r0, #0
 80013ae:	f7ff ff27 	bl	8001200 <LCD_Clear>

    LCD_SetTextColor(LCD_COLOR_BLACK);
 80013b2:	2000      	movs	r0, #0
 80013b4:	f7ff ff46 	bl	8001244 <LCD_SetTextColor>
    LCD_SetFont(&Font16x24);
 80013b8:	482d      	ldr	r0, [pc, #180]	@ (8001470 <LCD_DrawMenuScreen+0xcc>)
 80013ba:	f7ff ff53 	bl	8001264 <LCD_SetFont>
    LCD_DisplayChar(50, 40, '1');
 80013be:	2231      	movs	r2, #49	@ 0x31
 80013c0:	2128      	movs	r1, #40	@ 0x28
 80013c2:	2032      	movs	r0, #50	@ 0x32
 80013c4:	f7ff ffcc 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(50, 60, '-');
 80013c8:	222d      	movs	r2, #45	@ 0x2d
 80013ca:	213c      	movs	r1, #60	@ 0x3c
 80013cc:	2032      	movs	r0, #50	@ 0x32
 80013ce:	f7ff ffc7 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(50, 80, 'P');
 80013d2:	2250      	movs	r2, #80	@ 0x50
 80013d4:	2150      	movs	r1, #80	@ 0x50
 80013d6:	2032      	movs	r0, #50	@ 0x32
 80013d8:	f7ff ffc2 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(50, 100, 'L');
 80013dc:	224c      	movs	r2, #76	@ 0x4c
 80013de:	2164      	movs	r1, #100	@ 0x64
 80013e0:	2032      	movs	r0, #50	@ 0x32
 80013e2:	f7ff ffbd 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(50, 120, 'A');
 80013e6:	2241      	movs	r2, #65	@ 0x41
 80013e8:	2178      	movs	r1, #120	@ 0x78
 80013ea:	2032      	movs	r0, #50	@ 0x32
 80013ec:	f7ff ffb8 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(50, 140, 'Y');
 80013f0:	2259      	movs	r2, #89	@ 0x59
 80013f2:	218c      	movs	r1, #140	@ 0x8c
 80013f4:	2032      	movs	r0, #50	@ 0x32
 80013f6:	f7ff ffb3 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(50, 160, 'E');
 80013fa:	2245      	movs	r2, #69	@ 0x45
 80013fc:	21a0      	movs	r1, #160	@ 0xa0
 80013fe:	2032      	movs	r0, #50	@ 0x32
 8001400:	f7ff ffae 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(50, 180, 'R');
 8001404:	2252      	movs	r2, #82	@ 0x52
 8001406:	21b4      	movs	r1, #180	@ 0xb4
 8001408:	2032      	movs	r0, #50	@ 0x32
 800140a:	f7ff ffa9 	bl	8001360 <LCD_DisplayChar>

    LCD_DisplayChar(170, 40, '2');
 800140e:	2232      	movs	r2, #50	@ 0x32
 8001410:	2128      	movs	r1, #40	@ 0x28
 8001412:	20aa      	movs	r0, #170	@ 0xaa
 8001414:	f7ff ffa4 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(170, 60, '-');
 8001418:	222d      	movs	r2, #45	@ 0x2d
 800141a:	213c      	movs	r1, #60	@ 0x3c
 800141c:	20aa      	movs	r0, #170	@ 0xaa
 800141e:	f7ff ff9f 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(170, 80, 'P');
 8001422:	2250      	movs	r2, #80	@ 0x50
 8001424:	2150      	movs	r1, #80	@ 0x50
 8001426:	20aa      	movs	r0, #170	@ 0xaa
 8001428:	f7ff ff9a 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(170, 100, 'L');
 800142c:	224c      	movs	r2, #76	@ 0x4c
 800142e:	2164      	movs	r1, #100	@ 0x64
 8001430:	20aa      	movs	r0, #170	@ 0xaa
 8001432:	f7ff ff95 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(170, 120, 'A');
 8001436:	2241      	movs	r2, #65	@ 0x41
 8001438:	2178      	movs	r1, #120	@ 0x78
 800143a:	20aa      	movs	r0, #170	@ 0xaa
 800143c:	f7ff ff90 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(170, 140, 'Y');
 8001440:	2259      	movs	r2, #89	@ 0x59
 8001442:	218c      	movs	r1, #140	@ 0x8c
 8001444:	20aa      	movs	r0, #170	@ 0xaa
 8001446:	f7ff ff8b 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(170, 160, 'E');
 800144a:	2245      	movs	r2, #69	@ 0x45
 800144c:	21a0      	movs	r1, #160	@ 0xa0
 800144e:	20aa      	movs	r0, #170	@ 0xaa
 8001450:	f7ff ff86 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(170, 180, 'R');
 8001454:	2252      	movs	r2, #82	@ 0x52
 8001456:	21b4      	movs	r1, #180	@ 0xb4
 8001458:	20aa      	movs	r0, #170	@ 0xaa
 800145a:	f7ff ff81 	bl	8001360 <LCD_DisplayChar>

    LCD_Draw_Vertical_Line(120, 40, 240, LCD_COLOR_BLACK);
 800145e:	2300      	movs	r3, #0
 8001460:	22f0      	movs	r2, #240	@ 0xf0
 8001462:	2128      	movs	r1, #40	@ 0x28
 8001464:	2078      	movs	r0, #120	@ 0x78
 8001466:	f7ff fea4 	bl	80011b2 <LCD_Draw_Vertical_Line>
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20000004 	.word	0x20000004

08001474 <LCD_DrawGameBoard>:

void LCD_DrawGameBoard(uint8_t board[6][7]) {
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
    LCD_Clear(0, COLOR_BG);
 800147c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001480:	2000      	movs	r0, #0
 8001482:	f7ff febd 	bl	8001200 <LCD_Clear>

    for (uint8_t row = 0; row < BOARD_ROWS; row++) {
 8001486:	2300      	movs	r3, #0
 8001488:	73fb      	strb	r3, [r7, #15]
 800148a:	e041      	b.n	8001510 <LCD_DrawGameBoard+0x9c>
        for (uint8_t col = 0; col < BOARD_COLS; col++) {
 800148c:	2300      	movs	r3, #0
 800148e:	73bb      	strb	r3, [r7, #14]
 8001490:	e038      	b.n	8001504 <LCD_DrawGameBoard+0x90>
            uint16_t x = BOARD_X_START + col * (2 * CELL_RADIUS + CELL_SPACING);
 8001492:	7bbb      	ldrb	r3, [r7, #14]
 8001494:	b29b      	uxth	r3, r3
 8001496:	015b      	lsls	r3, r3, #5
 8001498:	b29b      	uxth	r3, r3
 800149a:	3314      	adds	r3, #20
 800149c:	817b      	strh	r3, [r7, #10]
            uint16_t y = BOARD_Y_START + row * (2 * CELL_RADIUS + CELL_SPACING);
 800149e:	7bfb      	ldrb	r3, [r7, #15]
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	015b      	lsls	r3, r3, #5
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	333c      	adds	r3, #60	@ 0x3c
 80014a8:	813b      	strh	r3, [r7, #8]
            uint16_t color = COLOR_BG;
 80014aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014ae:	81bb      	strh	r3, [r7, #12]

            if (board[row][col] == 1) color = COLOR_PLAYER1;
 80014b0:	7bfa      	ldrb	r2, [r7, #15]
 80014b2:	4613      	mov	r3, r2
 80014b4:	00db      	lsls	r3, r3, #3
 80014b6:	1a9b      	subs	r3, r3, r2
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	441a      	add	r2, r3
 80014bc:	7bbb      	ldrb	r3, [r7, #14]
 80014be:	5cd3      	ldrb	r3, [r2, r3]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d103      	bne.n	80014cc <LCD_DrawGameBoard+0x58>
 80014c4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80014c8:	81bb      	strh	r3, [r7, #12]
 80014ca:	e00c      	b.n	80014e6 <LCD_DrawGameBoard+0x72>
            else if (board[row][col] == 2) color = COLOR_PLAYER2;
 80014cc:	7bfa      	ldrb	r2, [r7, #15]
 80014ce:	4613      	mov	r3, r2
 80014d0:	00db      	lsls	r3, r3, #3
 80014d2:	1a9b      	subs	r3, r3, r2
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	441a      	add	r2, r3
 80014d8:	7bbb      	ldrb	r3, [r7, #14]
 80014da:	5cd3      	ldrb	r3, [r2, r3]
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d102      	bne.n	80014e6 <LCD_DrawGameBoard+0x72>
 80014e0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80014e4:	81bb      	strh	r3, [r7, #12]

            LCD_Draw_Circle_Fill(x, y, CELL_RADIUS, COLOR_GRID);
 80014e6:	8939      	ldrh	r1, [r7, #8]
 80014e8:	8978      	ldrh	r0, [r7, #10]
 80014ea:	231f      	movs	r3, #31
 80014ec:	220e      	movs	r2, #14
 80014ee:	f7ff fe0d 	bl	800110c <LCD_Draw_Circle_Fill>
            LCD_Draw_Circle_Fill(x, y, CELL_RADIUS - 3, color);
 80014f2:	89bb      	ldrh	r3, [r7, #12]
 80014f4:	8939      	ldrh	r1, [r7, #8]
 80014f6:	8978      	ldrh	r0, [r7, #10]
 80014f8:	220b      	movs	r2, #11
 80014fa:	f7ff fe07 	bl	800110c <LCD_Draw_Circle_Fill>
        for (uint8_t col = 0; col < BOARD_COLS; col++) {
 80014fe:	7bbb      	ldrb	r3, [r7, #14]
 8001500:	3301      	adds	r3, #1
 8001502:	73bb      	strb	r3, [r7, #14]
 8001504:	7bbb      	ldrb	r3, [r7, #14]
 8001506:	2b06      	cmp	r3, #6
 8001508:	d9c3      	bls.n	8001492 <LCD_DrawGameBoard+0x1e>
    for (uint8_t row = 0; row < BOARD_ROWS; row++) {
 800150a:	7bfb      	ldrb	r3, [r7, #15]
 800150c:	3301      	adds	r3, #1
 800150e:	73fb      	strb	r3, [r7, #15]
 8001510:	7bfb      	ldrb	r3, [r7, #15]
 8001512:	2b05      	cmp	r3, #5
 8001514:	d9ba      	bls.n	800148c <LCD_DrawGameBoard+0x18>
        }
    }
}
 8001516:	bf00      	nop
 8001518:	bf00      	nop
 800151a:	3710      	adds	r7, #16
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <LCD_ClearFloatingBand>:

void LCD_ClearFloatingBand(void) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
    for (uint16_t y = FLOATING_COIN_Y0; y < FLOATING_COIN_H; y++) {
 8001526:	2300      	movs	r3, #0
 8001528:	80fb      	strh	r3, [r7, #6]
 800152a:	e012      	b.n	8001552 <LCD_ClearFloatingBand+0x32>
      for (uint16_t x = 0; x < LCD_PIXEL_WIDTH; x++) {
 800152c:	2300      	movs	r3, #0
 800152e:	80bb      	strh	r3, [r7, #4]
 8001530:	e009      	b.n	8001546 <LCD_ClearFloatingBand+0x26>
        LCD_Draw_Pixel(x, y, COLOR_BG);
 8001532:	88f9      	ldrh	r1, [r7, #6]
 8001534:	88bb      	ldrh	r3, [r7, #4]
 8001536:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fdc8 	bl	80010d0 <LCD_Draw_Pixel>
      for (uint16_t x = 0; x < LCD_PIXEL_WIDTH; x++) {
 8001540:	88bb      	ldrh	r3, [r7, #4]
 8001542:	3301      	adds	r3, #1
 8001544:	80bb      	strh	r3, [r7, #4]
 8001546:	88bb      	ldrh	r3, [r7, #4]
 8001548:	2bef      	cmp	r3, #239	@ 0xef
 800154a:	d9f2      	bls.n	8001532 <LCD_ClearFloatingBand+0x12>
    for (uint16_t y = FLOATING_COIN_Y0; y < FLOATING_COIN_H; y++) {
 800154c:	88fb      	ldrh	r3, [r7, #6]
 800154e:	3301      	adds	r3, #1
 8001550:	80fb      	strh	r3, [r7, #6]
 8001552:	88fb      	ldrh	r3, [r7, #6]
 8001554:	2b2c      	cmp	r3, #44	@ 0x2c
 8001556:	d9e9      	bls.n	800152c <LCD_ClearFloatingBand+0xc>
      }
    }
}
 8001558:	bf00      	nop
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
	...

08001564 <draw_elapsed_time>:

void draw_elapsed_time(uint8_t t) {
 8001564:	b590      	push	{r4, r7, lr}
 8001566:	b089      	sub	sp, #36	@ 0x24
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	71fb      	strb	r3, [r7, #7]
    char buf[8];
    sprintf(buf, "%lu", t);
 800156e:	79fa      	ldrb	r2, [r7, #7]
 8001570:	f107 030c 	add.w	r3, r7, #12
 8001574:	4930      	ldr	r1, [pc, #192]	@ (8001638 <draw_elapsed_time+0xd4>)
 8001576:	4618      	mov	r0, r3
 8001578:	f005 ffac 	bl	80074d4 <siprintf>

    uint16_t text_w = strlen(buf) * 8;
 800157c:	f107 030c 	add.w	r3, r7, #12
 8001580:	4618      	mov	r0, r3
 8001582:	f7fe fe35 	bl	80001f0 <strlen>
 8001586:	4603      	mov	r3, r0
 8001588:	b29b      	uxth	r3, r3
 800158a:	00db      	lsls	r3, r3, #3
 800158c:	837b      	strh	r3, [r7, #26]
    uint16_t text_h = 12;
 800158e:	230c      	movs	r3, #12
 8001590:	833b      	strh	r3, [r7, #24]
    uint16_t x0 = (LCD_PIXEL_WIDTH - text_w) / 2;
 8001592:	8b7b      	ldrh	r3, [r7, #26]
 8001594:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001598:	0fda      	lsrs	r2, r3, #31
 800159a:	4413      	add	r3, r2
 800159c:	105b      	asrs	r3, r3, #1
 800159e:	82fb      	strh	r3, [r7, #22]
    uint16_t y0 = LCD_PIXEL_HEIGHT - text_h - 2;
 80015a0:	8b3b      	ldrh	r3, [r7, #24]
 80015a2:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 80015a6:	82bb      	strh	r3, [r7, #20]

    for (uint16_t i = 0; i < strlen(buf); i++) {
 80015a8:	2300      	movs	r3, #0
 80015aa:	83fb      	strh	r3, [r7, #30]
 80015ac:	e013      	b.n	80015d6 <draw_elapsed_time+0x72>
        LCD_Draw_Circle_Fill(x0 + i * 12, y0 + 4, 10, COLOR_BG);
 80015ae:	8bfb      	ldrh	r3, [r7, #30]
 80015b0:	461a      	mov	r2, r3
 80015b2:	0052      	lsls	r2, r2, #1
 80015b4:	4413      	add	r3, r2
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	8afb      	ldrh	r3, [r7, #22]
 80015bc:	4413      	add	r3, r2
 80015be:	b298      	uxth	r0, r3
 80015c0:	8abb      	ldrh	r3, [r7, #20]
 80015c2:	3304      	adds	r3, #4
 80015c4:	b299      	uxth	r1, r3
 80015c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015ca:	220a      	movs	r2, #10
 80015cc:	f7ff fd9e 	bl	800110c <LCD_Draw_Circle_Fill>
    for (uint16_t i = 0; i < strlen(buf); i++) {
 80015d0:	8bfb      	ldrh	r3, [r7, #30]
 80015d2:	3301      	adds	r3, #1
 80015d4:	83fb      	strh	r3, [r7, #30]
 80015d6:	8bfc      	ldrh	r4, [r7, #30]
 80015d8:	f107 030c 	add.w	r3, r7, #12
 80015dc:	4618      	mov	r0, r3
 80015de:	f7fe fe07 	bl	80001f0 <strlen>
 80015e2:	4603      	mov	r3, r0
 80015e4:	429c      	cmp	r4, r3
 80015e6:	d3e2      	bcc.n	80015ae <draw_elapsed_time+0x4a>
    }

    // Draw new text
    LCD_SetFont(&Font12x12);
 80015e8:	4814      	ldr	r0, [pc, #80]	@ (800163c <draw_elapsed_time+0xd8>)
 80015ea:	f7ff fe3b 	bl	8001264 <LCD_SetFont>
    LCD_SetTextColor(LCD_COLOR_BLACK);
 80015ee:	2000      	movs	r0, #0
 80015f0:	f7ff fe28 	bl	8001244 <LCD_SetTextColor>
    for (uint16_t i = 0; buf[i]; i++) {
 80015f4:	2300      	movs	r3, #0
 80015f6:	83bb      	strh	r3, [r7, #28]
 80015f8:	e011      	b.n	800161e <draw_elapsed_time+0xba>
        LCD_DisplayChar(x0 + i * 8, y0, buf[i]);
 80015fa:	8bbb      	ldrh	r3, [r7, #28]
 80015fc:	00db      	lsls	r3, r3, #3
 80015fe:	b29a      	uxth	r2, r3
 8001600:	8afb      	ldrh	r3, [r7, #22]
 8001602:	4413      	add	r3, r2
 8001604:	b298      	uxth	r0, r3
 8001606:	8bbb      	ldrh	r3, [r7, #28]
 8001608:	3320      	adds	r3, #32
 800160a:	443b      	add	r3, r7
 800160c:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8001610:	8abb      	ldrh	r3, [r7, #20]
 8001612:	4619      	mov	r1, r3
 8001614:	f7ff fea4 	bl	8001360 <LCD_DisplayChar>
    for (uint16_t i = 0; buf[i]; i++) {
 8001618:	8bbb      	ldrh	r3, [r7, #28]
 800161a:	3301      	adds	r3, #1
 800161c:	83bb      	strh	r3, [r7, #28]
 800161e:	8bbb      	ldrh	r3, [r7, #28]
 8001620:	3320      	adds	r3, #32
 8001622:	443b      	add	r3, r7
 8001624:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d1e6      	bne.n	80015fa <draw_elapsed_time+0x96>
    }
}
 800162c:	bf00      	nop
 800162e:	bf00      	nop
 8001630:	3724      	adds	r7, #36	@ 0x24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd90      	pop	{r4, r7, pc}
 8001636:	bf00      	nop
 8001638:	08007e2c 	.word	0x08007e2c
 800163c:	2000000c 	.word	0x2000000c

08001640 <LCD_DrawGameOverScreen>:

void LCD_DrawGameOverScreen(uint8_t winner, uint8_t redWins, uint8_t yellowWins, uint8_t elapsedTime) {
 8001640:	b590      	push	{r4, r7, lr}
 8001642:	b089      	sub	sp, #36	@ 0x24
 8001644:	af00      	add	r7, sp, #0
 8001646:	4604      	mov	r4, r0
 8001648:	4608      	mov	r0, r1
 800164a:	4611      	mov	r1, r2
 800164c:	461a      	mov	r2, r3
 800164e:	4623      	mov	r3, r4
 8001650:	71fb      	strb	r3, [r7, #7]
 8001652:	4603      	mov	r3, r0
 8001654:	71bb      	strb	r3, [r7, #6]
 8001656:	460b      	mov	r3, r1
 8001658:	717b      	strb	r3, [r7, #5]
 800165a:	4613      	mov	r3, r2
 800165c:	713b      	strb	r3, [r7, #4]
    LCD_Clear(0, COLOR_BG);
 800165e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001662:	2000      	movs	r0, #0
 8001664:	f7ff fdcc 	bl	8001200 <LCD_Clear>
    LCD_SetFont(&Font16x24);
 8001668:	4895      	ldr	r0, [pc, #596]	@ (80018c0 <LCD_DrawGameOverScreen+0x280>)
 800166a:	f7ff fdfb 	bl	8001264 <LCD_SetFont>

    // === WINNER TITLE ===
    if (winner == 1) {
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d12c      	bne.n	80016ce <LCD_DrawGameOverScreen+0x8e>
        LCD_SetTextColor(LCD_COLOR_RED);
 8001674:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8001678:	f7ff fde4 	bl	8001244 <LCD_SetTextColor>
        LCD_DisplayChar(40, 100, 'R');
 800167c:	2252      	movs	r2, #82	@ 0x52
 800167e:	2164      	movs	r1, #100	@ 0x64
 8001680:	2028      	movs	r0, #40	@ 0x28
 8001682:	f7ff fe6d 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(60, 100, 'E');
 8001686:	2245      	movs	r2, #69	@ 0x45
 8001688:	2164      	movs	r1, #100	@ 0x64
 800168a:	203c      	movs	r0, #60	@ 0x3c
 800168c:	f7ff fe68 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(80, 100, 'D');
 8001690:	2244      	movs	r2, #68	@ 0x44
 8001692:	2164      	movs	r1, #100	@ 0x64
 8001694:	2050      	movs	r0, #80	@ 0x50
 8001696:	f7ff fe63 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(100, 100, ' ');
 800169a:	2220      	movs	r2, #32
 800169c:	2164      	movs	r1, #100	@ 0x64
 800169e:	2064      	movs	r0, #100	@ 0x64
 80016a0:	f7ff fe5e 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(120, 100, 'W');
 80016a4:	2257      	movs	r2, #87	@ 0x57
 80016a6:	2164      	movs	r1, #100	@ 0x64
 80016a8:	2078      	movs	r0, #120	@ 0x78
 80016aa:	f7ff fe59 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(140, 100, 'I');
 80016ae:	2249      	movs	r2, #73	@ 0x49
 80016b0:	2164      	movs	r1, #100	@ 0x64
 80016b2:	208c      	movs	r0, #140	@ 0x8c
 80016b4:	f7ff fe54 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(160, 100, 'N');
 80016b8:	224e      	movs	r2, #78	@ 0x4e
 80016ba:	2164      	movs	r1, #100	@ 0x64
 80016bc:	20a0      	movs	r0, #160	@ 0xa0
 80016be:	f7ff fe4f 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(180, 100, 'S');
 80016c2:	2253      	movs	r2, #83	@ 0x53
 80016c4:	2164      	movs	r1, #100	@ 0x64
 80016c6:	20b4      	movs	r0, #180	@ 0xb4
 80016c8:	f7ff fe4a 	bl	8001360 <LCD_DisplayChar>
 80016cc:	e050      	b.n	8001770 <LCD_DrawGameOverScreen+0x130>
    }
    else if (winner == 2) {
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d13b      	bne.n	800174c <LCD_DrawGameOverScreen+0x10c>
        LCD_SetTextColor(LCD_COLOR_YELLOW);
 80016d4:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 80016d8:	f7ff fdb4 	bl	8001244 <LCD_SetTextColor>
        LCD_DisplayChar(20, 100, 'Y');
 80016dc:	2259      	movs	r2, #89	@ 0x59
 80016de:	2164      	movs	r1, #100	@ 0x64
 80016e0:	2014      	movs	r0, #20
 80016e2:	f7ff fe3d 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(40, 100, 'E');
 80016e6:	2245      	movs	r2, #69	@ 0x45
 80016e8:	2164      	movs	r1, #100	@ 0x64
 80016ea:	2028      	movs	r0, #40	@ 0x28
 80016ec:	f7ff fe38 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(60, 100, 'L');
 80016f0:	224c      	movs	r2, #76	@ 0x4c
 80016f2:	2164      	movs	r1, #100	@ 0x64
 80016f4:	203c      	movs	r0, #60	@ 0x3c
 80016f6:	f7ff fe33 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(80, 100, 'L');
 80016fa:	224c      	movs	r2, #76	@ 0x4c
 80016fc:	2164      	movs	r1, #100	@ 0x64
 80016fe:	2050      	movs	r0, #80	@ 0x50
 8001700:	f7ff fe2e 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(100, 100, 'O');
 8001704:	224f      	movs	r2, #79	@ 0x4f
 8001706:	2164      	movs	r1, #100	@ 0x64
 8001708:	2064      	movs	r0, #100	@ 0x64
 800170a:	f7ff fe29 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(120, 100, 'W');
 800170e:	2257      	movs	r2, #87	@ 0x57
 8001710:	2164      	movs	r1, #100	@ 0x64
 8001712:	2078      	movs	r0, #120	@ 0x78
 8001714:	f7ff fe24 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(140, 100, ' ');
 8001718:	2220      	movs	r2, #32
 800171a:	2164      	movs	r1, #100	@ 0x64
 800171c:	208c      	movs	r0, #140	@ 0x8c
 800171e:	f7ff fe1f 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(160, 100, 'W');
 8001722:	2257      	movs	r2, #87	@ 0x57
 8001724:	2164      	movs	r1, #100	@ 0x64
 8001726:	20a0      	movs	r0, #160	@ 0xa0
 8001728:	f7ff fe1a 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(180, 100, 'I');
 800172c:	2249      	movs	r2, #73	@ 0x49
 800172e:	2164      	movs	r1, #100	@ 0x64
 8001730:	20b4      	movs	r0, #180	@ 0xb4
 8001732:	f7ff fe15 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(200, 100, 'N');
 8001736:	224e      	movs	r2, #78	@ 0x4e
 8001738:	2164      	movs	r1, #100	@ 0x64
 800173a:	20c8      	movs	r0, #200	@ 0xc8
 800173c:	f7ff fe10 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(220, 100, 'S');
 8001740:	2253      	movs	r2, #83	@ 0x53
 8001742:	2164      	movs	r1, #100	@ 0x64
 8001744:	20dc      	movs	r0, #220	@ 0xdc
 8001746:	f7ff fe0b 	bl	8001360 <LCD_DisplayChar>
 800174a:	e011      	b.n	8001770 <LCD_DrawGameOverScreen+0x130>
    }
    else {
        LCD_SetTextColor(LCD_COLOR_BLACK);
 800174c:	2000      	movs	r0, #0
 800174e:	f7ff fd79 	bl	8001244 <LCD_SetTextColor>
        LCD_DisplayChar(100, 100, 'T');
 8001752:	2254      	movs	r2, #84	@ 0x54
 8001754:	2164      	movs	r1, #100	@ 0x64
 8001756:	2064      	movs	r0, #100	@ 0x64
 8001758:	f7ff fe02 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(120, 100, 'I');
 800175c:	2249      	movs	r2, #73	@ 0x49
 800175e:	2164      	movs	r1, #100	@ 0x64
 8001760:	2078      	movs	r0, #120	@ 0x78
 8001762:	f7ff fdfd 	bl	8001360 <LCD_DisplayChar>
        LCD_DisplayChar(140, 100, 'E');
 8001766:	2245      	movs	r2, #69	@ 0x45
 8001768:	2164      	movs	r1, #100	@ 0x64
 800176a:	208c      	movs	r0, #140	@ 0x8c
 800176c:	f7ff fdf8 	bl	8001360 <LCD_DisplayChar>
    }

    // === RESTART ===
    LCD_SetTextColor(LCD_COLOR_BLACK);
 8001770:	2000      	movs	r0, #0
 8001772:	f7ff fd67 	bl	8001244 <LCD_SetTextColor>
    LCD_DisplayChar(60, 180, 'R');
 8001776:	2252      	movs	r2, #82	@ 0x52
 8001778:	21b4      	movs	r1, #180	@ 0xb4
 800177a:	203c      	movs	r0, #60	@ 0x3c
 800177c:	f7ff fdf0 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(80, 180, 'E');
 8001780:	2245      	movs	r2, #69	@ 0x45
 8001782:	21b4      	movs	r1, #180	@ 0xb4
 8001784:	2050      	movs	r0, #80	@ 0x50
 8001786:	f7ff fdeb 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(100, 180, 'S');
 800178a:	2253      	movs	r2, #83	@ 0x53
 800178c:	21b4      	movs	r1, #180	@ 0xb4
 800178e:	2064      	movs	r0, #100	@ 0x64
 8001790:	f7ff fde6 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(120, 180, 'T');
 8001794:	2254      	movs	r2, #84	@ 0x54
 8001796:	21b4      	movs	r1, #180	@ 0xb4
 8001798:	2078      	movs	r0, #120	@ 0x78
 800179a:	f7ff fde1 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(140, 180, 'A');
 800179e:	2241      	movs	r2, #65	@ 0x41
 80017a0:	21b4      	movs	r1, #180	@ 0xb4
 80017a2:	208c      	movs	r0, #140	@ 0x8c
 80017a4:	f7ff fddc 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(160, 180, 'R');
 80017a8:	2252      	movs	r2, #82	@ 0x52
 80017aa:	21b4      	movs	r1, #180	@ 0xb4
 80017ac:	20a0      	movs	r0, #160	@ 0xa0
 80017ae:	f7ff fdd7 	bl	8001360 <LCD_DisplayChar>
    LCD_DisplayChar(180, 180, 'T');
 80017b2:	2254      	movs	r2, #84	@ 0x54
 80017b4:	21b4      	movs	r1, #180	@ 0xb4
 80017b6:	20b4      	movs	r0, #180	@ 0xb4
 80017b8:	f7ff fdd2 	bl	8001360 <LCD_DisplayChar>

    // === GAME STATS (SMALL FONT) ===
    LCD_SetFont(&Font12x12);
 80017bc:	4841      	ldr	r0, [pc, #260]	@ (80018c4 <LCD_DrawGameOverScreen+0x284>)
 80017be:	f7ff fd51 	bl	8001264 <LCD_SetFont>
    LCD_SetTextColor(LCD_COLOR_BLACK);
 80017c2:	2000      	movs	r0, #0
 80017c4:	f7ff fd3e 	bl	8001244 <LCD_SetTextColor>

    char buffer[16];
    uint16_t y = 210;
 80017c8:	23d2      	movs	r3, #210	@ 0xd2
 80017ca:	837b      	strh	r3, [r7, #26]
    uint16_t x;

    // Red Wins
    sprintf(buffer, "Red Wins: %d", redWins);
 80017cc:	79ba      	ldrb	r2, [r7, #6]
 80017ce:	f107 0308 	add.w	r3, r7, #8
 80017d2:	493d      	ldr	r1, [pc, #244]	@ (80018c8 <LCD_DrawGameOverScreen+0x288>)
 80017d4:	4618      	mov	r0, r3
 80017d6:	f005 fe7d 	bl	80074d4 <siprintf>
    x = 60;
 80017da:	233c      	movs	r3, #60	@ 0x3c
 80017dc:	833b      	strh	r3, [r7, #24]
    for (uint8_t i = 0; buffer[i] != '\0'; i++) {
 80017de:	2300      	movs	r3, #0
 80017e0:	77fb      	strb	r3, [r7, #31]
 80017e2:	e012      	b.n	800180a <LCD_DrawGameOverScreen+0x1ca>
        LCD_DisplayChar(x + i * 8, y, buffer[i]);
 80017e4:	7ffb      	ldrb	r3, [r7, #31]
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	00db      	lsls	r3, r3, #3
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	8b3b      	ldrh	r3, [r7, #24]
 80017ee:	4413      	add	r3, r2
 80017f0:	b298      	uxth	r0, r3
 80017f2:	7ffb      	ldrb	r3, [r7, #31]
 80017f4:	3320      	adds	r3, #32
 80017f6:	443b      	add	r3, r7
 80017f8:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80017fc:	8b7b      	ldrh	r3, [r7, #26]
 80017fe:	4619      	mov	r1, r3
 8001800:	f7ff fdae 	bl	8001360 <LCD_DisplayChar>
    for (uint8_t i = 0; buffer[i] != '\0'; i++) {
 8001804:	7ffb      	ldrb	r3, [r7, #31]
 8001806:	3301      	adds	r3, #1
 8001808:	77fb      	strb	r3, [r7, #31]
 800180a:	7ffb      	ldrb	r3, [r7, #31]
 800180c:	3320      	adds	r3, #32
 800180e:	443b      	add	r3, r7
 8001810:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d1e5      	bne.n	80017e4 <LCD_DrawGameOverScreen+0x1a4>
    }

    // Yellow Wins
    sprintf(buffer, "Yellow Wins: %d", yellowWins);
 8001818:	797a      	ldrb	r2, [r7, #5]
 800181a:	f107 0308 	add.w	r3, r7, #8
 800181e:	492b      	ldr	r1, [pc, #172]	@ (80018cc <LCD_DrawGameOverScreen+0x28c>)
 8001820:	4618      	mov	r0, r3
 8001822:	f005 fe57 	bl	80074d4 <siprintf>
    y += 14;
 8001826:	8b7b      	ldrh	r3, [r7, #26]
 8001828:	330e      	adds	r3, #14
 800182a:	837b      	strh	r3, [r7, #26]
    for (uint8_t i = 0; buffer[i] != '\0'; i++) {
 800182c:	2300      	movs	r3, #0
 800182e:	77bb      	strb	r3, [r7, #30]
 8001830:	e012      	b.n	8001858 <LCD_DrawGameOverScreen+0x218>
        LCD_DisplayChar(x + i * 8, y, buffer[i]);
 8001832:	7fbb      	ldrb	r3, [r7, #30]
 8001834:	b29b      	uxth	r3, r3
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	b29a      	uxth	r2, r3
 800183a:	8b3b      	ldrh	r3, [r7, #24]
 800183c:	4413      	add	r3, r2
 800183e:	b298      	uxth	r0, r3
 8001840:	7fbb      	ldrb	r3, [r7, #30]
 8001842:	3320      	adds	r3, #32
 8001844:	443b      	add	r3, r7
 8001846:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 800184a:	8b7b      	ldrh	r3, [r7, #26]
 800184c:	4619      	mov	r1, r3
 800184e:	f7ff fd87 	bl	8001360 <LCD_DisplayChar>
    for (uint8_t i = 0; buffer[i] != '\0'; i++) {
 8001852:	7fbb      	ldrb	r3, [r7, #30]
 8001854:	3301      	adds	r3, #1
 8001856:	77bb      	strb	r3, [r7, #30]
 8001858:	7fbb      	ldrb	r3, [r7, #30]
 800185a:	3320      	adds	r3, #32
 800185c:	443b      	add	r3, r7
 800185e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d1e5      	bne.n	8001832 <LCD_DrawGameOverScreen+0x1f2>
    }

    // Elapsed Time
    sprintf(buffer, "Time: %ds", elapsedTime);
 8001866:	793a      	ldrb	r2, [r7, #4]
 8001868:	f107 0308 	add.w	r3, r7, #8
 800186c:	4918      	ldr	r1, [pc, #96]	@ (80018d0 <LCD_DrawGameOverScreen+0x290>)
 800186e:	4618      	mov	r0, r3
 8001870:	f005 fe30 	bl	80074d4 <siprintf>
    y += 14;
 8001874:	8b7b      	ldrh	r3, [r7, #26]
 8001876:	330e      	adds	r3, #14
 8001878:	837b      	strh	r3, [r7, #26]
    for (uint8_t i = 0; buffer[i] != '\0'; i++) {
 800187a:	2300      	movs	r3, #0
 800187c:	777b      	strb	r3, [r7, #29]
 800187e:	e012      	b.n	80018a6 <LCD_DrawGameOverScreen+0x266>
        LCD_DisplayChar(x + i * 8, y, buffer[i]);
 8001880:	7f7b      	ldrb	r3, [r7, #29]
 8001882:	b29b      	uxth	r3, r3
 8001884:	00db      	lsls	r3, r3, #3
 8001886:	b29a      	uxth	r2, r3
 8001888:	8b3b      	ldrh	r3, [r7, #24]
 800188a:	4413      	add	r3, r2
 800188c:	b298      	uxth	r0, r3
 800188e:	7f7b      	ldrb	r3, [r7, #29]
 8001890:	3320      	adds	r3, #32
 8001892:	443b      	add	r3, r7
 8001894:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001898:	8b7b      	ldrh	r3, [r7, #26]
 800189a:	4619      	mov	r1, r3
 800189c:	f7ff fd60 	bl	8001360 <LCD_DisplayChar>
    for (uint8_t i = 0; buffer[i] != '\0'; i++) {
 80018a0:	7f7b      	ldrb	r3, [r7, #29]
 80018a2:	3301      	adds	r3, #1
 80018a4:	777b      	strb	r3, [r7, #29]
 80018a6:	7f7b      	ldrb	r3, [r7, #29]
 80018a8:	3320      	adds	r3, #32
 80018aa:	443b      	add	r3, r7
 80018ac:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1e5      	bne.n	8001880 <LCD_DrawGameOverScreen+0x240>
    }
}
 80018b4:	bf00      	nop
 80018b6:	bf00      	nop
 80018b8:	3724      	adds	r7, #36	@ 0x24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd90      	pop	{r4, r7, pc}
 80018be:	bf00      	nop
 80018c0:	20000004 	.word	0x20000004
 80018c4:	2000000c 	.word	0x2000000c
 80018c8:	08007e30 	.word	0x08007e30
 80018cc:	08007e40 	.word	0x08007e40
 80018d0:	08007e50 	.word	0x08007e50

080018d4 <LCD_DrawFloatingCoin>:





void LCD_DrawFloatingCoin(uint8_t column, uint16_t color) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	460a      	mov	r2, r1
 80018de:	71fb      	strb	r3, [r7, #7]
 80018e0:	4613      	mov	r3, r2
 80018e2:	80bb      	strh	r3, [r7, #4]
	uint16_t x = BOARD_X_START + column * (2 * CELL_RADIUS + CELL_SPACING);
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	015b      	lsls	r3, r3, #5
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	3314      	adds	r3, #20
 80018ee:	81fb      	strh	r3, [r7, #14]
	uint16_t y = BOARD_Y_START - 30;
 80018f0:	231e      	movs	r3, #30
 80018f2:	81bb      	strh	r3, [r7, #12]

    LCD_Draw_Circle_Fill(x, y, CELL_RADIUS, color);
 80018f4:	88bb      	ldrh	r3, [r7, #4]
 80018f6:	89b9      	ldrh	r1, [r7, #12]
 80018f8:	89f8      	ldrh	r0, [r7, #14]
 80018fa:	220e      	movs	r2, #14
 80018fc:	f7ff fc06 	bl	800110c <LCD_Draw_Circle_Fill>
}
 8001900:	bf00      	nop
 8001902:	3710      	adds	r7, #16
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800190c:	b672      	cpsid	i
}
 800190e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001910:	bf00      	nop
 8001912:	e7fd      	b.n	8001910 <LCD_Error_Handler+0x8>

08001914 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8001918:	f001 fc7e 	bl	8003218 <STMPE811_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	2b02      	cmp	r3, #2
 8001920:	d001      	beq.n	8001926 <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8001922:	bf00      	nop
 8001924:	e7fd      	b.n	8001922 <InitializeLCDTouch+0xe>
  }
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}

0800192a <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b082      	sub	sp, #8
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f001 fd28 	bl	8003388 <STMPE811_ReadTouch>
 8001938:	4603      	mov	r3, r0
}
 800193a:	4618      	mov	r0, r3
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <placeCoin>:
 *      Author: willa
 */

#include "game_state.h"

int8_t placeCoin(uint8_t board[6][7], uint8_t col, uint8_t player) {
 8001942:	b480      	push	{r7}
 8001944:	b085      	sub	sp, #20
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
 800194a:	460b      	mov	r3, r1
 800194c:	70fb      	strb	r3, [r7, #3]
 800194e:	4613      	mov	r3, r2
 8001950:	70bb      	strb	r3, [r7, #2]
    for (int8_t row = 5; row >= 0; row--) {
 8001952:	2305      	movs	r3, #5
 8001954:	73fb      	strb	r3, [r7, #15]
 8001956:	e01d      	b.n	8001994 <placeCoin+0x52>
        if (board[row][col] == 0) {
 8001958:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800195c:	4613      	mov	r3, r2
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	1a9b      	subs	r3, r3, r2
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	441a      	add	r2, r3
 8001966:	78fb      	ldrb	r3, [r7, #3]
 8001968:	5cd3      	ldrb	r3, [r2, r3]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d10c      	bne.n	8001988 <placeCoin+0x46>
            board[row][col] = player;
 800196e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001972:	4613      	mov	r3, r2
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	1a9b      	subs	r3, r3, r2
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	441a      	add	r2, r3
 800197c:	78fb      	ldrb	r3, [r7, #3]
 800197e:	78b9      	ldrb	r1, [r7, #2]
 8001980:	54d1      	strb	r1, [r2, r3]
            return row;
 8001982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001986:	e00b      	b.n	80019a0 <placeCoin+0x5e>
    for (int8_t row = 5; row >= 0; row--) {
 8001988:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800198c:	b2db      	uxtb	r3, r3
 800198e:	3b01      	subs	r3, #1
 8001990:	b2db      	uxtb	r3, r3
 8001992:	73fb      	strb	r3, [r7, #15]
 8001994:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001998:	2b00      	cmp	r3, #0
 800199a:	dadd      	bge.n	8001958 <placeCoin+0x16>
        }
    }
    return -1;
 800199c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3714      	adds	r7, #20
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <countDirection>:

static uint8_t countDirection(uint8_t board[6][7], uint8_t startRow, uint8_t startCol, uint8_t chngRow, uint8_t chngCol, uint8_t player) {
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	4608      	mov	r0, r1
 80019b6:	4611      	mov	r1, r2
 80019b8:	461a      	mov	r2, r3
 80019ba:	4603      	mov	r3, r0
 80019bc:	70fb      	strb	r3, [r7, #3]
 80019be:	460b      	mov	r3, r1
 80019c0:	70bb      	strb	r3, [r7, #2]
 80019c2:	4613      	mov	r3, r2
 80019c4:	707b      	strb	r3, [r7, #1]
	uint8_t count = 0;
 80019c6:	2300      	movs	r3, #0
 80019c8:	73fb      	strb	r3, [r7, #15]
	uint8_t r = startRow + chngRow;
 80019ca:	78fa      	ldrb	r2, [r7, #3]
 80019cc:	787b      	ldrb	r3, [r7, #1]
 80019ce:	4413      	add	r3, r2
 80019d0:	73bb      	strb	r3, [r7, #14]
	uint8_t c = startCol + chngCol;
 80019d2:	78ba      	ldrb	r2, [r7, #2]
 80019d4:	7e3b      	ldrb	r3, [r7, #24]
 80019d6:	4413      	add	r3, r2
 80019d8:	737b      	strb	r3, [r7, #13]
    while ((r >= 0) && (r < 6) && (c >= 0) && (c < 7) && (board[r][c] == player)) {
 80019da:	e00a      	b.n	80019f2 <countDirection+0x46>
        count++;
 80019dc:	7bfb      	ldrb	r3, [r7, #15]
 80019de:	3301      	adds	r3, #1
 80019e0:	73fb      	strb	r3, [r7, #15]
        r += chngRow;
 80019e2:	7bba      	ldrb	r2, [r7, #14]
 80019e4:	787b      	ldrb	r3, [r7, #1]
 80019e6:	4413      	add	r3, r2
 80019e8:	73bb      	strb	r3, [r7, #14]
        c += chngCol;
 80019ea:	7b7a      	ldrb	r2, [r7, #13]
 80019ec:	7e3b      	ldrb	r3, [r7, #24]
 80019ee:	4413      	add	r3, r2
 80019f0:	737b      	strb	r3, [r7, #13]
    while ((r >= 0) && (r < 6) && (c >= 0) && (c < 7) && (board[r][c] == player)) {
 80019f2:	7bbb      	ldrb	r3, [r7, #14]
 80019f4:	2b05      	cmp	r3, #5
 80019f6:	d80d      	bhi.n	8001a14 <countDirection+0x68>
 80019f8:	7b7b      	ldrb	r3, [r7, #13]
 80019fa:	2b06      	cmp	r3, #6
 80019fc:	d80a      	bhi.n	8001a14 <countDirection+0x68>
 80019fe:	7bba      	ldrb	r2, [r7, #14]
 8001a00:	4613      	mov	r3, r2
 8001a02:	00db      	lsls	r3, r3, #3
 8001a04:	1a9b      	subs	r3, r3, r2
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	441a      	add	r2, r3
 8001a0a:	7b7b      	ldrb	r3, [r7, #13]
 8001a0c:	5cd3      	ldrb	r3, [r2, r3]
 8001a0e:	7f3a      	ldrb	r2, [r7, #28]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d0e3      	beq.n	80019dc <countDirection+0x30>
    }
    return count;
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3714      	adds	r7, #20
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <checkWinOrTie>:


// 1 IS PLAYER WIN
// 2 IS TIE
// 0 NO WIN OR TIE, GAME STILL GOING
uint8_t checkWinOrTie(uint8_t board[6][7], uint8_t row, uint8_t col, uint8_t player) {
 8001a22:	b590      	push	{r4, r7, lr}
 8001a24:	b087      	sub	sp, #28
 8001a26:	af02      	add	r7, sp, #8
 8001a28:	6078      	str	r0, [r7, #4]
 8001a2a:	4608      	mov	r0, r1
 8001a2c:	4611      	mov	r1, r2
 8001a2e:	461a      	mov	r2, r3
 8001a30:	4603      	mov	r3, r0
 8001a32:	70fb      	strb	r3, [r7, #3]
 8001a34:	460b      	mov	r3, r1
 8001a36:	70bb      	strb	r3, [r7, #2]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	707b      	strb	r3, [r7, #1]
    if (1 + countDirection(board, row, col, 0, 1, player) +
 8001a3c:	78ba      	ldrb	r2, [r7, #2]
 8001a3e:	78f9      	ldrb	r1, [r7, #3]
 8001a40:	787b      	ldrb	r3, [r7, #1]
 8001a42:	9301      	str	r3, [sp, #4]
 8001a44:	2301      	movs	r3, #1
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	2300      	movs	r3, #0
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f7ff ffae 	bl	80019ac <countDirection>
 8001a50:	4603      	mov	r3, r0
 8001a52:	1c5c      	adds	r4, r3, #1
            countDirection(board, row, col, 0, -1, player) >= 4)
 8001a54:	78ba      	ldrb	r2, [r7, #2]
 8001a56:	78f9      	ldrb	r1, [r7, #3]
 8001a58:	787b      	ldrb	r3, [r7, #1]
 8001a5a:	9301      	str	r3, [sp, #4]
 8001a5c:	23ff      	movs	r3, #255	@ 0xff
 8001a5e:	9300      	str	r3, [sp, #0]
 8001a60:	2300      	movs	r3, #0
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f7ff ffa2 	bl	80019ac <countDirection>
 8001a68:	4603      	mov	r3, r0
    if (1 + countDirection(board, row, col, 0, 1, player) +
 8001a6a:	4423      	add	r3, r4
 8001a6c:	2b03      	cmp	r3, #3
 8001a6e:	dd01      	ble.n	8001a74 <checkWinOrTie+0x52>
        return 1;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e072      	b.n	8001b5a <checkWinOrTie+0x138>

    if (1 + countDirection(board, row, col, 1, 0, player) +
 8001a74:	78ba      	ldrb	r2, [r7, #2]
 8001a76:	78f9      	ldrb	r1, [r7, #3]
 8001a78:	787b      	ldrb	r3, [r7, #1]
 8001a7a:	9301      	str	r3, [sp, #4]
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	2301      	movs	r3, #1
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f7ff ff92 	bl	80019ac <countDirection>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	1c5c      	adds	r4, r3, #1
            countDirection(board, row, col, -1, 0, player) >= 4)
 8001a8c:	78ba      	ldrb	r2, [r7, #2]
 8001a8e:	78f9      	ldrb	r1, [r7, #3]
 8001a90:	787b      	ldrb	r3, [r7, #1]
 8001a92:	9301      	str	r3, [sp, #4]
 8001a94:	2300      	movs	r3, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	23ff      	movs	r3, #255	@ 0xff
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f7ff ff86 	bl	80019ac <countDirection>
 8001aa0:	4603      	mov	r3, r0
    if (1 + countDirection(board, row, col, 1, 0, player) +
 8001aa2:	4423      	add	r3, r4
 8001aa4:	2b03      	cmp	r3, #3
 8001aa6:	dd01      	ble.n	8001aac <checkWinOrTie+0x8a>
        return 1;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e056      	b.n	8001b5a <checkWinOrTie+0x138>

    if (1 + countDirection(board, row, col, 1, 1, player) +
 8001aac:	78ba      	ldrb	r2, [r7, #2]
 8001aae:	78f9      	ldrb	r1, [r7, #3]
 8001ab0:	787b      	ldrb	r3, [r7, #1]
 8001ab2:	9301      	str	r3, [sp, #4]
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	9300      	str	r3, [sp, #0]
 8001ab8:	2301      	movs	r3, #1
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7ff ff76 	bl	80019ac <countDirection>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	1c5c      	adds	r4, r3, #1
            countDirection(board, row, col, -1, -1, player) >= 4)
 8001ac4:	78ba      	ldrb	r2, [r7, #2]
 8001ac6:	78f9      	ldrb	r1, [r7, #3]
 8001ac8:	787b      	ldrb	r3, [r7, #1]
 8001aca:	9301      	str	r3, [sp, #4]
 8001acc:	23ff      	movs	r3, #255	@ 0xff
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	23ff      	movs	r3, #255	@ 0xff
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff ff6a 	bl	80019ac <countDirection>
 8001ad8:	4603      	mov	r3, r0
    if (1 + countDirection(board, row, col, 1, 1, player) +
 8001ada:	4423      	add	r3, r4
 8001adc:	2b03      	cmp	r3, #3
 8001ade:	dd01      	ble.n	8001ae4 <checkWinOrTie+0xc2>
        return 1;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e03a      	b.n	8001b5a <checkWinOrTie+0x138>

    if (1 + countDirection(board, row, col, -1, 1, player) +
 8001ae4:	78ba      	ldrb	r2, [r7, #2]
 8001ae6:	78f9      	ldrb	r1, [r7, #3]
 8001ae8:	787b      	ldrb	r3, [r7, #1]
 8001aea:	9301      	str	r3, [sp, #4]
 8001aec:	2301      	movs	r3, #1
 8001aee:	9300      	str	r3, [sp, #0]
 8001af0:	23ff      	movs	r3, #255	@ 0xff
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f7ff ff5a 	bl	80019ac <countDirection>
 8001af8:	4603      	mov	r3, r0
 8001afa:	1c5c      	adds	r4, r3, #1
            countDirection(board, row, col, 1, -1, player) >= 4)
 8001afc:	78ba      	ldrb	r2, [r7, #2]
 8001afe:	78f9      	ldrb	r1, [r7, #3]
 8001b00:	787b      	ldrb	r3, [r7, #1]
 8001b02:	9301      	str	r3, [sp, #4]
 8001b04:	23ff      	movs	r3, #255	@ 0xff
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	2301      	movs	r3, #1
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff ff4e 	bl	80019ac <countDirection>
 8001b10:	4603      	mov	r3, r0
    if (1 + countDirection(board, row, col, -1, 1, player) +
 8001b12:	4423      	add	r3, r4
 8001b14:	2b03      	cmp	r3, #3
 8001b16:	dd01      	ble.n	8001b1c <checkWinOrTie+0xfa>
        return 1;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e01e      	b.n	8001b5a <checkWinOrTie+0x138>

    for (uint8_t r = 0; r < 6; r++) {
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	73fb      	strb	r3, [r7, #15]
 8001b20:	e017      	b.n	8001b52 <checkWinOrTie+0x130>
        for (uint8_t c = 0; c < 7; c++) {
 8001b22:	2300      	movs	r3, #0
 8001b24:	73bb      	strb	r3, [r7, #14]
 8001b26:	e00e      	b.n	8001b46 <checkWinOrTie+0x124>
            if (board[r][c] == 0)
 8001b28:	7bfa      	ldrb	r2, [r7, #15]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	1a9b      	subs	r3, r3, r2
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	441a      	add	r2, r3
 8001b34:	7bbb      	ldrb	r3, [r7, #14]
 8001b36:	5cd3      	ldrb	r3, [r2, r3]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d101      	bne.n	8001b40 <checkWinOrTie+0x11e>
                return 0; // GAME STILL RUNNING
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	e00c      	b.n	8001b5a <checkWinOrTie+0x138>
        for (uint8_t c = 0; c < 7; c++) {
 8001b40:	7bbb      	ldrb	r3, [r7, #14]
 8001b42:	3301      	adds	r3, #1
 8001b44:	73bb      	strb	r3, [r7, #14]
 8001b46:	7bbb      	ldrb	r3, [r7, #14]
 8001b48:	2b06      	cmp	r3, #6
 8001b4a:	d9ed      	bls.n	8001b28 <checkWinOrTie+0x106>
    for (uint8_t r = 0; r < 6; r++) {
 8001b4c:	7bfb      	ldrb	r3, [r7, #15]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	73fb      	strb	r3, [r7, #15]
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	2b05      	cmp	r3, #5
 8001b56:	d9e4      	bls.n	8001b22 <checkWinOrTie+0x100>
        }
    }

    return 2;
 8001b58:	2302      	movs	r3, #2
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3714      	adds	r7, #20
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd90      	pop	{r4, r7, pc}

08001b62 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001b66:	f000 f9ff 	bl	8001f68 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8001b6a:	20ca      	movs	r0, #202	@ 0xca
 8001b6c:	f000 f943 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8001b70:	20c3      	movs	r0, #195	@ 0xc3
 8001b72:	f000 f94d 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8001b76:	2008      	movs	r0, #8
 8001b78:	f000 f94a 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8001b7c:	2050      	movs	r0, #80	@ 0x50
 8001b7e:	f000 f947 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8001b82:	20cf      	movs	r0, #207	@ 0xcf
 8001b84:	f000 f937 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8001b88:	2000      	movs	r0, #0
 8001b8a:	f000 f941 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8001b8e:	20c1      	movs	r0, #193	@ 0xc1
 8001b90:	f000 f93e 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8001b94:	2030      	movs	r0, #48	@ 0x30
 8001b96:	f000 f93b 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8001b9a:	20ed      	movs	r0, #237	@ 0xed
 8001b9c:	f000 f92b 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8001ba0:	2064      	movs	r0, #100	@ 0x64
 8001ba2:	f000 f935 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8001ba6:	2003      	movs	r0, #3
 8001ba8:	f000 f932 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8001bac:	2012      	movs	r0, #18
 8001bae:	f000 f92f 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8001bb2:	2081      	movs	r0, #129	@ 0x81
 8001bb4:	f000 f92c 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8001bb8:	20e8      	movs	r0, #232	@ 0xe8
 8001bba:	f000 f91c 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8001bbe:	2085      	movs	r0, #133	@ 0x85
 8001bc0:	f000 f926 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001bc4:	2000      	movs	r0, #0
 8001bc6:	f000 f923 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001bca:	2078      	movs	r0, #120	@ 0x78
 8001bcc:	f000 f920 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8001bd0:	20cb      	movs	r0, #203	@ 0xcb
 8001bd2:	f000 f910 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8001bd6:	2039      	movs	r0, #57	@ 0x39
 8001bd8:	f000 f91a 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8001bdc:	202c      	movs	r0, #44	@ 0x2c
 8001bde:	f000 f917 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001be2:	2000      	movs	r0, #0
 8001be4:	f000 f914 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8001be8:	2034      	movs	r0, #52	@ 0x34
 8001bea:	f000 f911 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8001bee:	2002      	movs	r0, #2
 8001bf0:	f000 f90e 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8001bf4:	20f7      	movs	r0, #247	@ 0xf7
 8001bf6:	f000 f8fe 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8001bfa:	2020      	movs	r0, #32
 8001bfc:	f000 f908 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8001c00:	20ea      	movs	r0, #234	@ 0xea
 8001c02:	f000 f8f8 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001c06:	2000      	movs	r0, #0
 8001c08:	f000 f902 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	f000 f8ff 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8001c12:	20b1      	movs	r0, #177	@ 0xb1
 8001c14:	f000 f8ef 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001c18:	2000      	movs	r0, #0
 8001c1a:	f000 f8f9 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001c1e:	201b      	movs	r0, #27
 8001c20:	f000 f8f6 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001c24:	20b6      	movs	r0, #182	@ 0xb6
 8001c26:	f000 f8e6 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001c2a:	200a      	movs	r0, #10
 8001c2c:	f000 f8f0 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8001c30:	20a2      	movs	r0, #162	@ 0xa2
 8001c32:	f000 f8ed 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8001c36:	20c0      	movs	r0, #192	@ 0xc0
 8001c38:	f000 f8dd 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001c3c:	2010      	movs	r0, #16
 8001c3e:	f000 f8e7 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8001c42:	20c1      	movs	r0, #193	@ 0xc1
 8001c44:	f000 f8d7 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001c48:	2010      	movs	r0, #16
 8001c4a:	f000 f8e1 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001c4e:	20c5      	movs	r0, #197	@ 0xc5
 8001c50:	f000 f8d1 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8001c54:	2045      	movs	r0, #69	@ 0x45
 8001c56:	f000 f8db 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8001c5a:	2015      	movs	r0, #21
 8001c5c:	f000 f8d8 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8001c60:	20c7      	movs	r0, #199	@ 0xc7
 8001c62:	f000 f8c8 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8001c66:	2090      	movs	r0, #144	@ 0x90
 8001c68:	f000 f8d2 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8001c6c:	2036      	movs	r0, #54	@ 0x36
 8001c6e:	f000 f8c2 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8001c72:	20c8      	movs	r0, #200	@ 0xc8
 8001c74:	f000 f8cc 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8001c78:	20f2      	movs	r0, #242	@ 0xf2
 8001c7a:	f000 f8bc 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001c7e:	2000      	movs	r0, #0
 8001c80:	f000 f8c6 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8001c84:	20b0      	movs	r0, #176	@ 0xb0
 8001c86:	f000 f8b6 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8001c8a:	20c2      	movs	r0, #194	@ 0xc2
 8001c8c:	f000 f8c0 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001c90:	20b6      	movs	r0, #182	@ 0xb6
 8001c92:	f000 f8b0 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001c96:	200a      	movs	r0, #10
 8001c98:	f000 f8ba 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8001c9c:	20a7      	movs	r0, #167	@ 0xa7
 8001c9e:	f000 f8b7 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8001ca2:	2027      	movs	r0, #39	@ 0x27
 8001ca4:	f000 f8b4 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001ca8:	2004      	movs	r0, #4
 8001caa:	f000 f8b1 	bl	8001e10 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8001cae:	202a      	movs	r0, #42	@ 0x2a
 8001cb0:	f000 f8a1 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001cb4:	2000      	movs	r0, #0
 8001cb6:	f000 f8ab 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001cba:	2000      	movs	r0, #0
 8001cbc:	f000 f8a8 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001cc0:	2000      	movs	r0, #0
 8001cc2:	f000 f8a5 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8001cc6:	20ef      	movs	r0, #239	@ 0xef
 8001cc8:	f000 f8a2 	bl	8001e10 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8001ccc:	202b      	movs	r0, #43	@ 0x2b
 8001cce:	f000 f892 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001cd2:	2000      	movs	r0, #0
 8001cd4:	f000 f89c 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001cd8:	2000      	movs	r0, #0
 8001cda:	f000 f899 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8001cde:	2001      	movs	r0, #1
 8001ce0:	f000 f896 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8001ce4:	203f      	movs	r0, #63	@ 0x3f
 8001ce6:	f000 f893 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8001cea:	20f6      	movs	r0, #246	@ 0xf6
 8001cec:	f000 f883 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001cf0:	2001      	movs	r0, #1
 8001cf2:	f000 f88d 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	f000 f88a 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8001cfc:	2006      	movs	r0, #6
 8001cfe:	f000 f887 	bl	8001e10 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8001d02:	202c      	movs	r0, #44	@ 0x2c
 8001d04:	f000 f877 	bl	8001df6 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001d08:	20c8      	movs	r0, #200	@ 0xc8
 8001d0a:	f000 f9e9 	bl	80020e0 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8001d0e:	2026      	movs	r0, #38	@ 0x26
 8001d10:	f000 f871 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001d14:	2001      	movs	r0, #1
 8001d16:	f000 f87b 	bl	8001e10 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8001d1a:	20e0      	movs	r0, #224	@ 0xe0
 8001d1c:	f000 f86b 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8001d20:	200f      	movs	r0, #15
 8001d22:	f000 f875 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8001d26:	2029      	movs	r0, #41	@ 0x29
 8001d28:	f000 f872 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8001d2c:	2024      	movs	r0, #36	@ 0x24
 8001d2e:	f000 f86f 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001d32:	200c      	movs	r0, #12
 8001d34:	f000 f86c 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8001d38:	200e      	movs	r0, #14
 8001d3a:	f000 f869 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001d3e:	2009      	movs	r0, #9
 8001d40:	f000 f866 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8001d44:	204e      	movs	r0, #78	@ 0x4e
 8001d46:	f000 f863 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001d4a:	2078      	movs	r0, #120	@ 0x78
 8001d4c:	f000 f860 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8001d50:	203c      	movs	r0, #60	@ 0x3c
 8001d52:	f000 f85d 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001d56:	2009      	movs	r0, #9
 8001d58:	f000 f85a 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8001d5c:	2013      	movs	r0, #19
 8001d5e:	f000 f857 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001d62:	2005      	movs	r0, #5
 8001d64:	f000 f854 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8001d68:	2017      	movs	r0, #23
 8001d6a:	f000 f851 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001d6e:	2011      	movs	r0, #17
 8001d70:	f000 f84e 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001d74:	2000      	movs	r0, #0
 8001d76:	f000 f84b 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8001d7a:	20e1      	movs	r0, #225	@ 0xe1
 8001d7c:	f000 f83b 	bl	8001df6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001d80:	2000      	movs	r0, #0
 8001d82:	f000 f845 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8001d86:	2016      	movs	r0, #22
 8001d88:	f000 f842 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001d8c:	201b      	movs	r0, #27
 8001d8e:	f000 f83f 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001d92:	2004      	movs	r0, #4
 8001d94:	f000 f83c 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001d98:	2011      	movs	r0, #17
 8001d9a:	f000 f839 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8001d9e:	2007      	movs	r0, #7
 8001da0:	f000 f836 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8001da4:	2031      	movs	r0, #49	@ 0x31
 8001da6:	f000 f833 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8001daa:	2033      	movs	r0, #51	@ 0x33
 8001dac:	f000 f830 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8001db0:	2042      	movs	r0, #66	@ 0x42
 8001db2:	f000 f82d 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001db6:	2005      	movs	r0, #5
 8001db8:	f000 f82a 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001dbc:	200c      	movs	r0, #12
 8001dbe:	f000 f827 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001dc2:	200a      	movs	r0, #10
 8001dc4:	f000 f824 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8001dc8:	2028      	movs	r0, #40	@ 0x28
 8001dca:	f000 f821 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8001dce:	202f      	movs	r0, #47	@ 0x2f
 8001dd0:	f000 f81e 	bl	8001e10 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8001dd4:	200f      	movs	r0, #15
 8001dd6:	f000 f81b 	bl	8001e10 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8001dda:	2011      	movs	r0, #17
 8001ddc:	f000 f80b 	bl	8001df6 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001de0:	20c8      	movs	r0, #200	@ 0xc8
 8001de2:	f000 f97d 	bl	80020e0 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8001de6:	2029      	movs	r0, #41	@ 0x29
 8001de8:	f000 f805 	bl	8001df6 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001dec:	202c      	movs	r0, #44	@ 0x2c
 8001dee:	f000 f802 	bl	8001df6 <ili9341_Write_Reg>
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b082      	sub	sp, #8
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f000 f94a 	bl	800209c <LCD_IO_WriteReg>
}
 8001e08:	bf00      	nop
 8001e0a:	3708      	adds	r7, #8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001e1a:	88fb      	ldrh	r3, [r7, #6]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f000 f91b 	bl	8002058 <LCD_IO_WriteData>
}
 8001e22:	bf00      	nop
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
	...

08001e2c <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001e30:	4819      	ldr	r0, [pc, #100]	@ (8001e98 <SPI_Init+0x6c>)
 8001e32:	f004 fdee 	bl	8006a12 <HAL_SPI_GetState>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d12b      	bne.n	8001e94 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8001e3c:	4b16      	ldr	r3, [pc, #88]	@ (8001e98 <SPI_Init+0x6c>)
 8001e3e:	4a17      	ldr	r2, [pc, #92]	@ (8001e9c <SPI_Init+0x70>)
 8001e40:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001e42:	4b15      	ldr	r3, [pc, #84]	@ (8001e98 <SPI_Init+0x6c>)
 8001e44:	2218      	movs	r2, #24
 8001e46:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001e48:	4b13      	ldr	r3, [pc, #76]	@ (8001e98 <SPI_Init+0x6c>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001e4e:	4b12      	ldr	r3, [pc, #72]	@ (8001e98 <SPI_Init+0x6c>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001e54:	4b10      	ldr	r3, [pc, #64]	@ (8001e98 <SPI_Init+0x6c>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e98 <SPI_Init+0x6c>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001e60:	4b0d      	ldr	r3, [pc, #52]	@ (8001e98 <SPI_Init+0x6c>)
 8001e62:	2207      	movs	r2, #7
 8001e64:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001e66:	4b0c      	ldr	r3, [pc, #48]	@ (8001e98 <SPI_Init+0x6c>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e98 <SPI_Init+0x6c>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001e72:	4b09      	ldr	r3, [pc, #36]	@ (8001e98 <SPI_Init+0x6c>)
 8001e74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e78:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001e7a:	4b07      	ldr	r3, [pc, #28]	@ (8001e98 <SPI_Init+0x6c>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001e80:	4b05      	ldr	r3, [pc, #20]	@ (8001e98 <SPI_Init+0x6c>)
 8001e82:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001e86:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8001e88:	4803      	ldr	r0, [pc, #12]	@ (8001e98 <SPI_Init+0x6c>)
 8001e8a:	f000 f833 	bl	8001ef4 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001e8e:	4802      	ldr	r0, [pc, #8]	@ (8001e98 <SPI_Init+0x6c>)
 8001e90:	f004 fbca 	bl	8006628 <HAL_SPI_Init>
  }
}
 8001e94:	bf00      	nop
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	20025978 	.word	0x20025978
 8001e9c:	40015000 	.word	0x40015000

08001ea0 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8001eae:	4b09      	ldr	r3, [pc, #36]	@ (8001ed4 <SPI_Write+0x34>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	1db9      	adds	r1, r7, #6
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	4808      	ldr	r0, [pc, #32]	@ (8001ed8 <SPI_Write+0x38>)
 8001eb8:	f004 fc67 	bl	800678a <HAL_SPI_Transmit>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001ec0:	7bfb      	ldrb	r3, [r7, #15]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8001ec6:	f000 f809 	bl	8001edc <SPI_Error>
  }
}
 8001eca:	bf00      	nop
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000014 	.word	0x20000014
 8001ed8:	20025978 	.word	0x20025978

08001edc <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001ee0:	4803      	ldr	r0, [pc, #12]	@ (8001ef0 <SPI_Error+0x14>)
 8001ee2:	f004 fc2a 	bl	800673a <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8001ee6:	f7ff ffa1 	bl	8001e2c <SPI_Init>
}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20025978 	.word	0x20025978

08001ef4 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b08a      	sub	sp, #40	@ 0x28
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001efc:	2300      	movs	r3, #0
 8001efe:	613b      	str	r3, [r7, #16]
 8001f00:	4b17      	ldr	r3, [pc, #92]	@ (8001f60 <SPI_MspInit+0x6c>)
 8001f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f04:	4a16      	ldr	r2, [pc, #88]	@ (8001f60 <SPI_MspInit+0x6c>)
 8001f06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001f0a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f0c:	4b14      	ldr	r3, [pc, #80]	@ (8001f60 <SPI_MspInit+0x6c>)
 8001f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f14:	613b      	str	r3, [r7, #16]
 8001f16:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8001f18:	2300      	movs	r3, #0
 8001f1a:	60fb      	str	r3, [r7, #12]
 8001f1c:	4b10      	ldr	r3, [pc, #64]	@ (8001f60 <SPI_MspInit+0x6c>)
 8001f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f20:	4a0f      	ldr	r2, [pc, #60]	@ (8001f60 <SPI_MspInit+0x6c>)
 8001f22:	f043 0320 	orr.w	r3, r3, #32
 8001f26:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f28:	4b0d      	ldr	r3, [pc, #52]	@ (8001f60 <SPI_MspInit+0x6c>)
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2c:	f003 0320 	and.w	r3, r3, #32
 8001f30:	60fb      	str	r3, [r7, #12]
 8001f32:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8001f34:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001f38:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001f3e:	2302      	movs	r3, #2
 8001f40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001f42:	2301      	movs	r3, #1
 8001f44:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8001f46:	2305      	movs	r3, #5
 8001f48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8001f4a:	f107 0314 	add.w	r3, r7, #20
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4804      	ldr	r0, [pc, #16]	@ (8001f64 <SPI_MspInit+0x70>)
 8001f52:	f001 fecb 	bl	8003cec <HAL_GPIO_Init>
}
 8001f56:	bf00      	nop
 8001f58:	3728      	adds	r7, #40	@ 0x28
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40023800 	.word	0x40023800
 8001f64:	40021400 	.word	0x40021400

08001f68 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b088      	sub	sp, #32
 8001f6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001f6e:	4b36      	ldr	r3, [pc, #216]	@ (8002048 <LCD_IO_Init+0xe0>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d164      	bne.n	8002040 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001f76:	4b34      	ldr	r3, [pc, #208]	@ (8002048 <LCD_IO_Init+0xe0>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60bb      	str	r3, [r7, #8]
 8001f80:	4b32      	ldr	r3, [pc, #200]	@ (800204c <LCD_IO_Init+0xe4>)
 8001f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f84:	4a31      	ldr	r2, [pc, #196]	@ (800204c <LCD_IO_Init+0xe4>)
 8001f86:	f043 0308 	orr.w	r3, r3, #8
 8001f8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8c:	4b2f      	ldr	r3, [pc, #188]	@ (800204c <LCD_IO_Init+0xe4>)
 8001f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f90:	f003 0308 	and.w	r3, r3, #8
 8001f94:	60bb      	str	r3, [r7, #8]
 8001f96:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001f98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f9c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001faa:	f107 030c 	add.w	r3, r7, #12
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4827      	ldr	r0, [pc, #156]	@ (8002050 <LCD_IO_Init+0xe8>)
 8001fb2:	f001 fe9b 	bl	8003cec <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	607b      	str	r3, [r7, #4]
 8001fba:	4b24      	ldr	r3, [pc, #144]	@ (800204c <LCD_IO_Init+0xe4>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fbe:	4a23      	ldr	r2, [pc, #140]	@ (800204c <LCD_IO_Init+0xe4>)
 8001fc0:	f043 0308 	orr.w	r3, r3, #8
 8001fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fc6:	4b21      	ldr	r3, [pc, #132]	@ (800204c <LCD_IO_Init+0xe4>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fca:	f003 0308 	and.w	r3, r3, #8
 8001fce:	607b      	str	r3, [r7, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001fd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fd6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001fe4:	f107 030c 	add.w	r3, r7, #12
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4819      	ldr	r0, [pc, #100]	@ (8002050 <LCD_IO_Init+0xe8>)
 8001fec:	f001 fe7e 	bl	8003cec <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	603b      	str	r3, [r7, #0]
 8001ff4:	4b15      	ldr	r3, [pc, #84]	@ (800204c <LCD_IO_Init+0xe4>)
 8001ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff8:	4a14      	ldr	r2, [pc, #80]	@ (800204c <LCD_IO_Init+0xe4>)
 8001ffa:	f043 0304 	orr.w	r3, r3, #4
 8001ffe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002000:	4b12      	ldr	r3, [pc, #72]	@ (800204c <LCD_IO_Init+0xe4>)
 8002002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002004:	f003 0304 	and.w	r3, r3, #4
 8002008:	603b      	str	r3, [r7, #0]
 800200a:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 800200c:	2304      	movs	r3, #4
 800200e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002010:	2301      	movs	r3, #1
 8002012:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002014:	2300      	movs	r3, #0
 8002016:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002018:	2302      	movs	r3, #2
 800201a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 800201c:	f107 030c 	add.w	r3, r7, #12
 8002020:	4619      	mov	r1, r3
 8002022:	480c      	ldr	r0, [pc, #48]	@ (8002054 <LCD_IO_Init+0xec>)
 8002024:	f001 fe62 	bl	8003cec <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002028:	2200      	movs	r2, #0
 800202a:	2104      	movs	r1, #4
 800202c:	4809      	ldr	r0, [pc, #36]	@ (8002054 <LCD_IO_Init+0xec>)
 800202e:	f002 f915 	bl	800425c <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8002032:	2201      	movs	r2, #1
 8002034:	2104      	movs	r1, #4
 8002036:	4807      	ldr	r0, [pc, #28]	@ (8002054 <LCD_IO_Init+0xec>)
 8002038:	f002 f910 	bl	800425c <HAL_GPIO_WritePin>

    SPI_Init();
 800203c:	f7ff fef6 	bl	8001e2c <SPI_Init>
  }
}
 8002040:	bf00      	nop
 8002042:	3720      	adds	r7, #32
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	200259d0 	.word	0x200259d0
 800204c:	40023800 	.word	0x40023800
 8002050:	40020c00 	.word	0x40020c00
 8002054:	40020800 	.word	0x40020800

08002058 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002062:	2201      	movs	r2, #1
 8002064:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002068:	480a      	ldr	r0, [pc, #40]	@ (8002094 <LCD_IO_WriteData+0x3c>)
 800206a:	f002 f8f7 	bl	800425c <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 800206e:	2200      	movs	r2, #0
 8002070:	2104      	movs	r1, #4
 8002072:	4809      	ldr	r0, [pc, #36]	@ (8002098 <LCD_IO_WriteData+0x40>)
 8002074:	f002 f8f2 	bl	800425c <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 8002078:	88fb      	ldrh	r3, [r7, #6]
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff ff10 	bl	8001ea0 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002080:	2201      	movs	r2, #1
 8002082:	2104      	movs	r1, #4
 8002084:	4804      	ldr	r0, [pc, #16]	@ (8002098 <LCD_IO_WriteData+0x40>)
 8002086:	f002 f8e9 	bl	800425c <HAL_GPIO_WritePin>
}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	40020c00 	.word	0x40020c00
 8002098:	40020800 	.word	0x40020800

0800209c <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80020a6:	2200      	movs	r2, #0
 80020a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020ac:	480a      	ldr	r0, [pc, #40]	@ (80020d8 <LCD_IO_WriteReg+0x3c>)
 80020ae:	f002 f8d5 	bl	800425c <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80020b2:	2200      	movs	r2, #0
 80020b4:	2104      	movs	r1, #4
 80020b6:	4809      	ldr	r0, [pc, #36]	@ (80020dc <LCD_IO_WriteReg+0x40>)
 80020b8:	f002 f8d0 	bl	800425c <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 80020bc:	79fb      	ldrb	r3, [r7, #7]
 80020be:	b29b      	uxth	r3, r3
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff feed 	bl	8001ea0 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80020c6:	2201      	movs	r2, #1
 80020c8:	2104      	movs	r1, #4
 80020ca:	4804      	ldr	r0, [pc, #16]	@ (80020dc <LCD_IO_WriteReg+0x40>)
 80020cc:	f002 f8c6 	bl	800425c <HAL_GPIO_WritePin>
}
 80020d0:	bf00      	nop
 80020d2:	3708      	adds	r7, #8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40020c00 	.word	0x40020c00
 80020dc:	40020800 	.word	0x40020800

080020e0 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f001 fcc9 	bl	8003a80 <HAL_Delay>
}
 80020ee:	bf00      	nop
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
	...

080020f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
  HAL_Init();
 80020fe:	f001 fc4d 	bl	800399c <HAL_Init>

  SystemClock_Config();
 8002102:	f000 f953 	bl	80023ac <SystemClock_Config>

  MX_GPIO_Init();
 8002106:	f000 fb61 	bl	80027cc <MX_GPIO_Init>
  MX_LTDC_Init();
 800210a:	f000 f9f9 	bl	8002500 <MX_LTDC_Init>
  MX_RNG_Init();
 800210e:	f000 faa9 	bl	8002664 <MX_RNG_Init>
  MX_SPI5_Init();
 8002112:	f000 fabb 	bl	800268c <MX_SPI5_Init>
  MX_I2C3_Init();
 8002116:	f000 f9b3 	bl	8002480 <MX_I2C3_Init>
  ApplicationInit();
 800211a:	f7fe fe5b 	bl	8000dd4 <ApplicationInit>

  game_seconds  = 0;
 800211e:	4b97      	ldr	r3, [pc, #604]	@ (800237c <main+0x284>)
 8002120:	2200      	movs	r2, #0
 8002122:	701a      	strb	r2, [r3, #0]
  seconds_flag = true;
 8002124:	4b96      	ldr	r3, [pc, #600]	@ (8002380 <main+0x288>)
 8002126:	2201      	movs	r2, #1
 8002128:	701a      	strb	r2, [r3, #0]

  HAL_Delay(500);
 800212a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800212e:	f001 fca7 	bl	8003a80 <HAL_Delay>

  STMPE811_TouchData touch;
  while (1){
	  gameConfig();
 8002132:	f000 fcff 	bl	8002b34 <gameConfig>
  while (1){
      if (returnTouchStateAndLocation(&touch) == STMPE811_State_Pressed) {
 8002136:	1d3b      	adds	r3, r7, #4
 8002138:	4618      	mov	r0, r3
 800213a:	f7ff fbf6 	bl	800192a <returnTouchStateAndLocation>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d1f8      	bne.n	8002136 <main+0x3e>
          if (touch.y < 120) {
 8002144:	88fb      	ldrh	r3, [r7, #6]
 8002146:	2b77      	cmp	r3, #119	@ 0x77
 8002148:	d803      	bhi.n	8002152 <main+0x5a>
              onePlayerMode = ONE_PLAYER_MODE;
 800214a:	4b8e      	ldr	r3, [pc, #568]	@ (8002384 <main+0x28c>)
 800214c:	2201      	movs	r2, #1
 800214e:	701a      	strb	r2, [r3, #0]
          } else {
              onePlayerMode = TWO_PLAYER_MODE;
          }
          break;
 8002150:	e002      	b.n	8002158 <main+0x60>
              onePlayerMode = TWO_PLAYER_MODE;
 8002152:	4b8c      	ldr	r3, [pc, #560]	@ (8002384 <main+0x28c>)
 8002154:	2200      	movs	r2, #0
 8002156:	701a      	strb	r2, [r3, #0]
      }
  }
  LCD_DrawGameBoard(board);
 8002158:	488b      	ldr	r0, [pc, #556]	@ (8002388 <main+0x290>)
 800215a:	f7ff f98b 	bl	8001474 <LCD_DrawGameBoard>
  MX_TIM2_Init();
 800215e:	f000 facb 	bl	80026f8 <MX_TIM2_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8002162:	488a      	ldr	r0, [pc, #552]	@ (800238c <main+0x294>)
 8002164:	f004 fd90 	bl	8006c88 <HAL_TIM_Base_Start_IT>

  switch (onePlayerMode) {
 8002168:	4b86      	ldr	r3, [pc, #536]	@ (8002384 <main+0x28c>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d04f      	beq.n	8002210 <main+0x118>
 8002170:	2b01      	cmp	r3, #1
 8002172:	f000 80e5 	beq.w	8002340 <main+0x248>
 8002176:	e0e9      	b.n	800234c <main+0x254>
      case 0: // 2 PLAYER
    	  while (!gameOver) {
    		  if (currentPlayer == 1) {
 8002178:	4b85      	ldr	r3, [pc, #532]	@ (8002390 <main+0x298>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d104      	bne.n	800218a <main+0x92>
    			  color = COLOR_PLAYER1;
 8002180:	4b84      	ldr	r3, [pc, #528]	@ (8002394 <main+0x29c>)
 8002182:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002186:	801a      	strh	r2, [r3, #0]
 8002188:	e003      	b.n	8002192 <main+0x9a>
    		  } else {
    			  color = COLOR_PLAYER2;
 800218a:	4b82      	ldr	r3, [pc, #520]	@ (8002394 <main+0x29c>)
 800218c:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002190:	801a      	strh	r2, [r3, #0]
    		  }
    		  HAL_Delay(50);
 8002192:	2032      	movs	r0, #50	@ 0x32
 8002194:	f001 fc74 	bl	8003a80 <HAL_Delay>
    		  LCD_DrawFloatingCoin(currentColumn, color);
 8002198:	4b7f      	ldr	r3, [pc, #508]	@ (8002398 <main+0x2a0>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	4a7d      	ldr	r2, [pc, #500]	@ (8002394 <main+0x29c>)
 800219e:	8812      	ldrh	r2, [r2, #0]
 80021a0:	4611      	mov	r1, r2
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff fb96 	bl	80018d4 <LCD_DrawFloatingCoin>

    		  if (seconds_flag) {
 80021a8:	4b75      	ldr	r3, [pc, #468]	@ (8002380 <main+0x288>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d008      	beq.n	80021c4 <main+0xcc>
    		    seconds_flag = false;
 80021b2:	4b73      	ldr	r3, [pc, #460]	@ (8002380 <main+0x288>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	701a      	strb	r2, [r3, #0]
    		    draw_elapsed_time(game_seconds);
 80021b8:	4b70      	ldr	r3, [pc, #448]	@ (800237c <main+0x284>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff f9d0 	bl	8001564 <draw_elapsed_time>
    		  }

    		  if (returnTouchStateAndLocation(&touch) == STMPE811_State_Pressed) {
 80021c4:	1d3b      	adds	r3, r7, #4
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff fbaf 	bl	800192a <returnTouchStateAndLocation>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d11e      	bne.n	8002210 <main+0x118>
    			  LCD_ClearFloatingBand();
 80021d2:	f7ff f9a5 	bl	8001520 <LCD_ClearFloatingBand>
    			  if (touch.y < 120) currentColumn = MAX(0, currentColumn - 1);
 80021d6:	88fb      	ldrh	r3, [r7, #6]
 80021d8:	2b77      	cmp	r3, #119	@ 0x77
 80021da:	d80c      	bhi.n	80021f6 <main+0xfe>
 80021dc:	4b6e      	ldr	r3, [pc, #440]	@ (8002398 <main+0x2a0>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d004      	beq.n	80021ee <main+0xf6>
 80021e4:	4b6c      	ldr	r3, [pc, #432]	@ (8002398 <main+0x2a0>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	3b01      	subs	r3, #1
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	e000      	b.n	80021f0 <main+0xf8>
 80021ee:	2300      	movs	r3, #0
 80021f0:	4a69      	ldr	r2, [pc, #420]	@ (8002398 <main+0x2a0>)
 80021f2:	7013      	strb	r3, [r2, #0]
 80021f4:	e009      	b.n	800220a <main+0x112>
    			  else currentColumn = MIN(6, currentColumn + 1);
 80021f6:	4b68      	ldr	r3, [pc, #416]	@ (8002398 <main+0x2a0>)
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	2b05      	cmp	r3, #5
 80021fc:	bf28      	it	cs
 80021fe:	2305      	movcs	r3, #5
 8002200:	b2db      	uxtb	r3, r3
 8002202:	3301      	adds	r3, #1
 8002204:	b2da      	uxtb	r2, r3
 8002206:	4b64      	ldr	r3, [pc, #400]	@ (8002398 <main+0x2a0>)
 8002208:	701a      	strb	r2, [r3, #0]
    			  HAL_Delay(100);
 800220a:	2064      	movs	r0, #100	@ 0x64
 800220c:	f001 fc38 	bl	8003a80 <HAL_Delay>
    	  while (!gameOver) {
 8002210:	4b62      	ldr	r3, [pc, #392]	@ (800239c <main+0x2a4>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d0af      	beq.n	8002178 <main+0x80>
    		  }
    	  }
          break;
 8002218:	e098      	b.n	800234c <main+0x254>

      case 1: // 1 PLAYER
          while (!gameOver) {
              if (currentPlayer == HUMAN_PLAYER) {
 800221a:	4b5d      	ldr	r3, [pc, #372]	@ (8002390 <main+0x298>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d143      	bne.n	80022aa <main+0x1b2>
            	  color = COLOR_PLAYER1;
 8002222:	4b5c      	ldr	r3, [pc, #368]	@ (8002394 <main+0x29c>)
 8002224:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002228:	801a      	strh	r2, [r3, #0]
        		  HAL_Delay(50);
 800222a:	2032      	movs	r0, #50	@ 0x32
 800222c:	f001 fc28 	bl	8003a80 <HAL_Delay>
        		  LCD_DrawFloatingCoin(currentColumn, color);
 8002230:	4b59      	ldr	r3, [pc, #356]	@ (8002398 <main+0x2a0>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	4a57      	ldr	r2, [pc, #348]	@ (8002394 <main+0x29c>)
 8002236:	8812      	ldrh	r2, [r2, #0]
 8002238:	4611      	mov	r1, r2
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff fb4a 	bl	80018d4 <LCD_DrawFloatingCoin>

        		  if (seconds_flag) {
 8002240:	4b4f      	ldr	r3, [pc, #316]	@ (8002380 <main+0x288>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	b2db      	uxtb	r3, r3
 8002246:	2b00      	cmp	r3, #0
 8002248:	d008      	beq.n	800225c <main+0x164>
        		    seconds_flag = false;
 800224a:	4b4d      	ldr	r3, [pc, #308]	@ (8002380 <main+0x288>)
 800224c:	2200      	movs	r2, #0
 800224e:	701a      	strb	r2, [r3, #0]
        		    draw_elapsed_time(game_seconds);
 8002250:	4b4a      	ldr	r3, [pc, #296]	@ (800237c <main+0x284>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	b2db      	uxtb	r3, r3
 8002256:	4618      	mov	r0, r3
 8002258:	f7ff f984 	bl	8001564 <draw_elapsed_time>
        		  }

        		  if (returnTouchStateAndLocation(&touch) == STMPE811_State_Pressed) {
 800225c:	1d3b      	adds	r3, r7, #4
 800225e:	4618      	mov	r0, r3
 8002260:	f7ff fb63 	bl	800192a <returnTouchStateAndLocation>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d16a      	bne.n	8002340 <main+0x248>
        			  LCD_ClearFloatingBand();
 800226a:	f7ff f959 	bl	8001520 <LCD_ClearFloatingBand>

        			  if (touch.y < 120) currentColumn = MAX(0, currentColumn - 1);
 800226e:	88fb      	ldrh	r3, [r7, #6]
 8002270:	2b77      	cmp	r3, #119	@ 0x77
 8002272:	d80c      	bhi.n	800228e <main+0x196>
 8002274:	4b48      	ldr	r3, [pc, #288]	@ (8002398 <main+0x2a0>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d004      	beq.n	8002286 <main+0x18e>
 800227c:	4b46      	ldr	r3, [pc, #280]	@ (8002398 <main+0x2a0>)
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	3b01      	subs	r3, #1
 8002282:	b2db      	uxtb	r3, r3
 8002284:	e000      	b.n	8002288 <main+0x190>
 8002286:	2300      	movs	r3, #0
 8002288:	4a43      	ldr	r2, [pc, #268]	@ (8002398 <main+0x2a0>)
 800228a:	7013      	strb	r3, [r2, #0]
 800228c:	e009      	b.n	80022a2 <main+0x1aa>
        			  else currentColumn = MIN(6, currentColumn + 1);
 800228e:	4b42      	ldr	r3, [pc, #264]	@ (8002398 <main+0x2a0>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	2b05      	cmp	r3, #5
 8002294:	bf28      	it	cs
 8002296:	2305      	movcs	r3, #5
 8002298:	b2db      	uxtb	r3, r3
 800229a:	3301      	adds	r3, #1
 800229c:	b2da      	uxtb	r2, r3
 800229e:	4b3e      	ldr	r3, [pc, #248]	@ (8002398 <main+0x2a0>)
 80022a0:	701a      	strb	r2, [r3, #0]
        			  HAL_Delay(100);
 80022a2:	2064      	movs	r0, #100	@ 0x64
 80022a4:	f001 fbec 	bl	8003a80 <HAL_Delay>
 80022a8:	e04a      	b.n	8002340 <main+0x248>
        		  }
              } else {
                  // AI TURN
                  HAL_Delay(200);
 80022aa:	20c8      	movs	r0, #200	@ 0xc8
 80022ac:	f001 fbe8 	bl	8003a80 <HAL_Delay>
                  color = COLOR_PLAYER2;
 80022b0:	4b38      	ldr	r3, [pc, #224]	@ (8002394 <main+0x29c>)
 80022b2:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80022b6:	801a      	strh	r2, [r3, #0]
                  uint8_t aiCol = getBestMove(board);
 80022b8:	4833      	ldr	r0, [pc, #204]	@ (8002388 <main+0x290>)
 80022ba:	f7fe fd3b 	bl	8000d34 <getBestMove>
 80022be:	4603      	mov	r3, r0
 80022c0:	73fb      	strb	r3, [r7, #15]
                  int8_t  row = placeCoin(board, aiCol, AI_PLAYER);
 80022c2:	7bfb      	ldrb	r3, [r7, #15]
 80022c4:	2202      	movs	r2, #2
 80022c6:	4619      	mov	r1, r3
 80022c8:	482f      	ldr	r0, [pc, #188]	@ (8002388 <main+0x290>)
 80022ca:	f7ff fb3a 	bl	8001942 <placeCoin>
 80022ce:	4603      	mov	r3, r0
 80022d0:	73bb      	strb	r3, [r7, #14]

                  LCD_DrawGameBoard(board);
 80022d2:	482d      	ldr	r0, [pc, #180]	@ (8002388 <main+0x290>)
 80022d4:	f7ff f8ce 	bl	8001474 <LCD_DrawGameBoard>

                  if (row >= 0) {
 80022d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	db1e      	blt.n	800231e <main+0x226>
                      uint8_t outcome = checkWinOrTie(board, row, aiCol, AI_PLAYER);
 80022e0:	7bb9      	ldrb	r1, [r7, #14]
 80022e2:	7bfa      	ldrb	r2, [r7, #15]
 80022e4:	2302      	movs	r3, #2
 80022e6:	4828      	ldr	r0, [pc, #160]	@ (8002388 <main+0x290>)
 80022e8:	f7ff fb9b 	bl	8001a22 <checkWinOrTie>
 80022ec:	4603      	mov	r3, r0
 80022ee:	737b      	strb	r3, [r7, #13]
                      if (outcome == 1) {
 80022f0:	7b7b      	ldrb	r3, [r7, #13]
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d106      	bne.n	8002304 <main+0x20c>
                          winner   = AI_PLAYER;
 80022f6:	4b2a      	ldr	r3, [pc, #168]	@ (80023a0 <main+0x2a8>)
 80022f8:	2202      	movs	r2, #2
 80022fa:	701a      	strb	r2, [r3, #0]
                          gameOver = 1;
 80022fc:	4b27      	ldr	r3, [pc, #156]	@ (800239c <main+0x2a4>)
 80022fe:	2201      	movs	r2, #1
 8002300:	701a      	strb	r2, [r3, #0]
 8002302:	e00c      	b.n	800231e <main+0x226>
                      } else if (outcome == 2) {
 8002304:	7b7b      	ldrb	r3, [r7, #13]
 8002306:	2b02      	cmp	r3, #2
 8002308:	d106      	bne.n	8002318 <main+0x220>
                          winner   = 0;
 800230a:	4b25      	ldr	r3, [pc, #148]	@ (80023a0 <main+0x2a8>)
 800230c:	2200      	movs	r2, #0
 800230e:	701a      	strb	r2, [r3, #0]
                          gameOver = 1;
 8002310:	4b22      	ldr	r3, [pc, #136]	@ (800239c <main+0x2a4>)
 8002312:	2201      	movs	r2, #1
 8002314:	701a      	strb	r2, [r3, #0]
 8002316:	e002      	b.n	800231e <main+0x226>
                      } else {
                          currentPlayer = HUMAN_PLAYER;
 8002318:	4b1d      	ldr	r3, [pc, #116]	@ (8002390 <main+0x298>)
 800231a:	2201      	movs	r2, #1
 800231c:	701a      	strb	r2, [r3, #0]
                      }
                  }

                  if (seconds_flag) {
 800231e:	4b18      	ldr	r3, [pc, #96]	@ (8002380 <main+0x288>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	d008      	beq.n	800233a <main+0x242>
                      seconds_flag = false;
 8002328:	4b15      	ldr	r3, [pc, #84]	@ (8002380 <main+0x288>)
 800232a:	2200      	movs	r2, #0
 800232c:	701a      	strb	r2, [r3, #0]
                      draw_elapsed_time(game_seconds);
 800232e:	4b13      	ldr	r3, [pc, #76]	@ (800237c <main+0x284>)
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	b2db      	uxtb	r3, r3
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff f915 	bl	8001564 <draw_elapsed_time>
                  }
                  LCD_DrawGameBoard(board);
 800233a:	4813      	ldr	r0, [pc, #76]	@ (8002388 <main+0x290>)
 800233c:	f7ff f89a 	bl	8001474 <LCD_DrawGameBoard>
          while (!gameOver) {
 8002340:	4b16      	ldr	r3, [pc, #88]	@ (800239c <main+0x2a4>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	f43f af68 	beq.w	800221a <main+0x122>
              }
          }
          break;
 800234a:	bf00      	nop
  }
  HAL_Delay(500);
 800234c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002350:	f001 fb96 	bl	8003a80 <HAL_Delay>
  LCD_DrawGameOverScreen(winner, redWins, yellowWins, game_seconds);
 8002354:	4b12      	ldr	r3, [pc, #72]	@ (80023a0 <main+0x2a8>)
 8002356:	7818      	ldrb	r0, [r3, #0]
 8002358:	4b12      	ldr	r3, [pc, #72]	@ (80023a4 <main+0x2ac>)
 800235a:	7819      	ldrb	r1, [r3, #0]
 800235c:	4b12      	ldr	r3, [pc, #72]	@ (80023a8 <main+0x2b0>)
 800235e:	781a      	ldrb	r2, [r3, #0]
 8002360:	4b06      	ldr	r3, [pc, #24]	@ (800237c <main+0x284>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	b2db      	uxtb	r3, r3
 8002366:	f7ff f96b 	bl	8001640 <LCD_DrawGameOverScreen>
  while (returnTouchStateAndLocation(&touch) != STMPE811_State_Pressed){
 800236a:	bf00      	nop
 800236c:	1d3b      	adds	r3, r7, #4
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff fadb 	bl	800192a <returnTouchStateAndLocation>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1f8      	bne.n	800236c <main+0x274>
  while (1){
 800237a:	e6da      	b.n	8002132 <main+0x3a>
 800237c:	20025bb2 	.word	0x20025bb2
 8002380:	20025bb3 	.word	0x20025bb3
 8002384:	20025baa 	.word	0x20025baa
 8002388:	20025b80 	.word	0x20025b80
 800238c:	20025b38 	.word	0x20025b38
 8002390:	20000018 	.word	0x20000018
 8002394:	20025bb0 	.word	0x20025bb0
 8002398:	20000019 	.word	0x20000019
 800239c:	20025bab 	.word	0x20025bab
 80023a0:	20025bac 	.word	0x20025bac
 80023a4:	20025bad 	.word	0x20025bad
 80023a8:	20025bae 	.word	0x20025bae

080023ac <SystemClock_Config>:
  }
  }
}
void SystemClock_Config(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b094      	sub	sp, #80	@ 0x50
 80023b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023b2:	f107 0320 	add.w	r3, r7, #32
 80023b6:	2230      	movs	r2, #48	@ 0x30
 80023b8:	2100      	movs	r1, #0
 80023ba:	4618      	mov	r0, r3
 80023bc:	f005 f8aa 	bl	8007514 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023c0:	f107 030c 	add.w	r3, r7, #12
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	605a      	str	r2, [r3, #4]
 80023ca:	609a      	str	r2, [r3, #8]
 80023cc:	60da      	str	r2, [r3, #12]
 80023ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023d0:	2300      	movs	r3, #0
 80023d2:	60bb      	str	r3, [r7, #8]
 80023d4:	4b28      	ldr	r3, [pc, #160]	@ (8002478 <SystemClock_Config+0xcc>)
 80023d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d8:	4a27      	ldr	r2, [pc, #156]	@ (8002478 <SystemClock_Config+0xcc>)
 80023da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023de:	6413      	str	r3, [r2, #64]	@ 0x40
 80023e0:	4b25      	ldr	r3, [pc, #148]	@ (8002478 <SystemClock_Config+0xcc>)
 80023e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023e8:	60bb      	str	r3, [r7, #8]
 80023ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023ec:	2300      	movs	r3, #0
 80023ee:	607b      	str	r3, [r7, #4]
 80023f0:	4b22      	ldr	r3, [pc, #136]	@ (800247c <SystemClock_Config+0xd0>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a21      	ldr	r2, [pc, #132]	@ (800247c <SystemClock_Config+0xd0>)
 80023f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023fa:	6013      	str	r3, [r2, #0]
 80023fc:	4b1f      	ldr	r3, [pc, #124]	@ (800247c <SystemClock_Config+0xd0>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002404:	607b      	str	r3, [r7, #4]
 8002406:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002408:	2301      	movs	r3, #1
 800240a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800240c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002410:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002412:	2302      	movs	r3, #2
 8002414:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002416:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800241a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800241c:	2308      	movs	r3, #8
 800241e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002420:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002424:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002426:	2302      	movs	r3, #2
 8002428:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800242a:	2307      	movs	r3, #7
 800242c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800242e:	f107 0320 	add.w	r3, r7, #32
 8002432:	4618      	mov	r0, r3
 8002434:	f003 fa8a 	bl	800594c <HAL_RCC_OscConfig>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800243e:	f000 fc43 	bl	8002cc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002442:	230f      	movs	r3, #15
 8002444:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002446:	2302      	movs	r3, #2
 8002448:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800244a:	2300      	movs	r3, #0
 800244c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800244e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002452:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002454:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002458:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800245a:	f107 030c 	add.w	r3, r7, #12
 800245e:	2105      	movs	r1, #5
 8002460:	4618      	mov	r0, r3
 8002462:	f003 fceb 	bl	8005e3c <HAL_RCC_ClockConfig>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800246c:	f000 fc2c 	bl	8002cc8 <Error_Handler>
  }
}
 8002470:	bf00      	nop
 8002472:	3750      	adds	r7, #80	@ 0x50
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	40023800 	.word	0x40023800
 800247c:	40007000 	.word	0x40007000

08002480 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002484:	4b1b      	ldr	r3, [pc, #108]	@ (80024f4 <MX_I2C3_Init+0x74>)
 8002486:	4a1c      	ldr	r2, [pc, #112]	@ (80024f8 <MX_I2C3_Init+0x78>)
 8002488:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800248a:	4b1a      	ldr	r3, [pc, #104]	@ (80024f4 <MX_I2C3_Init+0x74>)
 800248c:	4a1b      	ldr	r2, [pc, #108]	@ (80024fc <MX_I2C3_Init+0x7c>)
 800248e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002490:	4b18      	ldr	r3, [pc, #96]	@ (80024f4 <MX_I2C3_Init+0x74>)
 8002492:	2200      	movs	r2, #0
 8002494:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002496:	4b17      	ldr	r3, [pc, #92]	@ (80024f4 <MX_I2C3_Init+0x74>)
 8002498:	2200      	movs	r2, #0
 800249a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800249c:	4b15      	ldr	r3, [pc, #84]	@ (80024f4 <MX_I2C3_Init+0x74>)
 800249e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80024a2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024a4:	4b13      	ldr	r3, [pc, #76]	@ (80024f4 <MX_I2C3_Init+0x74>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80024aa:	4b12      	ldr	r3, [pc, #72]	@ (80024f4 <MX_I2C3_Init+0x74>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024b0:	4b10      	ldr	r3, [pc, #64]	@ (80024f4 <MX_I2C3_Init+0x74>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024b6:	4b0f      	ldr	r3, [pc, #60]	@ (80024f4 <MX_I2C3_Init+0x74>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80024bc:	480d      	ldr	r0, [pc, #52]	@ (80024f4 <MX_I2C3_Init+0x74>)
 80024be:	f001 feff 	bl	80042c0 <HAL_I2C_Init>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80024c8:	f000 fbfe 	bl	8002cc8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80024cc:	2100      	movs	r1, #0
 80024ce:	4809      	ldr	r0, [pc, #36]	@ (80024f4 <MX_I2C3_Init+0x74>)
 80024d0:	f002 ff1a 	bl	8005308 <HAL_I2CEx_ConfigAnalogFilter>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d001      	beq.n	80024de <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80024da:	f000 fbf5 	bl	8002cc8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80024de:	2100      	movs	r1, #0
 80024e0:	4804      	ldr	r0, [pc, #16]	@ (80024f4 <MX_I2C3_Init+0x74>)
 80024e2:	f002 ff4d 	bl	8005380 <HAL_I2CEx_ConfigDigitalFilter>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d001      	beq.n	80024f0 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80024ec:	f000 fbec 	bl	8002cc8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80024f0:	bf00      	nop
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	200259d4 	.word	0x200259d4
 80024f8:	40005c00 	.word	0x40005c00
 80024fc:	000186a0 	.word	0x000186a0

08002500 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b09a      	sub	sp, #104	@ 0x68
 8002504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8002506:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800250a:	2234      	movs	r2, #52	@ 0x34
 800250c:	2100      	movs	r1, #0
 800250e:	4618      	mov	r0, r3
 8002510:	f005 f800 	bl	8007514 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8002514:	463b      	mov	r3, r7
 8002516:	2234      	movs	r2, #52	@ 0x34
 8002518:	2100      	movs	r1, #0
 800251a:	4618      	mov	r0, r3
 800251c:	f004 fffa 	bl	8007514 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8002520:	4b4e      	ldr	r3, [pc, #312]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002522:	4a4f      	ldr	r2, [pc, #316]	@ (8002660 <MX_LTDC_Init+0x160>)
 8002524:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002526:	4b4d      	ldr	r3, [pc, #308]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002528:	2200      	movs	r2, #0
 800252a:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800252c:	4b4b      	ldr	r3, [pc, #300]	@ (800265c <MX_LTDC_Init+0x15c>)
 800252e:	2200      	movs	r2, #0
 8002530:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002532:	4b4a      	ldr	r3, [pc, #296]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002534:	2200      	movs	r2, #0
 8002536:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002538:	4b48      	ldr	r3, [pc, #288]	@ (800265c <MX_LTDC_Init+0x15c>)
 800253a:	2200      	movs	r2, #0
 800253c:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 800253e:	4b47      	ldr	r3, [pc, #284]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002540:	2207      	movs	r2, #7
 8002542:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8002544:	4b45      	ldr	r3, [pc, #276]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002546:	2203      	movs	r2, #3
 8002548:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 800254a:	4b44      	ldr	r3, [pc, #272]	@ (800265c <MX_LTDC_Init+0x15c>)
 800254c:	220e      	movs	r2, #14
 800254e:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8002550:	4b42      	ldr	r3, [pc, #264]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002552:	2205      	movs	r2, #5
 8002554:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8002556:	4b41      	ldr	r3, [pc, #260]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002558:	f240 228e 	movw	r2, #654	@ 0x28e
 800255c:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 800255e:	4b3f      	ldr	r3, [pc, #252]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002560:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8002564:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 8002566:	4b3d      	ldr	r3, [pc, #244]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002568:	f44f 7225 	mov.w	r2, #660	@ 0x294
 800256c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 800256e:	4b3b      	ldr	r3, [pc, #236]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002570:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8002574:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8002576:	4b39      	ldr	r3, [pc, #228]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002578:	2200      	movs	r2, #0
 800257a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 800257e:	4b37      	ldr	r3, [pc, #220]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002580:	2200      	movs	r2, #0
 8002582:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8002586:	4b35      	ldr	r3, [pc, #212]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800258e:	4833      	ldr	r0, [pc, #204]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002590:	f002 ff36 	bl	8005400 <HAL_LTDC_Init>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 800259a:	f000 fb95 	bl	8002cc8 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800259e:	2300      	movs	r3, #0
 80025a0:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 80025a2:	2300      	movs	r3, #0
 80025a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 80025a6:	2300      	movs	r3, #0
 80025a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 80025aa:	2300      	movs	r3, #0
 80025ac:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80025ae:	2300      	movs	r3, #0
 80025b0:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 80025b2:	2300      	movs	r3, #0
 80025b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 80025b6:	2300      	movs	r3, #0
 80025b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80025ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025be:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80025c0:	2305      	movs	r3, #5
 80025c2:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 80025c4:	2300      	movs	r3, #0
 80025c6:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 80025cc:	2300      	movs	r3, #0
 80025ce:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 80025d0:	2300      	movs	r3, #0
 80025d2:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 80025d6:	2300      	movs	r3, #0
 80025d8:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 80025dc:	2300      	movs	r3, #0
 80025de:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80025e2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80025e6:	2200      	movs	r2, #0
 80025e8:	4619      	mov	r1, r3
 80025ea:	481c      	ldr	r0, [pc, #112]	@ (800265c <MX_LTDC_Init+0x15c>)
 80025ec:	f002 ffd8 	bl	80055a0 <HAL_LTDC_ConfigLayer>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 80025f6:	f000 fb67 	bl	8002cc8 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80025fa:	2300      	movs	r3, #0
 80025fc:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80025fe:	2300      	movs	r3, #0
 8002600:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8002602:	2300      	movs	r3, #0
 8002604:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8002606:	2300      	movs	r3, #0
 8002608:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800260a:	2300      	movs	r3, #0
 800260c:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 800260e:	2300      	movs	r3, #0
 8002610:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8002612:	2300      	movs	r3, #0
 8002614:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8002616:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800261a:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800261c:	2305      	movs	r3, #5
 800261e:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8002620:	2300      	movs	r3, #0
 8002622:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 8002624:	2300      	movs	r3, #0
 8002626:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 800262c:	2300      	movs	r3, #0
 800262e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8002632:	2300      	movs	r3, #0
 8002634:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8002638:	2300      	movs	r3, #0
 800263a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 800263e:	463b      	mov	r3, r7
 8002640:	2201      	movs	r2, #1
 8002642:	4619      	mov	r1, r3
 8002644:	4805      	ldr	r0, [pc, #20]	@ (800265c <MX_LTDC_Init+0x15c>)
 8002646:	f002 ffab 	bl	80055a0 <HAL_LTDC_ConfigLayer>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8002650:	f000 fb3a 	bl	8002cc8 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8002654:	bf00      	nop
 8002656:	3768      	adds	r7, #104	@ 0x68
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	20025a28 	.word	0x20025a28
 8002660:	40016800 	.word	0x40016800

08002664 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8002668:	4b06      	ldr	r3, [pc, #24]	@ (8002684 <MX_RNG_Init+0x20>)
 800266a:	4a07      	ldr	r2, [pc, #28]	@ (8002688 <MX_RNG_Init+0x24>)
 800266c:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800266e:	4805      	ldr	r0, [pc, #20]	@ (8002684 <MX_RNG_Init+0x20>)
 8002670:	f003 ffb0 	bl	80065d4 <HAL_RNG_Init>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800267a:	f000 fb25 	bl	8002cc8 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20025ad0 	.word	0x20025ad0
 8002688:	50060800 	.word	0x50060800

0800268c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002690:	4b17      	ldr	r3, [pc, #92]	@ (80026f0 <MX_SPI5_Init+0x64>)
 8002692:	4a18      	ldr	r2, [pc, #96]	@ (80026f4 <MX_SPI5_Init+0x68>)
 8002694:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002696:	4b16      	ldr	r3, [pc, #88]	@ (80026f0 <MX_SPI5_Init+0x64>)
 8002698:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800269c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800269e:	4b14      	ldr	r3, [pc, #80]	@ (80026f0 <MX_SPI5_Init+0x64>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80026a4:	4b12      	ldr	r3, [pc, #72]	@ (80026f0 <MX_SPI5_Init+0x64>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026aa:	4b11      	ldr	r3, [pc, #68]	@ (80026f0 <MX_SPI5_Init+0x64>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026b0:	4b0f      	ldr	r3, [pc, #60]	@ (80026f0 <MX_SPI5_Init+0x64>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80026b6:	4b0e      	ldr	r3, [pc, #56]	@ (80026f0 <MX_SPI5_Init+0x64>)
 80026b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026bc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80026be:	4b0c      	ldr	r3, [pc, #48]	@ (80026f0 <MX_SPI5_Init+0x64>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026c4:	4b0a      	ldr	r3, [pc, #40]	@ (80026f0 <MX_SPI5_Init+0x64>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80026ca:	4b09      	ldr	r3, [pc, #36]	@ (80026f0 <MX_SPI5_Init+0x64>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026d0:	4b07      	ldr	r3, [pc, #28]	@ (80026f0 <MX_SPI5_Init+0x64>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 80026d6:	4b06      	ldr	r3, [pc, #24]	@ (80026f0 <MX_SPI5_Init+0x64>)
 80026d8:	220a      	movs	r2, #10
 80026da:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80026dc:	4804      	ldr	r0, [pc, #16]	@ (80026f0 <MX_SPI5_Init+0x64>)
 80026de:	f003 ffa3 	bl	8006628 <HAL_SPI_Init>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80026e8:	f000 faee 	bl	8002cc8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80026ec:	bf00      	nop
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	20025ae0 	.word	0x20025ae0
 80026f4:	40015000 	.word	0x40015000

080026f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b088      	sub	sp, #32
 80026fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80026fe:	2300      	movs	r3, #0
 8002700:	607b      	str	r3, [r7, #4]
 8002702:	4b30      	ldr	r3, [pc, #192]	@ (80027c4 <MX_TIM2_Init+0xcc>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002706:	4a2f      	ldr	r2, [pc, #188]	@ (80027c4 <MX_TIM2_Init+0xcc>)
 8002708:	f043 0301 	orr.w	r3, r3, #1
 800270c:	6413      	str	r3, [r2, #64]	@ 0x40
 800270e:	4b2d      	ldr	r3, [pc, #180]	@ (80027c4 <MX_TIM2_Init+0xcc>)
 8002710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	607b      	str	r3, [r7, #4]
 8002718:	687b      	ldr	r3, [r7, #4]

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800271a:	f107 0310 	add.w	r3, r7, #16
 800271e:	2200      	movs	r2, #0
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	605a      	str	r2, [r3, #4]
 8002724:	609a      	str	r2, [r3, #8]
 8002726:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002728:	f107 0308 	add.w	r3, r7, #8
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002732:	4b25      	ldr	r3, [pc, #148]	@ (80027c8 <MX_TIM2_Init+0xd0>)
 8002734:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002738:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 800273a:	4b23      	ldr	r3, [pc, #140]	@ (80027c8 <MX_TIM2_Init+0xd0>)
 800273c:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8002740:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002742:	4b21      	ldr	r3, [pc, #132]	@ (80027c8 <MX_TIM2_Init+0xd0>)
 8002744:	2200      	movs	r2, #0
 8002746:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8002748:	4b1f      	ldr	r3, [pc, #124]	@ (80027c8 <MX_TIM2_Init+0xd0>)
 800274a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800274e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002750:	4b1d      	ldr	r3, [pc, #116]	@ (80027c8 <MX_TIM2_Init+0xd0>)
 8002752:	2200      	movs	r2, #0
 8002754:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002756:	4b1c      	ldr	r3, [pc, #112]	@ (80027c8 <MX_TIM2_Init+0xd0>)
 8002758:	2200      	movs	r2, #0
 800275a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800275c:	481a      	ldr	r0, [pc, #104]	@ (80027c8 <MX_TIM2_Init+0xd0>)
 800275e:	f004 fa43 	bl	8006be8 <HAL_TIM_Base_Init>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002768:	f000 faae 	bl	8002cc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800276c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002770:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002772:	f107 0310 	add.w	r3, r7, #16
 8002776:	4619      	mov	r1, r3
 8002778:	4813      	ldr	r0, [pc, #76]	@ (80027c8 <MX_TIM2_Init+0xd0>)
 800277a:	f004 fbe5 	bl	8006f48 <HAL_TIM_ConfigClockSource>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002784:	f000 faa0 	bl	8002cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002788:	2300      	movs	r3, #0
 800278a:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800278c:	2300      	movs	r3, #0
 800278e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002790:	f107 0308 	add.w	r3, r7, #8
 8002794:	4619      	mov	r1, r3
 8002796:	480c      	ldr	r0, [pc, #48]	@ (80027c8 <MX_TIM2_Init+0xd0>)
 8002798:	f004 fe0c 	bl	80073b4 <HAL_TIMEx_MasterConfigSynchronization>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 80027a2:	f000 fa91 	bl	8002cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80027a6:	4808      	ldr	r0, [pc, #32]	@ (80027c8 <MX_TIM2_Init+0xd0>)
 80027a8:	f004 fa6e 	bl	8006c88 <HAL_TIM_Base_Start_IT>

  HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 80027ac:	2200      	movs	r2, #0
 80027ae:	2102      	movs	r1, #2
 80027b0:	201c      	movs	r0, #28
 80027b2:	f001 fa64 	bl	8003c7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027b6:	201c      	movs	r0, #28
 80027b8:	f001 fa7d 	bl	8003cb6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_Init 2 */

}
 80027bc:	bf00      	nop
 80027be:	3720      	adds	r7, #32
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40023800 	.word	0x40023800
 80027c8:	20025b38 	.word	0x20025b38

080027cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b08e      	sub	sp, #56	@ 0x38
 80027d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027d6:	2200      	movs	r2, #0
 80027d8:	601a      	str	r2, [r3, #0]
 80027da:	605a      	str	r2, [r3, #4]
 80027dc:	609a      	str	r2, [r3, #8]
 80027de:	60da      	str	r2, [r3, #12]
 80027e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	623b      	str	r3, [r7, #32]
 80027e6:	4bb3      	ldr	r3, [pc, #716]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ea:	4ab2      	ldr	r2, [pc, #712]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 80027ec:	f043 0304 	orr.w	r3, r3, #4
 80027f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027f2:	4bb0      	ldr	r3, [pc, #704]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f6:	f003 0304 	and.w	r3, r3, #4
 80027fa:	623b      	str	r3, [r7, #32]
 80027fc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	61fb      	str	r3, [r7, #28]
 8002802:	4bac      	ldr	r3, [pc, #688]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002806:	4aab      	ldr	r2, [pc, #684]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002808:	f043 0320 	orr.w	r3, r3, #32
 800280c:	6313      	str	r3, [r2, #48]	@ 0x30
 800280e:	4ba9      	ldr	r3, [pc, #676]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002812:	f003 0320 	and.w	r3, r3, #32
 8002816:	61fb      	str	r3, [r7, #28]
 8002818:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	61bb      	str	r3, [r7, #24]
 800281e:	4ba5      	ldr	r3, [pc, #660]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002822:	4aa4      	ldr	r2, [pc, #656]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002824:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002828:	6313      	str	r3, [r2, #48]	@ 0x30
 800282a:	4ba2      	ldr	r3, [pc, #648]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002832:	61bb      	str	r3, [r7, #24]
 8002834:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002836:	2300      	movs	r3, #0
 8002838:	617b      	str	r3, [r7, #20]
 800283a:	4b9e      	ldr	r3, [pc, #632]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283e:	4a9d      	ldr	r2, [pc, #628]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002840:	f043 0301 	orr.w	r3, r3, #1
 8002844:	6313      	str	r3, [r2, #48]	@ 0x30
 8002846:	4b9b      	ldr	r3, [pc, #620]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	617b      	str	r3, [r7, #20]
 8002850:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002852:	2300      	movs	r3, #0
 8002854:	613b      	str	r3, [r7, #16]
 8002856:	4b97      	ldr	r3, [pc, #604]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	4a96      	ldr	r2, [pc, #600]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 800285c:	f043 0302 	orr.w	r3, r3, #2
 8002860:	6313      	str	r3, [r2, #48]	@ 0x30
 8002862:	4b94      	ldr	r3, [pc, #592]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	613b      	str	r3, [r7, #16]
 800286c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	60fb      	str	r3, [r7, #12]
 8002872:	4b90      	ldr	r3, [pc, #576]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	4a8f      	ldr	r2, [pc, #572]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002878:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800287c:	6313      	str	r3, [r2, #48]	@ 0x30
 800287e:	4b8d      	ldr	r3, [pc, #564]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800288a:	2300      	movs	r3, #0
 800288c:	60bb      	str	r3, [r7, #8]
 800288e:	4b89      	ldr	r3, [pc, #548]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	4a88      	ldr	r2, [pc, #544]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 8002894:	f043 0310 	orr.w	r3, r3, #16
 8002898:	6313      	str	r3, [r2, #48]	@ 0x30
 800289a:	4b86      	ldr	r3, [pc, #536]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289e:	f003 0310 	and.w	r3, r3, #16
 80028a2:	60bb      	str	r3, [r7, #8]
 80028a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028a6:	2300      	movs	r3, #0
 80028a8:	607b      	str	r3, [r7, #4]
 80028aa:	4b82      	ldr	r3, [pc, #520]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ae:	4a81      	ldr	r2, [pc, #516]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 80028b0:	f043 0308 	orr.w	r3, r3, #8
 80028b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b6:	4b7f      	ldr	r3, [pc, #508]	@ (8002ab4 <MX_GPIO_Init+0x2e8>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ba:	f003 0308 	and.w	r3, r3, #8
 80028be:	607b      	str	r3, [r7, #4]
 80028c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80028c2:	2200      	movs	r2, #0
 80028c4:	2116      	movs	r1, #22
 80028c6:	487c      	ldr	r0, [pc, #496]	@ (8002ab8 <MX_GPIO_Init+0x2ec>)
 80028c8:	f001 fcc8 	bl	800425c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 80028cc:	2200      	movs	r2, #0
 80028ce:	2180      	movs	r1, #128	@ 0x80
 80028d0:	487a      	ldr	r0, [pc, #488]	@ (8002abc <MX_GPIO_Init+0x2f0>)
 80028d2:	f001 fcc3 	bl	800425c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 80028d6:	2200      	movs	r2, #0
 80028d8:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80028dc:	4878      	ldr	r0, [pc, #480]	@ (8002ac0 <MX_GPIO_Init+0x2f4>)
 80028de:	f001 fcbd 	bl	800425c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80028e2:	2200      	movs	r2, #0
 80028e4:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80028e8:	4876      	ldr	r0, [pc, #472]	@ (8002ac4 <MX_GPIO_Init+0x2f8>)
 80028ea:	f001 fcb7 	bl	800425c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80028ee:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80028f2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f4:	2302      	movs	r3, #2
 80028f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f8:	2300      	movs	r3, #0
 80028fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028fc:	2303      	movs	r3, #3
 80028fe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002900:	230c      	movs	r3, #12
 8002902:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002904:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002908:	4619      	mov	r1, r3
 800290a:	486f      	ldr	r0, [pc, #444]	@ (8002ac8 <MX_GPIO_Init+0x2fc>)
 800290c:	f001 f9ee 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8002910:	2301      	movs	r3, #1
 8002912:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002914:	2302      	movs	r3, #2
 8002916:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002918:	2300      	movs	r3, #0
 800291a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800291c:	2303      	movs	r3, #3
 800291e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002920:	230c      	movs	r3, #12
 8002922:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8002924:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002928:	4619      	mov	r1, r3
 800292a:	4863      	ldr	r0, [pc, #396]	@ (8002ab8 <MX_GPIO_Init+0x2ec>)
 800292c:	f001 f9de 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8002930:	2316      	movs	r3, #22
 8002932:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002934:	2301      	movs	r3, #1
 8002936:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002938:	2300      	movs	r3, #0
 800293a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800293c:	2300      	movs	r3, #0
 800293e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002940:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002944:	4619      	mov	r1, r3
 8002946:	485c      	ldr	r0, [pc, #368]	@ (8002ab8 <MX_GPIO_Init+0x2ec>)
 8002948:	f001 f9d0 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;// DISABLE FUNCTIONALITY FOR INT1 & 2?
 800294c:	2301      	movs	r3, #1
 800294e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002950:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002954:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002956:	2300      	movs	r3, #0
 8002958:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800295a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800295e:	4619      	mov	r1, r3
 8002960:	4856      	ldr	r0, [pc, #344]	@ (8002abc <MX_GPIO_Init+0x2f0>)
 8002962:	f001 f9c3 	bl	8003cec <HAL_GPIO_Init>

  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);///////////////////////////////////CONFIGURE NVIC//////////////////////////////////////////
 8002966:	2200      	movs	r2, #0
 8002968:	2100      	movs	r1, #0
 800296a:	2006      	movs	r0, #6
 800296c:	f001 f987 	bl	8003c7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002970:	2006      	movs	r0, #6
 8002972:	f001 f9a0 	bl	8003cb6 <HAL_NVIC_EnableIRQ>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8002976:	2380      	movs	r3, #128	@ 0x80
 8002978:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800297a:	2301      	movs	r3, #1
 800297c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297e:	2300      	movs	r3, #0
 8002980:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002982:	2300      	movs	r3, #0
 8002984:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8002986:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800298a:	4619      	mov	r1, r3
 800298c:	484b      	ldr	r0, [pc, #300]	@ (8002abc <MX_GPIO_Init+0x2f0>)
 800298e:	f001 f9ad 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8002992:	2320      	movs	r3, #32
 8002994:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002996:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800299a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299c:	2300      	movs	r3, #0
 800299e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80029a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029a4:	4619      	mov	r1, r3
 80029a6:	4844      	ldr	r0, [pc, #272]	@ (8002ab8 <MX_GPIO_Init+0x2ec>)
 80029a8:	f001 f9a0 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80029ac:	2304      	movs	r3, #4
 80029ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029b0:	2300      	movs	r3, #0
 80029b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b4:	2300      	movs	r3, #0
 80029b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80029b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029bc:	4619      	mov	r1, r3
 80029be:	4843      	ldr	r0, [pc, #268]	@ (8002acc <MX_GPIO_Init+0x300>)
 80029c0:	f001 f994 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80029c4:	f248 1333 	movw	r3, #33075	@ 0x8133
 80029c8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ca:	2302      	movs	r3, #2
 80029cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029d2:	2303      	movs	r3, #3
 80029d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80029d6:	230c      	movs	r3, #12
 80029d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80029da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029de:	4619      	mov	r1, r3
 80029e0:	4838      	ldr	r0, [pc, #224]	@ (8002ac4 <MX_GPIO_Init+0x2f8>)
 80029e2:	f001 f983 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80029e6:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80029ea:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ec:	2302      	movs	r3, #2
 80029ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f4:	2303      	movs	r3, #3
 80029f6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80029f8:	230c      	movs	r3, #12
 80029fa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a00:	4619      	mov	r1, r3
 8002a02:	4833      	ldr	r0, [pc, #204]	@ (8002ad0 <MX_GPIO_Init+0x304>)
 8002a04:	f001 f972 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8002a08:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8002a0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a0e:	2302      	movs	r3, #2
 8002a10:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a12:	2300      	movs	r3, #0
 8002a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a16:	2300      	movs	r3, #0
 8002a18:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8002a1a:	230c      	movs	r3, #12
 8002a1c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a22:	4619      	mov	r1, r3
 8002a24:	4829      	ldr	r0, [pc, #164]	@ (8002acc <MX_GPIO_Init+0x300>)
 8002a26:	f001 f961 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8002a2a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a30:	2300      	movs	r3, #0
 8002a32:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8002a38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	4823      	ldr	r0, [pc, #140]	@ (8002acc <MX_GPIO_Init+0x300>)
 8002a40:	f001 f954 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8002a44:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002a48:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a52:	2303      	movs	r3, #3
 8002a54:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a56:	230c      	movs	r3, #12
 8002a58:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4817      	ldr	r0, [pc, #92]	@ (8002ac0 <MX_GPIO_Init+0x2f4>)
 8002a62:	f001 f943 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8002a66:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a70:	2300      	movs	r3, #0
 8002a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8002a74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a78:	4619      	mov	r1, r3
 8002a7a:	4811      	ldr	r0, [pc, #68]	@ (8002ac0 <MX_GPIO_Init+0x2f4>)
 8002a7c:	f001 f936 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8002a80:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002a84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a86:	2301      	movs	r3, #1
 8002a88:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a96:	4619      	mov	r1, r3
 8002a98:	4809      	ldr	r0, [pc, #36]	@ (8002ac0 <MX_GPIO_Init+0x2f4>)
 8002a9a:	f001 f927 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002a9e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002aa2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aac:	2303      	movs	r3, #3
 8002aae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ab0:	2307      	movs	r3, #7
 8002ab2:	e00f      	b.n	8002ad4 <MX_GPIO_Init+0x308>
 8002ab4:	40023800 	.word	0x40023800
 8002ab8:	40020800 	.word	0x40020800
 8002abc:	40020000 	.word	0x40020000
 8002ac0:	40020c00 	.word	0x40020c00
 8002ac4:	40021800 	.word	0x40021800
 8002ac8:	40021400 	.word	0x40021400
 8002acc:	40020400 	.word	0x40020400
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ada:	4619      	mov	r1, r3
 8002adc:	4812      	ldr	r0, [pc, #72]	@ (8002b28 <MX_GPIO_Init+0x35c>)
 8002ade:	f001 f905 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8002ae2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af0:	2300      	movs	r3, #0
 8002af2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002af4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002af8:	4619      	mov	r1, r3
 8002afa:	480c      	ldr	r0, [pc, #48]	@ (8002b2c <MX_GPIO_Init+0x360>)
 8002afc:	f001 f8f6 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002b00:	2360      	movs	r3, #96	@ 0x60
 8002b02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b04:	2302      	movs	r3, #2
 8002b06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b10:	230c      	movs	r3, #12
 8002b12:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4805      	ldr	r0, [pc, #20]	@ (8002b30 <MX_GPIO_Init+0x364>)
 8002b1c:	f001 f8e6 	bl	8003cec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002b20:	bf00      	nop
 8002b22:	3738      	adds	r7, #56	@ 0x38
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	40020000 	.word	0x40020000
 8002b2c:	40021800 	.word	0x40021800
 8002b30:	40020400 	.word	0x40020400

08002b34 <gameConfig>:

/* USER CODE BEGIN 4 */
void gameConfig(void){
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
	  memset(board, 0, sizeof(board[0][0]) * 6 * 7);
 8002b38:	222a      	movs	r2, #42	@ 0x2a
 8002b3a:	2100      	movs	r1, #0
 8002b3c:	480d      	ldr	r0, [pc, #52]	@ (8002b74 <gameConfig+0x40>)
 8002b3e:	f004 fce9 	bl	8007514 <memset>
	  currentPlayer = 1;
 8002b42:	4b0d      	ldr	r3, [pc, #52]	@ (8002b78 <gameConfig+0x44>)
 8002b44:	2201      	movs	r2, #1
 8002b46:	701a      	strb	r2, [r3, #0]
	  currentColumn = 3;
 8002b48:	4b0c      	ldr	r3, [pc, #48]	@ (8002b7c <gameConfig+0x48>)
 8002b4a:	2203      	movs	r2, #3
 8002b4c:	701a      	strb	r2, [r3, #0]
	  gameOver = 0;
 8002b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8002b80 <gameConfig+0x4c>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	701a      	strb	r2, [r3, #0]
	  winner = 0;
 8002b54:	4b0b      	ldr	r3, [pc, #44]	@ (8002b84 <gameConfig+0x50>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	701a      	strb	r2, [r3, #0]
	  game_seconds = 0;
 8002b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b88 <gameConfig+0x54>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	701a      	strb	r2, [r3, #0]
	  seconds_flag = true;
 8002b60:	4b0a      	ldr	r3, [pc, #40]	@ (8002b8c <gameConfig+0x58>)
 8002b62:	2201      	movs	r2, #1
 8002b64:	701a      	strb	r2, [r3, #0]
	  LCD_DrawMenuScreen();
 8002b66:	f7fe fc1d 	bl	80013a4 <LCD_DrawMenuScreen>
	  HAL_Delay(200);
 8002b6a:	20c8      	movs	r0, #200	@ 0xc8
 8002b6c:	f000 ff88 	bl	8003a80 <HAL_Delay>
}
 8002b70:	bf00      	nop
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	20025b80 	.word	0x20025b80
 8002b78:	20000018 	.word	0x20000018
 8002b7c:	20000019 	.word	0x20000019
 8002b80:	20025bab 	.word	0x20025bab
 8002b84:	20025bac 	.word	0x20025bac
 8002b88:	20025bb2 	.word	0x20025bb2
 8002b8c:	20025bb3 	.word	0x20025bb3

08002b90 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	4603      	mov	r3, r0
 8002b98:	80fb      	strh	r3, [r7, #6]
	static uint32_t lastPressTime = 0;
	if (HAL_GetTick() - lastPressTime < 200)
 8002b9a:	f000 ff65 	bl	8003a68 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	4b32      	ldr	r3, [pc, #200]	@ (8002c6c <HAL_GPIO_EXTI_Callback+0xdc>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2bc7      	cmp	r3, #199	@ 0xc7
 8002ba8:	d959      	bls.n	8002c5e <HAL_GPIO_EXTI_Callback+0xce>
		return;
	lastPressTime = HAL_GetTick();
 8002baa:	f000 ff5d 	bl	8003a68 <HAL_GetTick>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	4a2e      	ldr	r2, [pc, #184]	@ (8002c6c <HAL_GPIO_EXTI_Callback+0xdc>)
 8002bb2:	6013      	str	r3, [r2, #0]

    if (GPIO_Pin == GPIO_PIN_0) {
 8002bb4:	88fb      	ldrh	r3, [r7, #6]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d14d      	bne.n	8002c56 <HAL_GPIO_EXTI_Callback+0xc6>
        int8_t placedRow = placeCoin(board, currentColumn, currentPlayer);
 8002bba:	4b2d      	ldr	r3, [pc, #180]	@ (8002c70 <HAL_GPIO_EXTI_Callback+0xe0>)
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	4a2d      	ldr	r2, [pc, #180]	@ (8002c74 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002bc0:	7812      	ldrb	r2, [r2, #0]
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	482c      	ldr	r0, [pc, #176]	@ (8002c78 <HAL_GPIO_EXTI_Callback+0xe8>)
 8002bc6:	f7fe febc 	bl	8001942 <placeCoin>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	73fb      	strb	r3, [r7, #15]
        if (placedRow == -1) // THIS CHECKS IF ROW IS FULL, IT WON'T PLACE THE COIN IF THE ROW IS FULL
 8002bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd6:	d044      	beq.n	8002c62 <HAL_GPIO_EXTI_Callback+0xd2>
        	return;
		uint8_t result = checkWinOrTie(board, placedRow, currentColumn, currentPlayer);
 8002bd8:	7bf9      	ldrb	r1, [r7, #15]
 8002bda:	4b25      	ldr	r3, [pc, #148]	@ (8002c70 <HAL_GPIO_EXTI_Callback+0xe0>)
 8002bdc:	781a      	ldrb	r2, [r3, #0]
 8002bde:	4b25      	ldr	r3, [pc, #148]	@ (8002c74 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	4825      	ldr	r0, [pc, #148]	@ (8002c78 <HAL_GPIO_EXTI_Callback+0xe8>)
 8002be4:	f7fe ff1d 	bl	8001a22 <checkWinOrTie>
 8002be8:	4603      	mov	r3, r0
 8002bea:	73bb      	strb	r3, [r7, #14]
		if (result == 1) {
 8002bec:	7bbb      	ldrb	r3, [r7, #14]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d11c      	bne.n	8002c2c <HAL_GPIO_EXTI_Callback+0x9c>
			winner = currentPlayer;
 8002bf2:	4b20      	ldr	r3, [pc, #128]	@ (8002c74 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002bf4:	781a      	ldrb	r2, [r3, #0]
 8002bf6:	4b21      	ldr	r3, [pc, #132]	@ (8002c7c <HAL_GPIO_EXTI_Callback+0xec>)
 8002bf8:	701a      	strb	r2, [r3, #0]
			gameOver = 1;
 8002bfa:	4b21      	ldr	r3, [pc, #132]	@ (8002c80 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	701a      	strb	r2, [r3, #0]
			if (winner == 1)
 8002c00:	4b1e      	ldr	r3, [pc, #120]	@ (8002c7c <HAL_GPIO_EXTI_Callback+0xec>)
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d106      	bne.n	8002c16 <HAL_GPIO_EXTI_Callback+0x86>
				redWins++;
 8002c08:	4b1e      	ldr	r3, [pc, #120]	@ (8002c84 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	b2da      	uxtb	r2, r3
 8002c10:	4b1c      	ldr	r3, [pc, #112]	@ (8002c84 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002c12:	701a      	strb	r2, [r3, #0]
 8002c14:	e01f      	b.n	8002c56 <HAL_GPIO_EXTI_Callback+0xc6>
			else if (winner == 2)
 8002c16:	4b19      	ldr	r3, [pc, #100]	@ (8002c7c <HAL_GPIO_EXTI_Callback+0xec>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d11b      	bne.n	8002c56 <HAL_GPIO_EXTI_Callback+0xc6>
				yellowWins++;
 8002c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002c88 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	3301      	adds	r3, #1
 8002c24:	b2da      	uxtb	r2, r3
 8002c26:	4b18      	ldr	r3, [pc, #96]	@ (8002c88 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002c28:	701a      	strb	r2, [r3, #0]
 8002c2a:	e014      	b.n	8002c56 <HAL_GPIO_EXTI_Callback+0xc6>
		} else if (result == 2) {
 8002c2c:	7bbb      	ldrb	r3, [r7, #14]
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d106      	bne.n	8002c40 <HAL_GPIO_EXTI_Callback+0xb0>
			winner = 0;
 8002c32:	4b12      	ldr	r3, [pc, #72]	@ (8002c7c <HAL_GPIO_EXTI_Callback+0xec>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	701a      	strb	r2, [r3, #0]
			gameOver = 1;
 8002c38:	4b11      	ldr	r3, [pc, #68]	@ (8002c80 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	701a      	strb	r2, [r3, #0]
 8002c3e:	e00a      	b.n	8002c56 <HAL_GPIO_EXTI_Callback+0xc6>
		}else {
			if (currentPlayer == 1) {
 8002c40:	4b0c      	ldr	r3, [pc, #48]	@ (8002c74 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d103      	bne.n	8002c50 <HAL_GPIO_EXTI_Callback+0xc0>
				currentPlayer = 2;
 8002c48:	4b0a      	ldr	r3, [pc, #40]	@ (8002c74 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002c4a:	2202      	movs	r2, #2
 8002c4c:	701a      	strb	r2, [r3, #0]
 8002c4e:	e002      	b.n	8002c56 <HAL_GPIO_EXTI_Callback+0xc6>
			} else {
				currentPlayer = 1;
 8002c50:	4b08      	ldr	r3, [pc, #32]	@ (8002c74 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002c52:	2201      	movs	r2, #1
 8002c54:	701a      	strb	r2, [r3, #0]
			}
		}
    }
    LCD_DrawGameBoard(board);
 8002c56:	4808      	ldr	r0, [pc, #32]	@ (8002c78 <HAL_GPIO_EXTI_Callback+0xe8>)
 8002c58:	f7fe fc0c 	bl	8001474 <LCD_DrawGameBoard>
 8002c5c:	e002      	b.n	8002c64 <HAL_GPIO_EXTI_Callback+0xd4>
		return;
 8002c5e:	bf00      	nop
 8002c60:	e000      	b.n	8002c64 <HAL_GPIO_EXTI_Callback+0xd4>
        	return;
 8002c62:	bf00      	nop
}
 8002c64:	3710      	adds	r7, #16
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	20025bb4 	.word	0x20025bb4
 8002c70:	20000019 	.word	0x20000019
 8002c74:	20000018 	.word	0x20000018
 8002c78:	20025b80 	.word	0x20025b80
 8002c7c:	20025bac 	.word	0x20025bac
 8002c80:	20025bab 	.word	0x20025bab
 8002c84:	20025bad 	.word	0x20025bad
 8002c88:	20025bae 	.word	0x20025bae

08002c8c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) {
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c9c:	d109      	bne.n	8002cb2 <HAL_TIM_PeriodElapsedCallback+0x26>
    game_seconds++;
 8002c9e:	4b08      	ldr	r3, [pc, #32]	@ (8002cc0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	b2da      	uxtb	r2, r3
 8002ca8:	4b05      	ldr	r3, [pc, #20]	@ (8002cc0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002caa:	701a      	strb	r2, [r3, #0]
    seconds_flag = true;
 8002cac:	4b05      	ldr	r3, [pc, #20]	@ (8002cc4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002cae:	2201      	movs	r2, #1
 8002cb0:	701a      	strb	r2, [r3, #0]
  }
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	20025bb2 	.word	0x20025bb2
 8002cc4:	20025bb3 	.word	0x20025bb3

08002cc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002ccc:	b672      	cpsid	i
}
 8002cce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002cd0:	bf00      	nop
 8002cd2:	e7fd      	b.n	8002cd0 <Error_Handler+0x8>

08002cd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cda:	2300      	movs	r3, #0
 8002cdc:	607b      	str	r3, [r7, #4]
 8002cde:	4b10      	ldr	r3, [pc, #64]	@ (8002d20 <HAL_MspInit+0x4c>)
 8002ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce2:	4a0f      	ldr	r2, [pc, #60]	@ (8002d20 <HAL_MspInit+0x4c>)
 8002ce4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cea:	4b0d      	ldr	r3, [pc, #52]	@ (8002d20 <HAL_MspInit+0x4c>)
 8002cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cf2:	607b      	str	r3, [r7, #4]
 8002cf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	603b      	str	r3, [r7, #0]
 8002cfa:	4b09      	ldr	r3, [pc, #36]	@ (8002d20 <HAL_MspInit+0x4c>)
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfe:	4a08      	ldr	r2, [pc, #32]	@ (8002d20 <HAL_MspInit+0x4c>)
 8002d00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d04:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d06:	4b06      	ldr	r3, [pc, #24]	@ (8002d20 <HAL_MspInit+0x4c>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d0e:	603b      	str	r3, [r7, #0]
 8002d10:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002d12:	2007      	movs	r0, #7
 8002d14:	f000 ffa8 	bl	8003c68 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d18:	bf00      	nop
 8002d1a:	3708      	adds	r7, #8
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	40023800 	.word	0x40023800

08002d24 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b08a      	sub	sp, #40	@ 0x28
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d2c:	f107 0314 	add.w	r3, r7, #20
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	605a      	str	r2, [r3, #4]
 8002d36:	609a      	str	r2, [r3, #8]
 8002d38:	60da      	str	r2, [r3, #12]
 8002d3a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a29      	ldr	r2, [pc, #164]	@ (8002de8 <HAL_I2C_MspInit+0xc4>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d14b      	bne.n	8002dde <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d46:	2300      	movs	r3, #0
 8002d48:	613b      	str	r3, [r7, #16]
 8002d4a:	4b28      	ldr	r3, [pc, #160]	@ (8002dec <HAL_I2C_MspInit+0xc8>)
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4e:	4a27      	ldr	r2, [pc, #156]	@ (8002dec <HAL_I2C_MspInit+0xc8>)
 8002d50:	f043 0304 	orr.w	r3, r3, #4
 8002d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d56:	4b25      	ldr	r3, [pc, #148]	@ (8002dec <HAL_I2C_MspInit+0xc8>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5a:	f003 0304 	and.w	r3, r3, #4
 8002d5e:	613b      	str	r3, [r7, #16]
 8002d60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d62:	2300      	movs	r3, #0
 8002d64:	60fb      	str	r3, [r7, #12]
 8002d66:	4b21      	ldr	r3, [pc, #132]	@ (8002dec <HAL_I2C_MspInit+0xc8>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6a:	4a20      	ldr	r2, [pc, #128]	@ (8002dec <HAL_I2C_MspInit+0xc8>)
 8002d6c:	f043 0301 	orr.w	r3, r3, #1
 8002d70:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d72:	4b1e      	ldr	r3, [pc, #120]	@ (8002dec <HAL_I2C_MspInit+0xc8>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	60fb      	str	r3, [r7, #12]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002d7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d84:	2312      	movs	r3, #18
 8002d86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002d90:	2304      	movs	r3, #4
 8002d92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002d94:	f107 0314 	add.w	r3, r7, #20
 8002d98:	4619      	mov	r1, r3
 8002d9a:	4815      	ldr	r0, [pc, #84]	@ (8002df0 <HAL_I2C_MspInit+0xcc>)
 8002d9c:	f000 ffa6 	bl	8003cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002da0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002da4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002da6:	2312      	movs	r3, #18
 8002da8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002daa:	2300      	movs	r3, #0
 8002dac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dae:	2300      	movs	r3, #0
 8002db0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002db2:	2304      	movs	r3, #4
 8002db4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002db6:	f107 0314 	add.w	r3, r7, #20
 8002dba:	4619      	mov	r1, r3
 8002dbc:	480d      	ldr	r0, [pc, #52]	@ (8002df4 <HAL_I2C_MspInit+0xd0>)
 8002dbe:	f000 ff95 	bl	8003cec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	60bb      	str	r3, [r7, #8]
 8002dc6:	4b09      	ldr	r3, [pc, #36]	@ (8002dec <HAL_I2C_MspInit+0xc8>)
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dca:	4a08      	ldr	r2, [pc, #32]	@ (8002dec <HAL_I2C_MspInit+0xc8>)
 8002dcc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002dd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dd2:	4b06      	ldr	r3, [pc, #24]	@ (8002dec <HAL_I2C_MspInit+0xc8>)
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002dda:	60bb      	str	r3, [r7, #8]
 8002ddc:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8002dde:	bf00      	nop
 8002de0:	3728      	adds	r7, #40	@ 0x28
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	40005c00 	.word	0x40005c00
 8002dec:	40023800 	.word	0x40023800
 8002df0:	40020800 	.word	0x40020800
 8002df4:	40020000 	.word	0x40020000

08002df8 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b09a      	sub	sp, #104	@ 0x68
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e00:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e04:	2200      	movs	r2, #0
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	605a      	str	r2, [r3, #4]
 8002e0a:	609a      	str	r2, [r3, #8]
 8002e0c:	60da      	str	r2, [r3, #12]
 8002e0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e14:	2230      	movs	r2, #48	@ 0x30
 8002e16:	2100      	movs	r1, #0
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f004 fb7b 	bl	8007514 <memset>
  if(hltdc->Instance==LTDC)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a81      	ldr	r2, [pc, #516]	@ (8003028 <HAL_LTDC_MspInit+0x230>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	f040 80fb 	bne.w	8003020 <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002e2a:	2308      	movs	r3, #8
 8002e2c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 200;
 8002e2e:	23c8      	movs	r3, #200	@ 0xc8
 8002e30:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8002e32:	2302      	movs	r3, #2
 8002e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_16;
 8002e36:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002e3a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e40:	4618      	mov	r0, r3
 8002e42:	f003 fa07 	bl	8006254 <HAL_RCCEx_PeriphCLKConfig>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d001      	beq.n	8002e50 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8002e4c:	f7ff ff3c 	bl	8002cc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002e50:	2300      	movs	r3, #0
 8002e52:	623b      	str	r3, [r7, #32]
 8002e54:	4b75      	ldr	r3, [pc, #468]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e58:	4a74      	ldr	r2, [pc, #464]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002e5a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e5e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e60:	4b72      	ldr	r3, [pc, #456]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002e62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e64:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e68:	623b      	str	r3, [r7, #32]
 8002e6a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	61fb      	str	r3, [r7, #28]
 8002e70:	4b6e      	ldr	r3, [pc, #440]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e74:	4a6d      	ldr	r2, [pc, #436]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002e76:	f043 0320 	orr.w	r3, r3, #32
 8002e7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e7c:	4b6b      	ldr	r3, [pc, #428]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e80:	f003 0320 	and.w	r3, r3, #32
 8002e84:	61fb      	str	r3, [r7, #28]
 8002e86:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e88:	2300      	movs	r3, #0
 8002e8a:	61bb      	str	r3, [r7, #24]
 8002e8c:	4b67      	ldr	r3, [pc, #412]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e90:	4a66      	ldr	r2, [pc, #408]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002e92:	f043 0301 	orr.w	r3, r3, #1
 8002e96:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e98:	4b64      	ldr	r3, [pc, #400]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9c:	f003 0301 	and.w	r3, r3, #1
 8002ea0:	61bb      	str	r3, [r7, #24]
 8002ea2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	617b      	str	r3, [r7, #20]
 8002ea8:	4b60      	ldr	r3, [pc, #384]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eac:	4a5f      	ldr	r2, [pc, #380]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002eae:	f043 0302 	orr.w	r3, r3, #2
 8002eb2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eb4:	4b5d      	ldr	r3, [pc, #372]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb8:	f003 0302 	and.w	r3, r3, #2
 8002ebc:	617b      	str	r3, [r7, #20]
 8002ebe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	613b      	str	r3, [r7, #16]
 8002ec4:	4b59      	ldr	r3, [pc, #356]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec8:	4a58      	ldr	r2, [pc, #352]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002eca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ece:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ed0:	4b56      	ldr	r3, [pc, #344]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ed8:	613b      	str	r3, [r7, #16]
 8002eda:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002edc:	2300      	movs	r3, #0
 8002ede:	60fb      	str	r3, [r7, #12]
 8002ee0:	4b52      	ldr	r3, [pc, #328]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee4:	4a51      	ldr	r2, [pc, #324]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002ee6:	f043 0304 	orr.w	r3, r3, #4
 8002eea:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eec:	4b4f      	ldr	r3, [pc, #316]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef0:	f003 0304 	and.w	r3, r3, #4
 8002ef4:	60fb      	str	r3, [r7, #12]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ef8:	2300      	movs	r3, #0
 8002efa:	60bb      	str	r3, [r7, #8]
 8002efc:	4b4b      	ldr	r3, [pc, #300]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f00:	4a4a      	ldr	r2, [pc, #296]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002f02:	f043 0308 	orr.w	r3, r3, #8
 8002f06:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f08:	4b48      	ldr	r3, [pc, #288]	@ (800302c <HAL_LTDC_MspInit+0x234>)
 8002f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0c:	f003 0308 	and.w	r3, r3, #8
 8002f10:	60bb      	str	r3, [r7, #8]
 8002f12:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8002f14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f18:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f22:	2300      	movs	r3, #0
 8002f24:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002f26:	230e      	movs	r3, #14
 8002f28:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002f2a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002f2e:	4619      	mov	r1, r3
 8002f30:	483f      	ldr	r0, [pc, #252]	@ (8003030 <HAL_LTDC_MspInit+0x238>)
 8002f32:	f000 fedb 	bl	8003cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8002f36:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002f3a:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f40:	2300      	movs	r3, #0
 8002f42:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f44:	2300      	movs	r3, #0
 8002f46:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002f48:	230e      	movs	r3, #14
 8002f4a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f4c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002f50:	4619      	mov	r1, r3
 8002f52:	4838      	ldr	r0, [pc, #224]	@ (8003034 <HAL_LTDC_MspInit+0x23c>)
 8002f54:	f000 feca 	bl	8003cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f60:	2300      	movs	r3, #0
 8002f62:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f64:	2300      	movs	r3, #0
 8002f66:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002f68:	2309      	movs	r3, #9
 8002f6a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f6c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002f70:	4619      	mov	r1, r3
 8002f72:	4831      	ldr	r0, [pc, #196]	@ (8003038 <HAL_LTDC_MspInit+0x240>)
 8002f74:	f000 feba 	bl	8003cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002f78:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002f7c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f7e:	2302      	movs	r3, #2
 8002f80:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f82:	2300      	movs	r3, #0
 8002f84:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f86:	2300      	movs	r3, #0
 8002f88:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002f8a:	230e      	movs	r3, #14
 8002f8c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f8e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002f92:	4619      	mov	r1, r3
 8002f94:	4828      	ldr	r0, [pc, #160]	@ (8003038 <HAL_LTDC_MspInit+0x240>)
 8002f96:	f000 fea9 	bl	8003cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002f9a:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002f9e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002fac:	230e      	movs	r3, #14
 8002fae:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002fb0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	4821      	ldr	r0, [pc, #132]	@ (800303c <HAL_LTDC_MspInit+0x244>)
 8002fb8:	f000 fe98 	bl	8003cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8002fbc:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002fc0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002fce:	230e      	movs	r3, #14
 8002fd0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fd2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	4819      	ldr	r0, [pc, #100]	@ (8003040 <HAL_LTDC_MspInit+0x248>)
 8002fda:	f000 fe87 	bl	8003cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8002fde:	2348      	movs	r3, #72	@ 0x48
 8002fe0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fea:	2300      	movs	r3, #0
 8002fec:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002fee:	230e      	movs	r3, #14
 8002ff0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ff2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	4812      	ldr	r0, [pc, #72]	@ (8003044 <HAL_LTDC_MspInit+0x24c>)
 8002ffa:	f000 fe77 	bl	8003cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002ffe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003002:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003004:	2302      	movs	r3, #2
 8003006:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003008:	2300      	movs	r3, #0
 800300a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800300c:	2300      	movs	r3, #0
 800300e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003010:	2309      	movs	r3, #9
 8003012:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003014:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003018:	4619      	mov	r1, r3
 800301a:	4808      	ldr	r0, [pc, #32]	@ (800303c <HAL_LTDC_MspInit+0x244>)
 800301c:	f000 fe66 	bl	8003cec <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8003020:	bf00      	nop
 8003022:	3768      	adds	r7, #104	@ 0x68
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	40016800 	.word	0x40016800
 800302c:	40023800 	.word	0x40023800
 8003030:	40021400 	.word	0x40021400
 8003034:	40020000 	.word	0x40020000
 8003038:	40020400 	.word	0x40020400
 800303c:	40021800 	.word	0x40021800
 8003040:	40020800 	.word	0x40020800
 8003044:	40020c00 	.word	0x40020c00

08003048 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a0b      	ldr	r2, [pc, #44]	@ (8003084 <HAL_RNG_MspInit+0x3c>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d10d      	bne.n	8003076 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800305a:	2300      	movs	r3, #0
 800305c:	60fb      	str	r3, [r7, #12]
 800305e:	4b0a      	ldr	r3, [pc, #40]	@ (8003088 <HAL_RNG_MspInit+0x40>)
 8003060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003062:	4a09      	ldr	r2, [pc, #36]	@ (8003088 <HAL_RNG_MspInit+0x40>)
 8003064:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003068:	6353      	str	r3, [r2, #52]	@ 0x34
 800306a:	4b07      	ldr	r3, [pc, #28]	@ (8003088 <HAL_RNG_MspInit+0x40>)
 800306c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800306e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003072:	60fb      	str	r3, [r7, #12]
 8003074:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8003076:	bf00      	nop
 8003078:	3714      	adds	r7, #20
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	50060800 	.word	0x50060800
 8003088:	40023800 	.word	0x40023800

0800308c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b08a      	sub	sp, #40	@ 0x28
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003094:	f107 0314 	add.w	r3, r7, #20
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]
 800309c:	605a      	str	r2, [r3, #4]
 800309e:	609a      	str	r2, [r3, #8]
 80030a0:	60da      	str	r2, [r3, #12]
 80030a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a19      	ldr	r2, [pc, #100]	@ (8003110 <HAL_SPI_MspInit+0x84>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d12c      	bne.n	8003108 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80030ae:	2300      	movs	r3, #0
 80030b0:	613b      	str	r3, [r7, #16]
 80030b2:	4b18      	ldr	r3, [pc, #96]	@ (8003114 <HAL_SPI_MspInit+0x88>)
 80030b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b6:	4a17      	ldr	r2, [pc, #92]	@ (8003114 <HAL_SPI_MspInit+0x88>)
 80030b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80030be:	4b15      	ldr	r3, [pc, #84]	@ (8003114 <HAL_SPI_MspInit+0x88>)
 80030c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030c6:	613b      	str	r3, [r7, #16]
 80030c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80030ca:	2300      	movs	r3, #0
 80030cc:	60fb      	str	r3, [r7, #12]
 80030ce:	4b11      	ldr	r3, [pc, #68]	@ (8003114 <HAL_SPI_MspInit+0x88>)
 80030d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d2:	4a10      	ldr	r2, [pc, #64]	@ (8003114 <HAL_SPI_MspInit+0x88>)
 80030d4:	f043 0320 	orr.w	r3, r3, #32
 80030d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80030da:	4b0e      	ldr	r3, [pc, #56]	@ (8003114 <HAL_SPI_MspInit+0x88>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030de:	f003 0320 	and.w	r3, r3, #32
 80030e2:	60fb      	str	r3, [r7, #12]
 80030e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80030e6:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80030ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ec:	2302      	movs	r3, #2
 80030ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f0:	2300      	movs	r3, #0
 80030f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030f4:	2300      	movs	r3, #0
 80030f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80030f8:	2305      	movs	r3, #5
 80030fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030fc:	f107 0314 	add.w	r3, r7, #20
 8003100:	4619      	mov	r1, r3
 8003102:	4805      	ldr	r0, [pc, #20]	@ (8003118 <HAL_SPI_MspInit+0x8c>)
 8003104:	f000 fdf2 	bl	8003cec <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8003108:	bf00      	nop
 800310a:	3728      	adds	r7, #40	@ 0x28
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40015000 	.word	0x40015000
 8003114:	40023800 	.word	0x40023800
 8003118:	40021400 	.word	0x40021400

0800311c <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a08      	ldr	r2, [pc, #32]	@ (800314c <HAL_SPI_MspDeInit+0x30>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d10a      	bne.n	8003144 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 800312e:	4b08      	ldr	r3, [pc, #32]	@ (8003150 <HAL_SPI_MspDeInit+0x34>)
 8003130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003132:	4a07      	ldr	r2, [pc, #28]	@ (8003150 <HAL_SPI_MspDeInit+0x34>)
 8003134:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003138:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 800313a:	f44f 7160 	mov.w	r1, #896	@ 0x380
 800313e:	4805      	ldr	r0, [pc, #20]	@ (8003154 <HAL_SPI_MspDeInit+0x38>)
 8003140:	f000 ff80 	bl	8004044 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8003144:	bf00      	nop
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40015000 	.word	0x40015000
 8003150:	40023800 	.word	0x40023800
 8003154:	40021400 	.word	0x40021400

08003158 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003158:	b480      	push	{r7}
 800315a:	b085      	sub	sp, #20
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003168:	d10d      	bne.n	8003186 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800316a:	2300      	movs	r3, #0
 800316c:	60fb      	str	r3, [r7, #12]
 800316e:	4b09      	ldr	r3, [pc, #36]	@ (8003194 <HAL_TIM_Base_MspInit+0x3c>)
 8003170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003172:	4a08      	ldr	r2, [pc, #32]	@ (8003194 <HAL_TIM_Base_MspInit+0x3c>)
 8003174:	f043 0301 	orr.w	r3, r3, #1
 8003178:	6413      	str	r3, [r2, #64]	@ 0x40
 800317a:	4b06      	ldr	r3, [pc, #24]	@ (8003194 <HAL_TIM_Base_MspInit+0x3c>)
 800317c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	60fb      	str	r3, [r7, #12]
 8003184:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003186:	bf00      	nop
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	40023800 	.word	0x40023800

08003198 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800319c:	bf00      	nop
 800319e:	e7fd      	b.n	800319c <NMI_Handler+0x4>

080031a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031a4:	bf00      	nop
 80031a6:	e7fd      	b.n	80031a4 <HardFault_Handler+0x4>

080031a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031ac:	bf00      	nop
 80031ae:	e7fd      	b.n	80031ac <MemManage_Handler+0x4>

080031b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031b0:	b480      	push	{r7}
 80031b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031b4:	bf00      	nop
 80031b6:	e7fd      	b.n	80031b4 <BusFault_Handler+0x4>

080031b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031bc:	bf00      	nop
 80031be:	e7fd      	b.n	80031bc <UsageFault_Handler+0x4>

080031c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031c4:	bf00      	nop
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr

080031ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031ce:	b480      	push	{r7}
 80031d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031d2:	bf00      	nop
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031e0:	bf00      	nop
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr

080031ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031ea:	b580      	push	{r7, lr}
 80031ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031ee:	f000 fc27 	bl	8003a40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031f2:	bf00      	nop
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <EXTI0_IRQHandler>:
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80031fa:	2001      	movs	r0, #1
 80031fc:	f001 f848 	bl	8004290 <HAL_GPIO_EXTI_IRQHandler>
}
 8003200:	bf00      	nop
 8003202:	bd80      	pop	{r7, pc}

08003204 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim2);
 8003208:	4802      	ldr	r0, [pc, #8]	@ (8003214 <TIM2_IRQHandler+0x10>)
 800320a:	f003 fdad 	bl	8006d68 <HAL_TIM_IRQHandler>
}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	20025b38 	.word	0x20025b38

08003218 <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 800321e:	f000 f9cd 	bl	80035bc <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 8003222:	f000 f98d 	bl	8003540 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8003226:	2202      	movs	r2, #2
 8003228:	2103      	movs	r1, #3
 800322a:	2082      	movs	r0, #130	@ 0x82
 800322c:	f000 fa1a 	bl	8003664 <I2C3_Write>
    HAL_Delay(5);
 8003230:	2005      	movs	r0, #5
 8003232:	f000 fc25 	bl	8003a80 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8003236:	2200      	movs	r2, #0
 8003238:	2103      	movs	r1, #3
 800323a:	2082      	movs	r0, #130	@ 0x82
 800323c:	f000 fa12 	bl	8003664 <I2C3_Write>
    HAL_Delay(2);
 8003240:	2002      	movs	r0, #2
 8003242:	f000 fc1d 	bl	8003a80 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 8003246:	1cba      	adds	r2, r7, #2
 8003248:	2302      	movs	r3, #2
 800324a:	2100      	movs	r1, #0
 800324c:	2082      	movs	r0, #130	@ 0x82
 800324e:	f000 fa59 	bl	8003704 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8003252:	887b      	ldrh	r3, [r7, #2]
 8003254:	021b      	lsls	r3, r3, #8
 8003256:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8003258:	887b      	ldrh	r3, [r7, #2]
 800325a:	0a1b      	lsrs	r3, r3, #8
 800325c:	b29a      	uxth	r2, r3
 800325e:	88fb      	ldrh	r3, [r7, #6]
 8003260:	4313      	orrs	r3, r2
 8003262:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 8003264:	88fb      	ldrh	r3, [r7, #6]
 8003266:	f640 0211 	movw	r2, #2065	@ 0x811
 800326a:	4293      	cmp	r3, r2
 800326c:	d001      	beq.n	8003272 <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 800326e:	2303      	movs	r3, #3
 8003270:	e075      	b.n	800335e <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8003272:	2202      	movs	r2, #2
 8003274:	2103      	movs	r1, #3
 8003276:	2082      	movs	r0, #130	@ 0x82
 8003278:	f000 f9f4 	bl	8003664 <I2C3_Write>
    HAL_Delay(5);
 800327c:	2005      	movs	r0, #5
 800327e:	f000 fbff 	bl	8003a80 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8003282:	2200      	movs	r2, #0
 8003284:	2103      	movs	r1, #3
 8003286:	2082      	movs	r0, #130	@ 0x82
 8003288:	f000 f9ec 	bl	8003664 <I2C3_Write>
    HAL_Delay(2);
 800328c:	2002      	movs	r0, #2
 800328e:	f000 fbf7 	bl	8003a80 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8003292:	2004      	movs	r0, #4
 8003294:	f000 f867 	bl	8003366 <STMPE811_Read>
 8003298:	4603      	mov	r3, r0
 800329a:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 800329c:	797b      	ldrb	r3, [r7, #5]
 800329e:	f023 0301 	bic.w	r3, r3, #1
 80032a2:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 80032a4:	797b      	ldrb	r3, [r7, #5]
 80032a6:	461a      	mov	r2, r3
 80032a8:	2104      	movs	r1, #4
 80032aa:	2082      	movs	r0, #130	@ 0x82
 80032ac:	f000 f9da 	bl	8003664 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 80032b0:	2004      	movs	r0, #4
 80032b2:	f000 f858 	bl	8003366 <STMPE811_Read>
 80032b6:	4603      	mov	r3, r0
 80032b8:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 80032ba:	797b      	ldrb	r3, [r7, #5]
 80032bc:	f023 0302 	bic.w	r3, r3, #2
 80032c0:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 80032c2:	797b      	ldrb	r3, [r7, #5]
 80032c4:	461a      	mov	r2, r3
 80032c6:	2104      	movs	r1, #4
 80032c8:	2082      	movs	r0, #130	@ 0x82
 80032ca:	f000 f9cb 	bl	8003664 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 80032ce:	2249      	movs	r2, #73	@ 0x49
 80032d0:	2120      	movs	r1, #32
 80032d2:	2082      	movs	r0, #130	@ 0x82
 80032d4:	f000 f9c6 	bl	8003664 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 80032d8:	2002      	movs	r0, #2
 80032da:	f000 fbd1 	bl	8003a80 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 80032de:	2201      	movs	r2, #1
 80032e0:	2121      	movs	r1, #33	@ 0x21
 80032e2:	2082      	movs	r0, #130	@ 0x82
 80032e4:	f000 f9be 	bl	8003664 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 80032e8:	2017      	movs	r0, #23
 80032ea:	f000 f83c 	bl	8003366 <STMPE811_Read>
 80032ee:	4603      	mov	r3, r0
 80032f0:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 80032f2:	797b      	ldrb	r3, [r7, #5]
 80032f4:	f043 031e 	orr.w	r3, r3, #30
 80032f8:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 80032fa:	797b      	ldrb	r3, [r7, #5]
 80032fc:	461a      	mov	r2, r3
 80032fe:	2117      	movs	r1, #23
 8003300:	2082      	movs	r0, #130	@ 0x82
 8003302:	f000 f9af 	bl	8003664 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 8003306:	229a      	movs	r2, #154	@ 0x9a
 8003308:	2141      	movs	r1, #65	@ 0x41
 800330a:	2082      	movs	r0, #130	@ 0x82
 800330c:	f000 f9aa 	bl	8003664 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8003310:	2201      	movs	r2, #1
 8003312:	214a      	movs	r1, #74	@ 0x4a
 8003314:	2082      	movs	r0, #130	@ 0x82
 8003316:	f000 f9a5 	bl	8003664 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 800331a:	2201      	movs	r2, #1
 800331c:	214b      	movs	r1, #75	@ 0x4b
 800331e:	2082      	movs	r0, #130	@ 0x82
 8003320:	f000 f9a0 	bl	8003664 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8003324:	2200      	movs	r2, #0
 8003326:	214b      	movs	r1, #75	@ 0x4b
 8003328:	2082      	movs	r0, #130	@ 0x82
 800332a:	f000 f99b 	bl	8003664 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 800332e:	2201      	movs	r2, #1
 8003330:	2156      	movs	r1, #86	@ 0x56
 8003332:	2082      	movs	r0, #130	@ 0x82
 8003334:	f000 f996 	bl	8003664 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8003338:	2201      	movs	r2, #1
 800333a:	2158      	movs	r1, #88	@ 0x58
 800333c:	2082      	movs	r0, #130	@ 0x82
 800333e:	f000 f991 	bl	8003664 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8003342:	2203      	movs	r2, #3
 8003344:	2140      	movs	r1, #64	@ 0x40
 8003346:	2082      	movs	r0, #130	@ 0x82
 8003348:	f000 f98c 	bl	8003664 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 800334c:	22ff      	movs	r2, #255	@ 0xff
 800334e:	210b      	movs	r1, #11
 8003350:	2082      	movs	r0, #130	@ 0x82
 8003352:	f000 f987 	bl	8003664 <I2C3_Write>
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8003356:	20c8      	movs	r0, #200	@ 0xc8
 8003358:	f000 fb92 	bl	8003a80 <HAL_Delay>

    return STMPE811_State_Ok;
 800335c:	2302      	movs	r3, #2

}
 800335e:	4618      	mov	r0, r3
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8003366:	b580      	push	{r7, lr}
 8003368:	b084      	sub	sp, #16
 800336a:	af00      	add	r7, sp, #0
 800336c:	4603      	mov	r3, r0
 800336e:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8003370:	f107 020f 	add.w	r2, r7, #15
 8003374:	79fb      	ldrb	r3, [r7, #7]
 8003376:	4619      	mov	r1, r3
 8003378:	2082      	movs	r0, #130	@ 0x82
 800337a:	f000 f99d 	bl	80036b8 <I2C3_Read>

    return readData;
 800337e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003380:	4618      	mov	r0, r3
 8003382:	3710      	adds	r7, #16
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	791a      	ldrb	r2, [r3, #4]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 8003398:	2040      	movs	r0, #64	@ 0x40
 800339a:	f7ff ffe4 	bl	8003366 <STMPE811_Read>
 800339e:	4603      	mov	r3, r0
 80033a0:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 80033a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	db0e      	blt.n	80033c8 <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2201      	movs	r2, #1
 80033ae:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 80033b0:	2201      	movs	r2, #1
 80033b2:	214b      	movs	r1, #75	@ 0x4b
 80033b4:	2082      	movs	r0, #130	@ 0x82
 80033b6:	f000 f955 	bl	8003664 <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 80033ba:	2200      	movs	r2, #0
 80033bc:	214b      	movs	r1, #75	@ 0x4b
 80033be:	2082      	movs	r0, #130	@ 0x82
 80033c0:	f000 f950 	bl	8003664 <I2C3_Write>

        return STMPE811_State_Released;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e0a7      	b.n	8003518 <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	799b      	ldrb	r3, [r3, #6]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d117      	bne.n	8003400 <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	881b      	ldrh	r3, [r3, #0]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f000 f9b7 	bl	8003748 <TM_STMPE811_ReadX>
 80033da:	4603      	mov	r3, r0
 80033dc:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	885b      	ldrh	r3, [r3, #2]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f000 fa0a 	bl	8003804 <TM_STMPE811_ReadY>
 80033f0:	4603      	mov	r3, r0
 80033f2:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 80033f6:	3301      	adds	r3, #1
 80033f8:	b29a      	uxth	r2, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	805a      	strh	r2, [r3, #2]
 80033fe:	e048      	b.n	8003492 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	799b      	ldrb	r3, [r3, #6]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d112      	bne.n	800342e <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	881b      	ldrh	r3, [r3, #0]
 800340c:	4618      	mov	r0, r3
 800340e:	f000 f99b 	bl	8003748 <TM_STMPE811_ReadX>
 8003412:	4603      	mov	r3, r0
 8003414:	461a      	mov	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	885b      	ldrh	r3, [r3, #2]
 800341e:	4618      	mov	r0, r3
 8003420:	f000 f9f0 	bl	8003804 <TM_STMPE811_ReadY>
 8003424:	4603      	mov	r3, r0
 8003426:	461a      	mov	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	805a      	strh	r2, [r3, #2]
 800342c:	e031      	b.n	8003492 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	799b      	ldrb	r3, [r3, #6]
 8003432:	2b02      	cmp	r3, #2
 8003434:	d115      	bne.n	8003462 <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	885b      	ldrh	r3, [r3, #2]
 800343a:	4618      	mov	r0, r3
 800343c:	f000 f984 	bl	8003748 <TM_STMPE811_ReadX>
 8003440:	4603      	mov	r3, r0
 8003442:	461a      	mov	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	881b      	ldrh	r3, [r3, #0]
 800344c:	4618      	mov	r0, r3
 800344e:	f000 f9d9 	bl	8003804 <TM_STMPE811_ReadY>
 8003452:	4603      	mov	r3, r0
 8003454:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8003458:	3301      	adds	r3, #1
 800345a:	b29a      	uxth	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	801a      	strh	r2, [r3, #0]
 8003460:	e017      	b.n	8003492 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	799b      	ldrb	r3, [r3, #6]
 8003466:	2b03      	cmp	r3, #3
 8003468:	d113      	bne.n	8003492 <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	881b      	ldrh	r3, [r3, #0]
 800346e:	4618      	mov	r0, r3
 8003470:	f000 f96a 	bl	8003748 <TM_STMPE811_ReadX>
 8003474:	4603      	mov	r3, r0
 8003476:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 800347a:	b29a      	uxth	r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	881b      	ldrh	r3, [r3, #0]
 8003484:	4618      	mov	r0, r3
 8003486:	f000 f9bd 	bl	8003804 <TM_STMPE811_ReadY>
 800348a:	4603      	mov	r3, r0
 800348c:	461a      	mov	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8003492:	2201      	movs	r2, #1
 8003494:	214b      	movs	r1, #75	@ 0x4b
 8003496:	2082      	movs	r0, #130	@ 0x82
 8003498:	f000 f8e4 	bl	8003664 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 800349c:	2200      	movs	r2, #0
 800349e:	214b      	movs	r1, #75	@ 0x4b
 80034a0:	2082      	movs	r0, #130	@ 0x82
 80034a2:	f000 f8df 	bl	8003664 <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	799b      	ldrb	r3, [r3, #6]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <STMPE811_ReadTouch+0x12e>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	799b      	ldrb	r3, [r3, #6]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d115      	bne.n	80034e2 <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	881b      	ldrh	r3, [r3, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d027      	beq.n	800350e <STMPE811_ReadTouch+0x186>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	881b      	ldrh	r3, [r3, #0]
 80034c2:	2bee      	cmp	r3, #238	@ 0xee
 80034c4:	d823      	bhi.n	800350e <STMPE811_ReadTouch+0x186>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	885b      	ldrh	r3, [r3, #2]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d01f      	beq.n	800350e <STMPE811_ReadTouch+0x186>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	885b      	ldrh	r3, [r3, #2]
 80034d2:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80034d6:	d81a      	bhi.n	800350e <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 80034de:	2300      	movs	r3, #0
 80034e0:	e01a      	b.n	8003518 <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	881b      	ldrh	r3, [r3, #0]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d012      	beq.n	8003510 <STMPE811_ReadTouch+0x188>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	881b      	ldrh	r3, [r3, #0]
 80034ee:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80034f2:	d80d      	bhi.n	8003510 <STMPE811_ReadTouch+0x188>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	885b      	ldrh	r3, [r3, #2]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d009      	beq.n	8003510 <STMPE811_ReadTouch+0x188>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	885b      	ldrh	r3, [r3, #2]
 8003500:	2bee      	cmp	r3, #238	@ 0xee
 8003502:	d805      	bhi.n	8003510 <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 800350a:	2300      	movs	r3, #0
 800350c:	e004      	b.n	8003518 <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 800350e:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 8003516:	2301      	movs	r3, #1
}
 8003518:	4618      	mov	r0, r3
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <verifyHAL_I2C_IS_OKAY>:
    }
    return true;
}

//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 8003524:	4b05      	ldr	r3, [pc, #20]	@ (800353c <verifyHAL_I2C_IS_OKAY+0x1c>)
 8003526:	781b      	ldrb	r3, [r3, #0]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d001      	beq.n	8003530 <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 800352c:	bf00      	nop
 800352e:	e7fd      	b.n	800352c <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 8003530:	bf00      	nop
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	20025c0c 	.word	0x20025c0c

08003540 <I2C3_Init>:

static void I2C3_Init()
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 8003546:	2300      	movs	r3, #0
 8003548:	603b      	str	r3, [r7, #0]
 800354a:	4b18      	ldr	r3, [pc, #96]	@ (80035ac <I2C3_Init+0x6c>)
 800354c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354e:	4a17      	ldr	r2, [pc, #92]	@ (80035ac <I2C3_Init+0x6c>)
 8003550:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003554:	6413      	str	r3, [r2, #64]	@ 0x40
 8003556:	4b15      	ldr	r3, [pc, #84]	@ (80035ac <I2C3_Init+0x6c>)
 8003558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800355e:	603b      	str	r3, [r7, #0]
 8003560:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 8003562:	4b13      	ldr	r3, [pc, #76]	@ (80035b0 <I2C3_Init+0x70>)
 8003564:	4a13      	ldr	r2, [pc, #76]	@ (80035b4 <I2C3_Init+0x74>)
 8003566:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 8003568:	4b11      	ldr	r3, [pc, #68]	@ (80035b0 <I2C3_Init+0x70>)
 800356a:	4a13      	ldr	r2, [pc, #76]	@ (80035b8 <I2C3_Init+0x78>)
 800356c:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800356e:	4b10      	ldr	r3, [pc, #64]	@ (80035b0 <I2C3_Init+0x70>)
 8003570:	2200      	movs	r2, #0
 8003572:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8003574:	4b0e      	ldr	r3, [pc, #56]	@ (80035b0 <I2C3_Init+0x70>)
 8003576:	2200      	movs	r2, #0
 8003578:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800357a:	4b0d      	ldr	r3, [pc, #52]	@ (80035b0 <I2C3_Init+0x70>)
 800357c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003580:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 8003582:	4b0b      	ldr	r3, [pc, #44]	@ (80035b0 <I2C3_Init+0x70>)
 8003584:	2200      	movs	r2, #0
 8003586:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003588:	4b09      	ldr	r3, [pc, #36]	@ (80035b0 <I2C3_Init+0x70>)
 800358a:	2200      	movs	r2, #0
 800358c:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 800358e:	4808      	ldr	r0, [pc, #32]	@ (80035b0 <I2C3_Init+0x70>)
 8003590:	f000 fe96 	bl	80042c0 <HAL_I2C_Init>
 8003594:	4603      	mov	r3, r0
 8003596:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8003598:	79fb      	ldrb	r3, [r7, #7]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 800359e:	bf00      	nop
 80035a0:	e7fd      	b.n	800359e <I2C3_Init+0x5e>
    }
    return;
 80035a2:	bf00      	nop
}
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40023800 	.word	0x40023800
 80035b0:	20025bb8 	.word	0x20025bb8
 80035b4:	40005c00 	.word	0x40005c00
 80035b8:	000186a0 	.word	0x000186a0

080035bc <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b088      	sub	sp, #32
 80035c0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035c2:	f107 030c 	add.w	r3, r7, #12
 80035c6:	2200      	movs	r2, #0
 80035c8:	601a      	str	r2, [r3, #0]
 80035ca:	605a      	str	r2, [r3, #4]
 80035cc:	609a      	str	r2, [r3, #8]
 80035ce:	60da      	str	r2, [r3, #12]
 80035d0:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035d2:	2300      	movs	r3, #0
 80035d4:	60bb      	str	r3, [r7, #8]
 80035d6:	4b20      	ldr	r3, [pc, #128]	@ (8003658 <I2C3_MspInit+0x9c>)
 80035d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035da:	4a1f      	ldr	r2, [pc, #124]	@ (8003658 <I2C3_MspInit+0x9c>)
 80035dc:	f043 0304 	orr.w	r3, r3, #4
 80035e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80035e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003658 <I2C3_MspInit+0x9c>)
 80035e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e6:	f003 0304 	and.w	r3, r3, #4
 80035ea:	60bb      	str	r3, [r7, #8]
 80035ec:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ee:	2300      	movs	r3, #0
 80035f0:	607b      	str	r3, [r7, #4]
 80035f2:	4b19      	ldr	r3, [pc, #100]	@ (8003658 <I2C3_MspInit+0x9c>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f6:	4a18      	ldr	r2, [pc, #96]	@ (8003658 <I2C3_MspInit+0x9c>)
 80035f8:	f043 0301 	orr.w	r3, r3, #1
 80035fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80035fe:	4b16      	ldr	r3, [pc, #88]	@ (8003658 <I2C3_MspInit+0x9c>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	607b      	str	r3, [r7, #4]
 8003608:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 800360a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800360e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003610:	2312      	movs	r3, #18
 8003612:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003614:	2300      	movs	r3, #0
 8003616:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003618:	2300      	movs	r3, #0
 800361a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800361c:	2304      	movs	r3, #4
 800361e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8003620:	f107 030c 	add.w	r3, r7, #12
 8003624:	4619      	mov	r1, r3
 8003626:	480d      	ldr	r0, [pc, #52]	@ (800365c <I2C3_MspInit+0xa0>)
 8003628:	f000 fb60 	bl	8003cec <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800362c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003630:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003632:	2312      	movs	r3, #18
 8003634:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003636:	2300      	movs	r3, #0
 8003638:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800363a:	2300      	movs	r3, #0
 800363c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800363e:	2304      	movs	r3, #4
 8003640:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8003642:	f107 030c 	add.w	r3, r7, #12
 8003646:	4619      	mov	r1, r3
 8003648:	4805      	ldr	r0, [pc, #20]	@ (8003660 <I2C3_MspInit+0xa4>)
 800364a:	f000 fb4f 	bl	8003cec <HAL_GPIO_Init>
    
}
 800364e:	bf00      	nop
 8003650:	3720      	adds	r7, #32
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	40023800 	.word	0x40023800
 800365c:	40020800 	.word	0x40020800
 8003660:	40020000 	.word	0x40020000

08003664 <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b088      	sub	sp, #32
 8003668:	af04      	add	r7, sp, #16
 800366a:	4603      	mov	r3, r0
 800366c:	80fb      	strh	r3, [r7, #6]
 800366e:	460b      	mov	r3, r1
 8003670:	717b      	strb	r3, [r7, #5]
 8003672:	4613      	mov	r3, r2
 8003674:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 8003676:	793b      	ldrb	r3, [r7, #4]
 8003678:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 800367a:	797b      	ldrb	r3, [r7, #5]
 800367c:	b29a      	uxth	r2, r3
 800367e:	88f9      	ldrh	r1, [r7, #6]
 8003680:	4b0a      	ldr	r3, [pc, #40]	@ (80036ac <I2C3_Write+0x48>)
 8003682:	9302      	str	r3, [sp, #8]
 8003684:	2301      	movs	r3, #1
 8003686:	9301      	str	r3, [sp, #4]
 8003688:	f107 030f 	add.w	r3, r7, #15
 800368c:	9300      	str	r3, [sp, #0]
 800368e:	2301      	movs	r3, #1
 8003690:	4807      	ldr	r0, [pc, #28]	@ (80036b0 <I2C3_Write+0x4c>)
 8003692:	f000 ff59 	bl	8004548 <HAL_I2C_Mem_Write>
 8003696:	4603      	mov	r3, r0
 8003698:	461a      	mov	r2, r3
 800369a:	4b06      	ldr	r3, [pc, #24]	@ (80036b4 <I2C3_Write+0x50>)
 800369c:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 800369e:	f7ff ff3f 	bl	8003520 <verifyHAL_I2C_IS_OKAY>
}
 80036a2:	bf00      	nop
 80036a4:	3710      	adds	r7, #16
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	0003d090 	.word	0x0003d090
 80036b0:	20025bb8 	.word	0x20025bb8
 80036b4:	20025c0c 	.word	0x20025c0c

080036b8 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b086      	sub	sp, #24
 80036bc:	af04      	add	r7, sp, #16
 80036be:	4603      	mov	r3, r0
 80036c0:	603a      	str	r2, [r7, #0]
 80036c2:	71fb      	strb	r3, [r7, #7]
 80036c4:	460b      	mov	r3, r1
 80036c6:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 80036c8:	79fb      	ldrb	r3, [r7, #7]
 80036ca:	b299      	uxth	r1, r3
 80036cc:	79bb      	ldrb	r3, [r7, #6]
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	4b09      	ldr	r3, [pc, #36]	@ (80036f8 <I2C3_Read+0x40>)
 80036d2:	9302      	str	r3, [sp, #8]
 80036d4:	2301      	movs	r3, #1
 80036d6:	9301      	str	r3, [sp, #4]
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	2301      	movs	r3, #1
 80036de:	4807      	ldr	r0, [pc, #28]	@ (80036fc <I2C3_Read+0x44>)
 80036e0:	f001 f82c 	bl	800473c <HAL_I2C_Mem_Read>
 80036e4:	4603      	mov	r3, r0
 80036e6:	461a      	mov	r2, r3
 80036e8:	4b05      	ldr	r3, [pc, #20]	@ (8003700 <I2C3_Read+0x48>)
 80036ea:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 80036ec:	f7ff ff18 	bl	8003520 <verifyHAL_I2C_IS_OKAY>
}
 80036f0:	bf00      	nop
 80036f2:	3708      	adds	r7, #8
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	0003d090 	.word	0x0003d090
 80036fc:	20025bb8 	.word	0x20025bb8
 8003700:	20025c0c 	.word	0x20025c0c

08003704 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af04      	add	r7, sp, #16
 800370a:	603a      	str	r2, [r7, #0]
 800370c:	461a      	mov	r2, r3
 800370e:	4603      	mov	r3, r0
 8003710:	71fb      	strb	r3, [r7, #7]
 8003712:	460b      	mov	r3, r1
 8003714:	71bb      	strb	r3, [r7, #6]
 8003716:	4613      	mov	r3, r2
 8003718:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 800371a:	79fb      	ldrb	r3, [r7, #7]
 800371c:	b299      	uxth	r1, r3
 800371e:	79bb      	ldrb	r3, [r7, #6]
 8003720:	b29a      	uxth	r2, r3
 8003722:	4b07      	ldr	r3, [pc, #28]	@ (8003740 <I2C3_MulitByteRead+0x3c>)
 8003724:	9302      	str	r3, [sp, #8]
 8003726:	88bb      	ldrh	r3, [r7, #4]
 8003728:	9301      	str	r3, [sp, #4]
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	2301      	movs	r3, #1
 8003730:	4804      	ldr	r0, [pc, #16]	@ (8003744 <I2C3_MulitByteRead+0x40>)
 8003732:	f001 f803 	bl	800473c <HAL_I2C_Mem_Read>
}
 8003736:	bf00      	nop
 8003738:	3708      	adds	r7, #8
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	0003d090 	.word	0x0003d090
 8003744:	20025bb8 	.word	0x20025bb8

08003748 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	4603      	mov	r3, r0
 8003750:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 8003752:	204d      	movs	r0, #77	@ 0x4d
 8003754:	f7ff fe07 	bl	8003366 <STMPE811_Read>
 8003758:	4603      	mov	r3, r0
 800375a:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 800375c:	204e      	movs	r0, #78	@ 0x4e
 800375e:	f7ff fe02 	bl	8003366 <STMPE811_Read>
 8003762:	4603      	mov	r3, r0
 8003764:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8003766:	7a7b      	ldrb	r3, [r7, #9]
 8003768:	021b      	lsls	r3, r3, #8
 800376a:	b21a      	sxth	r2, r3
 800376c:	7a3b      	ldrb	r3, [r7, #8]
 800376e:	b21b      	sxth	r3, r3
 8003770:	4313      	orrs	r3, r2
 8003772:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8003774:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003778:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800377c:	4293      	cmp	r3, r2
 800377e:	dc06      	bgt.n	800378e <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 8003780:	89fb      	ldrh	r3, [r7, #14]
 8003782:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8003786:	330c      	adds	r3, #12
 8003788:	b29b      	uxth	r3, r3
 800378a:	81fb      	strh	r3, [r7, #14]
 800378c:	e005      	b.n	800379a <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 800378e:	89fb      	ldrh	r3, [r7, #14]
 8003790:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8003794:	3308      	adds	r3, #8
 8003796:	b29b      	uxth	r3, r3
 8003798:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 800379a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800379e:	4a18      	ldr	r2, [pc, #96]	@ (8003800 <TM_STMPE811_ReadX+0xb8>)
 80037a0:	fb82 1203 	smull	r1, r2, r2, r3
 80037a4:	441a      	add	r2, r3
 80037a6:	10d2      	asrs	r2, r2, #3
 80037a8:	17db      	asrs	r3, r3, #31
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 80037ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037b2:	2bef      	cmp	r3, #239	@ 0xef
 80037b4:	dd02      	ble.n	80037bc <TM_STMPE811_ReadX+0x74>
        val = 239;
 80037b6:	23ef      	movs	r3, #239	@ 0xef
 80037b8:	81fb      	strh	r3, [r7, #14]
 80037ba:	e005      	b.n	80037c8 <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 80037bc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	da01      	bge.n	80037c8 <TM_STMPE811_ReadX+0x80>
        val = 0;
 80037c4:	2300      	movs	r3, #0
 80037c6:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 80037c8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80037cc:	88fb      	ldrh	r3, [r7, #6]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	dd05      	ble.n	80037de <TM_STMPE811_ReadX+0x96>
 80037d2:	89fa      	ldrh	r2, [r7, #14]
 80037d4:	88fb      	ldrh	r3, [r7, #6]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	b29b      	uxth	r3, r3
 80037da:	b21b      	sxth	r3, r3
 80037dc:	e004      	b.n	80037e8 <TM_STMPE811_ReadX+0xa0>
 80037de:	89fb      	ldrh	r3, [r7, #14]
 80037e0:	88fa      	ldrh	r2, [r7, #6]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	b21b      	sxth	r3, r3
 80037e8:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 80037ea:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80037ee:	2b04      	cmp	r3, #4
 80037f0:	dd01      	ble.n	80037f6 <TM_STMPE811_ReadX+0xae>
        return val;
 80037f2:	89fb      	ldrh	r3, [r7, #14]
 80037f4:	e000      	b.n	80037f8 <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 80037f6:	88fb      	ldrh	r3, [r7, #6]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3710      	adds	r7, #16
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	88888889 	.word	0x88888889

08003804 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	4603      	mov	r3, r0
 800380c:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 800380e:	204f      	movs	r0, #79	@ 0x4f
 8003810:	f7ff fda9 	bl	8003366 <STMPE811_Read>
 8003814:	4603      	mov	r3, r0
 8003816:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 8003818:	2050      	movs	r0, #80	@ 0x50
 800381a:	f7ff fda4 	bl	8003366 <STMPE811_Read>
 800381e:	4603      	mov	r3, r0
 8003820:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8003822:	7a7b      	ldrb	r3, [r7, #9]
 8003824:	021b      	lsls	r3, r3, #8
 8003826:	b21a      	sxth	r2, r3
 8003828:	7a3b      	ldrb	r3, [r7, #8]
 800382a:	b21b      	sxth	r3, r3
 800382c:	4313      	orrs	r3, r2
 800382e:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 8003830:	89fb      	ldrh	r3, [r7, #14]
 8003832:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003836:	b29b      	uxth	r3, r3
 8003838:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 800383a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800383e:	4a19      	ldr	r2, [pc, #100]	@ (80038a4 <TM_STMPE811_ReadY+0xa0>)
 8003840:	fb82 1203 	smull	r1, r2, r2, r3
 8003844:	1052      	asrs	r2, r2, #1
 8003846:	17db      	asrs	r3, r3, #31
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 800384c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003850:	2b00      	cmp	r3, #0
 8003852:	dc02      	bgt.n	800385a <TM_STMPE811_ReadY+0x56>
        val = 0;
 8003854:	2300      	movs	r3, #0
 8003856:	81fb      	strh	r3, [r7, #14]
 8003858:	e007      	b.n	800386a <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 800385a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800385e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003862:	db02      	blt.n	800386a <TM_STMPE811_ReadY+0x66>
        val = 319;
 8003864:	f240 133f 	movw	r3, #319	@ 0x13f
 8003868:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 800386a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800386e:	88fb      	ldrh	r3, [r7, #6]
 8003870:	429a      	cmp	r2, r3
 8003872:	dd05      	ble.n	8003880 <TM_STMPE811_ReadY+0x7c>
 8003874:	89fa      	ldrh	r2, [r7, #14]
 8003876:	88fb      	ldrh	r3, [r7, #6]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	b29b      	uxth	r3, r3
 800387c:	b21b      	sxth	r3, r3
 800387e:	e004      	b.n	800388a <TM_STMPE811_ReadY+0x86>
 8003880:	89fb      	ldrh	r3, [r7, #14]
 8003882:	88fa      	ldrh	r2, [r7, #6]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	b29b      	uxth	r3, r3
 8003888:	b21b      	sxth	r3, r3
 800388a:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 800388c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003890:	2b04      	cmp	r3, #4
 8003892:	dd01      	ble.n	8003898 <TM_STMPE811_ReadY+0x94>
        return val;
 8003894:	89fb      	ldrh	r3, [r7, #14]
 8003896:	e000      	b.n	800389a <TM_STMPE811_ReadY+0x96>
    }
    return y;
 8003898:	88fb      	ldrh	r3, [r7, #6]
}
 800389a:	4618      	mov	r0, r3
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	2e8ba2e9 	.word	0x2e8ba2e9

080038a8 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
}
 80038ac:	bf00      	nop
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
	...

080038b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038c0:	4a14      	ldr	r2, [pc, #80]	@ (8003914 <_sbrk+0x5c>)
 80038c2:	4b15      	ldr	r3, [pc, #84]	@ (8003918 <_sbrk+0x60>)
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038cc:	4b13      	ldr	r3, [pc, #76]	@ (800391c <_sbrk+0x64>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d102      	bne.n	80038da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038d4:	4b11      	ldr	r3, [pc, #68]	@ (800391c <_sbrk+0x64>)
 80038d6:	4a12      	ldr	r2, [pc, #72]	@ (8003920 <_sbrk+0x68>)
 80038d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038da:	4b10      	ldr	r3, [pc, #64]	@ (800391c <_sbrk+0x64>)
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4413      	add	r3, r2
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d207      	bcs.n	80038f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038e8:	f003 fe1c 	bl	8007524 <__errno>
 80038ec:	4603      	mov	r3, r0
 80038ee:	220c      	movs	r2, #12
 80038f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038f2:	f04f 33ff 	mov.w	r3, #4294967295
 80038f6:	e009      	b.n	800390c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80038f8:	4b08      	ldr	r3, [pc, #32]	@ (800391c <_sbrk+0x64>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80038fe:	4b07      	ldr	r3, [pc, #28]	@ (800391c <_sbrk+0x64>)
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4413      	add	r3, r2
 8003906:	4a05      	ldr	r2, [pc, #20]	@ (800391c <_sbrk+0x64>)
 8003908:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800390a:	68fb      	ldr	r3, [r7, #12]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3718      	adds	r7, #24
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	20030000 	.word	0x20030000
 8003918:	00000400 	.word	0x00000400
 800391c:	20025c10 	.word	0x20025c10
 8003920:	20025d60 	.word	0x20025d60

08003924 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003928:	4b06      	ldr	r3, [pc, #24]	@ (8003944 <SystemInit+0x20>)
 800392a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800392e:	4a05      	ldr	r2, [pc, #20]	@ (8003944 <SystemInit+0x20>)
 8003930:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003934:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003938:	bf00      	nop
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	e000ed00 	.word	0xe000ed00

08003948 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003948:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003980 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800394c:	f7ff ffea 	bl	8003924 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003950:	480c      	ldr	r0, [pc, #48]	@ (8003984 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003952:	490d      	ldr	r1, [pc, #52]	@ (8003988 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003954:	4a0d      	ldr	r2, [pc, #52]	@ (800398c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003956:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003958:	e002      	b.n	8003960 <LoopCopyDataInit>

0800395a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800395a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800395c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800395e:	3304      	adds	r3, #4

08003960 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003960:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003962:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003964:	d3f9      	bcc.n	800395a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003966:	4a0a      	ldr	r2, [pc, #40]	@ (8003990 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003968:	4c0a      	ldr	r4, [pc, #40]	@ (8003994 <LoopFillZerobss+0x22>)
  movs r3, #0
 800396a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800396c:	e001      	b.n	8003972 <LoopFillZerobss>

0800396e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800396e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003970:	3204      	adds	r2, #4

08003972 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003972:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003974:	d3fb      	bcc.n	800396e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003976:	f003 fddb 	bl	8007530 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800397a:	f7fe fbbd 	bl	80020f8 <main>
  bx  lr    
 800397e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003980:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003984:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003988:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800398c:	08009988 	.word	0x08009988
  ldr r2, =_sbss
 8003990:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8003994:	20025d60 	.word	0x20025d60

08003998 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003998:	e7fe      	b.n	8003998 <ADC_IRQHandler>
	...

0800399c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80039a0:	4b0e      	ldr	r3, [pc, #56]	@ (80039dc <HAL_Init+0x40>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a0d      	ldr	r2, [pc, #52]	@ (80039dc <HAL_Init+0x40>)
 80039a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80039aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80039ac:	4b0b      	ldr	r3, [pc, #44]	@ (80039dc <HAL_Init+0x40>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a0a      	ldr	r2, [pc, #40]	@ (80039dc <HAL_Init+0x40>)
 80039b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80039b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039b8:	4b08      	ldr	r3, [pc, #32]	@ (80039dc <HAL_Init+0x40>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a07      	ldr	r2, [pc, #28]	@ (80039dc <HAL_Init+0x40>)
 80039be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039c4:	2003      	movs	r0, #3
 80039c6:	f000 f94f 	bl	8003c68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80039ca:	2000      	movs	r0, #0
 80039cc:	f000 f808 	bl	80039e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80039d0:	f7ff f980 	bl	8002cd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	40023c00 	.word	0x40023c00

080039e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80039e8:	4b12      	ldr	r3, [pc, #72]	@ (8003a34 <HAL_InitTick+0x54>)
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	4b12      	ldr	r3, [pc, #72]	@ (8003a38 <HAL_InitTick+0x58>)
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	4619      	mov	r1, r3
 80039f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80039f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80039fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80039fe:	4618      	mov	r0, r3
 8003a00:	f000 f967 	bl	8003cd2 <HAL_SYSTICK_Config>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e00e      	b.n	8003a2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b0f      	cmp	r3, #15
 8003a12:	d80a      	bhi.n	8003a2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a14:	2200      	movs	r2, #0
 8003a16:	6879      	ldr	r1, [r7, #4]
 8003a18:	f04f 30ff 	mov.w	r0, #4294967295
 8003a1c:	f000 f92f 	bl	8003c7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a20:	4a06      	ldr	r2, [pc, #24]	@ (8003a3c <HAL_InitTick+0x5c>)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
 8003a28:	e000      	b.n	8003a2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3708      	adds	r7, #8
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	2000001c 	.word	0x2000001c
 8003a38:	20000024 	.word	0x20000024
 8003a3c:	20000020 	.word	0x20000020

08003a40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a44:	4b06      	ldr	r3, [pc, #24]	@ (8003a60 <HAL_IncTick+0x20>)
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	461a      	mov	r2, r3
 8003a4a:	4b06      	ldr	r3, [pc, #24]	@ (8003a64 <HAL_IncTick+0x24>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4413      	add	r3, r2
 8003a50:	4a04      	ldr	r2, [pc, #16]	@ (8003a64 <HAL_IncTick+0x24>)
 8003a52:	6013      	str	r3, [r2, #0]
}
 8003a54:	bf00      	nop
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	20000024 	.word	0x20000024
 8003a64:	20025c14 	.word	0x20025c14

08003a68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0
  return uwTick;
 8003a6c:	4b03      	ldr	r3, [pc, #12]	@ (8003a7c <HAL_GetTick+0x14>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	20025c14 	.word	0x20025c14

08003a80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a88:	f7ff ffee 	bl	8003a68 <HAL_GetTick>
 8003a8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a98:	d005      	beq.n	8003aa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac4 <HAL_Delay+0x44>)
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	4413      	add	r3, r2
 8003aa4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003aa6:	bf00      	nop
 8003aa8:	f7ff ffde 	bl	8003a68 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d8f7      	bhi.n	8003aa8 <HAL_Delay+0x28>
  {
  }
}
 8003ab8:	bf00      	nop
 8003aba:	bf00      	nop
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	20000024 	.word	0x20000024

08003ac8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b085      	sub	sp, #20
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8003b0c <__NVIC_SetPriorityGrouping+0x44>)
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ade:	68ba      	ldr	r2, [r7, #8]
 8003ae0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003af0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003af4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003af8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003afa:	4a04      	ldr	r2, [pc, #16]	@ (8003b0c <__NVIC_SetPriorityGrouping+0x44>)
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	60d3      	str	r3, [r2, #12]
}
 8003b00:	bf00      	nop
 8003b02:	3714      	adds	r7, #20
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr
 8003b0c:	e000ed00 	.word	0xe000ed00

08003b10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b10:	b480      	push	{r7}
 8003b12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b14:	4b04      	ldr	r3, [pc, #16]	@ (8003b28 <__NVIC_GetPriorityGrouping+0x18>)
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	0a1b      	lsrs	r3, r3, #8
 8003b1a:	f003 0307 	and.w	r3, r3, #7
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr
 8003b28:	e000ed00 	.word	0xe000ed00

08003b2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	4603      	mov	r3, r0
 8003b34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	db0b      	blt.n	8003b56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b3e:	79fb      	ldrb	r3, [r7, #7]
 8003b40:	f003 021f 	and.w	r2, r3, #31
 8003b44:	4907      	ldr	r1, [pc, #28]	@ (8003b64 <__NVIC_EnableIRQ+0x38>)
 8003b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b4a:	095b      	lsrs	r3, r3, #5
 8003b4c:	2001      	movs	r0, #1
 8003b4e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b56:	bf00      	nop
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	e000e100 	.word	0xe000e100

08003b68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	4603      	mov	r3, r0
 8003b70:	6039      	str	r1, [r7, #0]
 8003b72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	db0a      	blt.n	8003b92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	b2da      	uxtb	r2, r3
 8003b80:	490c      	ldr	r1, [pc, #48]	@ (8003bb4 <__NVIC_SetPriority+0x4c>)
 8003b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b86:	0112      	lsls	r2, r2, #4
 8003b88:	b2d2      	uxtb	r2, r2
 8003b8a:	440b      	add	r3, r1
 8003b8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b90:	e00a      	b.n	8003ba8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	b2da      	uxtb	r2, r3
 8003b96:	4908      	ldr	r1, [pc, #32]	@ (8003bb8 <__NVIC_SetPriority+0x50>)
 8003b98:	79fb      	ldrb	r3, [r7, #7]
 8003b9a:	f003 030f 	and.w	r3, r3, #15
 8003b9e:	3b04      	subs	r3, #4
 8003ba0:	0112      	lsls	r2, r2, #4
 8003ba2:	b2d2      	uxtb	r2, r2
 8003ba4:	440b      	add	r3, r1
 8003ba6:	761a      	strb	r2, [r3, #24]
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	e000e100 	.word	0xe000e100
 8003bb8:	e000ed00 	.word	0xe000ed00

08003bbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b089      	sub	sp, #36	@ 0x24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f003 0307 	and.w	r3, r3, #7
 8003bce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	f1c3 0307 	rsb	r3, r3, #7
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	bf28      	it	cs
 8003bda:	2304      	movcs	r3, #4
 8003bdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	3304      	adds	r3, #4
 8003be2:	2b06      	cmp	r3, #6
 8003be4:	d902      	bls.n	8003bec <NVIC_EncodePriority+0x30>
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	3b03      	subs	r3, #3
 8003bea:	e000      	b.n	8003bee <NVIC_EncodePriority+0x32>
 8003bec:	2300      	movs	r3, #0
 8003bee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfa:	43da      	mvns	r2, r3
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	401a      	ands	r2, r3
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c04:	f04f 31ff 	mov.w	r1, #4294967295
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c0e:	43d9      	mvns	r1, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c14:	4313      	orrs	r3, r2
         );
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3724      	adds	r7, #36	@ 0x24
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
	...

08003c24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c34:	d301      	bcc.n	8003c3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c36:	2301      	movs	r3, #1
 8003c38:	e00f      	b.n	8003c5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8003c64 <SysTick_Config+0x40>)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c42:	210f      	movs	r1, #15
 8003c44:	f04f 30ff 	mov.w	r0, #4294967295
 8003c48:	f7ff ff8e 	bl	8003b68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c4c:	4b05      	ldr	r3, [pc, #20]	@ (8003c64 <SysTick_Config+0x40>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c52:	4b04      	ldr	r3, [pc, #16]	@ (8003c64 <SysTick_Config+0x40>)
 8003c54:	2207      	movs	r2, #7
 8003c56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3708      	adds	r7, #8
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	e000e010 	.word	0xe000e010

08003c68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f7ff ff29 	bl	8003ac8 <__NVIC_SetPriorityGrouping>
}
 8003c76:	bf00      	nop
 8003c78:	3708      	adds	r7, #8
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}

08003c7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c7e:	b580      	push	{r7, lr}
 8003c80:	b086      	sub	sp, #24
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	4603      	mov	r3, r0
 8003c86:	60b9      	str	r1, [r7, #8]
 8003c88:	607a      	str	r2, [r7, #4]
 8003c8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c90:	f7ff ff3e 	bl	8003b10 <__NVIC_GetPriorityGrouping>
 8003c94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	68b9      	ldr	r1, [r7, #8]
 8003c9a:	6978      	ldr	r0, [r7, #20]
 8003c9c:	f7ff ff8e 	bl	8003bbc <NVIC_EncodePriority>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff ff5d 	bl	8003b68 <__NVIC_SetPriority>
}
 8003cae:	bf00      	nop
 8003cb0:	3718      	adds	r7, #24
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b082      	sub	sp, #8
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7ff ff31 	bl	8003b2c <__NVIC_EnableIRQ>
}
 8003cca:	bf00      	nop
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b082      	sub	sp, #8
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f7ff ffa2 	bl	8003c24 <SysTick_Config>
 8003ce0:	4603      	mov	r3, r0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3708      	adds	r7, #8
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
	...

08003cec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b089      	sub	sp, #36	@ 0x24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d02:	2300      	movs	r3, #0
 8003d04:	61fb      	str	r3, [r7, #28]
 8003d06:	e177      	b.n	8003ff8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d08:	2201      	movs	r2, #1
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	4013      	ands	r3, r2
 8003d1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	f040 8166 	bne.w	8003ff2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f003 0303 	and.w	r3, r3, #3
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d005      	beq.n	8003d3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d130      	bne.n	8003da0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	005b      	lsls	r3, r3, #1
 8003d48:	2203      	movs	r2, #3
 8003d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4e:	43db      	mvns	r3, r3
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	4013      	ands	r3, r2
 8003d54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	68da      	ldr	r2, [r3, #12]
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	005b      	lsls	r3, r3, #1
 8003d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d62:	69ba      	ldr	r2, [r7, #24]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	69ba      	ldr	r2, [r7, #24]
 8003d6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d74:	2201      	movs	r2, #1
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	43db      	mvns	r3, r3
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	4013      	ands	r3, r2
 8003d82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	091b      	lsrs	r3, r3, #4
 8003d8a:	f003 0201 	and.w	r2, r3, #1
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	fa02 f303 	lsl.w	r3, r2, r3
 8003d94:	69ba      	ldr	r2, [r7, #24]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	69ba      	ldr	r2, [r7, #24]
 8003d9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f003 0303 	and.w	r3, r3, #3
 8003da8:	2b03      	cmp	r3, #3
 8003daa:	d017      	beq.n	8003ddc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	005b      	lsls	r3, r3, #1
 8003db6:	2203      	movs	r2, #3
 8003db8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	69ba      	ldr	r2, [r7, #24]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	689a      	ldr	r2, [r3, #8]
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	005b      	lsls	r3, r3, #1
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f003 0303 	and.w	r3, r3, #3
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d123      	bne.n	8003e30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	08da      	lsrs	r2, r3, #3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	3208      	adds	r2, #8
 8003df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003df4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	f003 0307 	and.w	r3, r3, #7
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	220f      	movs	r2, #15
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	43db      	mvns	r3, r3
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	691a      	ldr	r2, [r3, #16]
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	f003 0307 	and.w	r3, r3, #7
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	08da      	lsrs	r2, r3, #3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	3208      	adds	r2, #8
 8003e2a:	69b9      	ldr	r1, [r7, #24]
 8003e2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	2203      	movs	r2, #3
 8003e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e40:	43db      	mvns	r3, r3
 8003e42:	69ba      	ldr	r2, [r7, #24]
 8003e44:	4013      	ands	r3, r2
 8003e46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f003 0203 	and.w	r2, r3, #3
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f000 80c0 	beq.w	8003ff2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e72:	2300      	movs	r3, #0
 8003e74:	60fb      	str	r3, [r7, #12]
 8003e76:	4b66      	ldr	r3, [pc, #408]	@ (8004010 <HAL_GPIO_Init+0x324>)
 8003e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e7a:	4a65      	ldr	r2, [pc, #404]	@ (8004010 <HAL_GPIO_Init+0x324>)
 8003e7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e80:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e82:	4b63      	ldr	r3, [pc, #396]	@ (8004010 <HAL_GPIO_Init+0x324>)
 8003e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e8a:	60fb      	str	r3, [r7, #12]
 8003e8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e8e:	4a61      	ldr	r2, [pc, #388]	@ (8004014 <HAL_GPIO_Init+0x328>)
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	089b      	lsrs	r3, r3, #2
 8003e94:	3302      	adds	r3, #2
 8003e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	f003 0303 	and.w	r3, r3, #3
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	220f      	movs	r2, #15
 8003ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eaa:	43db      	mvns	r3, r3
 8003eac:	69ba      	ldr	r2, [r7, #24]
 8003eae:	4013      	ands	r3, r2
 8003eb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a58      	ldr	r2, [pc, #352]	@ (8004018 <HAL_GPIO_Init+0x32c>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d037      	beq.n	8003f2a <HAL_GPIO_Init+0x23e>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a57      	ldr	r2, [pc, #348]	@ (800401c <HAL_GPIO_Init+0x330>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d031      	beq.n	8003f26 <HAL_GPIO_Init+0x23a>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a56      	ldr	r2, [pc, #344]	@ (8004020 <HAL_GPIO_Init+0x334>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d02b      	beq.n	8003f22 <HAL_GPIO_Init+0x236>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a55      	ldr	r2, [pc, #340]	@ (8004024 <HAL_GPIO_Init+0x338>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d025      	beq.n	8003f1e <HAL_GPIO_Init+0x232>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a54      	ldr	r2, [pc, #336]	@ (8004028 <HAL_GPIO_Init+0x33c>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d01f      	beq.n	8003f1a <HAL_GPIO_Init+0x22e>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a53      	ldr	r2, [pc, #332]	@ (800402c <HAL_GPIO_Init+0x340>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d019      	beq.n	8003f16 <HAL_GPIO_Init+0x22a>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a52      	ldr	r2, [pc, #328]	@ (8004030 <HAL_GPIO_Init+0x344>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d013      	beq.n	8003f12 <HAL_GPIO_Init+0x226>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a51      	ldr	r2, [pc, #324]	@ (8004034 <HAL_GPIO_Init+0x348>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d00d      	beq.n	8003f0e <HAL_GPIO_Init+0x222>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a50      	ldr	r2, [pc, #320]	@ (8004038 <HAL_GPIO_Init+0x34c>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d007      	beq.n	8003f0a <HAL_GPIO_Init+0x21e>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a4f      	ldr	r2, [pc, #316]	@ (800403c <HAL_GPIO_Init+0x350>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d101      	bne.n	8003f06 <HAL_GPIO_Init+0x21a>
 8003f02:	2309      	movs	r3, #9
 8003f04:	e012      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f06:	230a      	movs	r3, #10
 8003f08:	e010      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f0a:	2308      	movs	r3, #8
 8003f0c:	e00e      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f0e:	2307      	movs	r3, #7
 8003f10:	e00c      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f12:	2306      	movs	r3, #6
 8003f14:	e00a      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f16:	2305      	movs	r3, #5
 8003f18:	e008      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f1a:	2304      	movs	r3, #4
 8003f1c:	e006      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e004      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f22:	2302      	movs	r3, #2
 8003f24:	e002      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f26:	2301      	movs	r3, #1
 8003f28:	e000      	b.n	8003f2c <HAL_GPIO_Init+0x240>
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	69fa      	ldr	r2, [r7, #28]
 8003f2e:	f002 0203 	and.w	r2, r2, #3
 8003f32:	0092      	lsls	r2, r2, #2
 8003f34:	4093      	lsls	r3, r2
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f3c:	4935      	ldr	r1, [pc, #212]	@ (8004014 <HAL_GPIO_Init+0x328>)
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	089b      	lsrs	r3, r3, #2
 8003f42:	3302      	adds	r3, #2
 8003f44:	69ba      	ldr	r2, [r7, #24]
 8003f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f4a:	4b3d      	ldr	r3, [pc, #244]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	43db      	mvns	r3, r3
 8003f54:	69ba      	ldr	r2, [r7, #24]
 8003f56:	4013      	ands	r3, r2
 8003f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d003      	beq.n	8003f6e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f6e:	4a34      	ldr	r2, [pc, #208]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f74:	4b32      	ldr	r3, [pc, #200]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	4013      	ands	r3, r2
 8003f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f98:	4a29      	ldr	r2, [pc, #164]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f9e:	4b28      	ldr	r3, [pc, #160]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	43db      	mvns	r3, r3
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	4013      	ands	r3, r2
 8003fac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d003      	beq.n	8003fc2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003fba:	69ba      	ldr	r2, [r7, #24]
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003fc2:	4a1f      	ldr	r2, [pc, #124]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fc8:	4b1d      	ldr	r3, [pc, #116]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	43db      	mvns	r3, r3
 8003fd2:	69ba      	ldr	r2, [r7, #24]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d003      	beq.n	8003fec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fec:	4a14      	ldr	r2, [pc, #80]	@ (8004040 <HAL_GPIO_Init+0x354>)
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	61fb      	str	r3, [r7, #28]
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	2b0f      	cmp	r3, #15
 8003ffc:	f67f ae84 	bls.w	8003d08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004000:	bf00      	nop
 8004002:	bf00      	nop
 8004004:	3724      	adds	r7, #36	@ 0x24
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	40023800 	.word	0x40023800
 8004014:	40013800 	.word	0x40013800
 8004018:	40020000 	.word	0x40020000
 800401c:	40020400 	.word	0x40020400
 8004020:	40020800 	.word	0x40020800
 8004024:	40020c00 	.word	0x40020c00
 8004028:	40021000 	.word	0x40021000
 800402c:	40021400 	.word	0x40021400
 8004030:	40021800 	.word	0x40021800
 8004034:	40021c00 	.word	0x40021c00
 8004038:	40022000 	.word	0x40022000
 800403c:	40022400 	.word	0x40022400
 8004040:	40013c00 	.word	0x40013c00

08004044 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004044:	b480      	push	{r7}
 8004046:	b087      	sub	sp, #28
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800404e:	2300      	movs	r3, #0
 8004050:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004052:	2300      	movs	r3, #0
 8004054:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004056:	2300      	movs	r3, #0
 8004058:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800405a:	2300      	movs	r3, #0
 800405c:	617b      	str	r3, [r7, #20]
 800405e:	e0d9      	b.n	8004214 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004060:	2201      	movs	r2, #1
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	fa02 f303 	lsl.w	r3, r2, r3
 8004068:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800406a:	683a      	ldr	r2, [r7, #0]
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	4013      	ands	r3, r2
 8004070:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	429a      	cmp	r2, r3
 8004078:	f040 80c9 	bne.w	800420e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800407c:	4a6b      	ldr	r2, [pc, #428]	@ (800422c <HAL_GPIO_DeInit+0x1e8>)
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	089b      	lsrs	r3, r3, #2
 8004082:	3302      	adds	r3, #2
 8004084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004088:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	f003 0303 	and.w	r3, r3, #3
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	220f      	movs	r2, #15
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	68ba      	ldr	r2, [r7, #8]
 800409a:	4013      	ands	r3, r2
 800409c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a63      	ldr	r2, [pc, #396]	@ (8004230 <HAL_GPIO_DeInit+0x1ec>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d037      	beq.n	8004116 <HAL_GPIO_DeInit+0xd2>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a62      	ldr	r2, [pc, #392]	@ (8004234 <HAL_GPIO_DeInit+0x1f0>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d031      	beq.n	8004112 <HAL_GPIO_DeInit+0xce>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a61      	ldr	r2, [pc, #388]	@ (8004238 <HAL_GPIO_DeInit+0x1f4>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d02b      	beq.n	800410e <HAL_GPIO_DeInit+0xca>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a60      	ldr	r2, [pc, #384]	@ (800423c <HAL_GPIO_DeInit+0x1f8>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d025      	beq.n	800410a <HAL_GPIO_DeInit+0xc6>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a5f      	ldr	r2, [pc, #380]	@ (8004240 <HAL_GPIO_DeInit+0x1fc>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d01f      	beq.n	8004106 <HAL_GPIO_DeInit+0xc2>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a5e      	ldr	r2, [pc, #376]	@ (8004244 <HAL_GPIO_DeInit+0x200>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d019      	beq.n	8004102 <HAL_GPIO_DeInit+0xbe>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a5d      	ldr	r2, [pc, #372]	@ (8004248 <HAL_GPIO_DeInit+0x204>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d013      	beq.n	80040fe <HAL_GPIO_DeInit+0xba>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a5c      	ldr	r2, [pc, #368]	@ (800424c <HAL_GPIO_DeInit+0x208>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d00d      	beq.n	80040fa <HAL_GPIO_DeInit+0xb6>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a5b      	ldr	r2, [pc, #364]	@ (8004250 <HAL_GPIO_DeInit+0x20c>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d007      	beq.n	80040f6 <HAL_GPIO_DeInit+0xb2>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a5a      	ldr	r2, [pc, #360]	@ (8004254 <HAL_GPIO_DeInit+0x210>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d101      	bne.n	80040f2 <HAL_GPIO_DeInit+0xae>
 80040ee:	2309      	movs	r3, #9
 80040f0:	e012      	b.n	8004118 <HAL_GPIO_DeInit+0xd4>
 80040f2:	230a      	movs	r3, #10
 80040f4:	e010      	b.n	8004118 <HAL_GPIO_DeInit+0xd4>
 80040f6:	2308      	movs	r3, #8
 80040f8:	e00e      	b.n	8004118 <HAL_GPIO_DeInit+0xd4>
 80040fa:	2307      	movs	r3, #7
 80040fc:	e00c      	b.n	8004118 <HAL_GPIO_DeInit+0xd4>
 80040fe:	2306      	movs	r3, #6
 8004100:	e00a      	b.n	8004118 <HAL_GPIO_DeInit+0xd4>
 8004102:	2305      	movs	r3, #5
 8004104:	e008      	b.n	8004118 <HAL_GPIO_DeInit+0xd4>
 8004106:	2304      	movs	r3, #4
 8004108:	e006      	b.n	8004118 <HAL_GPIO_DeInit+0xd4>
 800410a:	2303      	movs	r3, #3
 800410c:	e004      	b.n	8004118 <HAL_GPIO_DeInit+0xd4>
 800410e:	2302      	movs	r3, #2
 8004110:	e002      	b.n	8004118 <HAL_GPIO_DeInit+0xd4>
 8004112:	2301      	movs	r3, #1
 8004114:	e000      	b.n	8004118 <HAL_GPIO_DeInit+0xd4>
 8004116:	2300      	movs	r3, #0
 8004118:	697a      	ldr	r2, [r7, #20]
 800411a:	f002 0203 	and.w	r2, r2, #3
 800411e:	0092      	lsls	r2, r2, #2
 8004120:	4093      	lsls	r3, r2
 8004122:	68ba      	ldr	r2, [r7, #8]
 8004124:	429a      	cmp	r2, r3
 8004126:	d132      	bne.n	800418e <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004128:	4b4b      	ldr	r3, [pc, #300]	@ (8004258 <HAL_GPIO_DeInit+0x214>)
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	43db      	mvns	r3, r3
 8004130:	4949      	ldr	r1, [pc, #292]	@ (8004258 <HAL_GPIO_DeInit+0x214>)
 8004132:	4013      	ands	r3, r2
 8004134:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004136:	4b48      	ldr	r3, [pc, #288]	@ (8004258 <HAL_GPIO_DeInit+0x214>)
 8004138:	685a      	ldr	r2, [r3, #4]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	43db      	mvns	r3, r3
 800413e:	4946      	ldr	r1, [pc, #280]	@ (8004258 <HAL_GPIO_DeInit+0x214>)
 8004140:	4013      	ands	r3, r2
 8004142:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004144:	4b44      	ldr	r3, [pc, #272]	@ (8004258 <HAL_GPIO_DeInit+0x214>)
 8004146:	68da      	ldr	r2, [r3, #12]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	43db      	mvns	r3, r3
 800414c:	4942      	ldr	r1, [pc, #264]	@ (8004258 <HAL_GPIO_DeInit+0x214>)
 800414e:	4013      	ands	r3, r2
 8004150:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004152:	4b41      	ldr	r3, [pc, #260]	@ (8004258 <HAL_GPIO_DeInit+0x214>)
 8004154:	689a      	ldr	r2, [r3, #8]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	43db      	mvns	r3, r3
 800415a:	493f      	ldr	r1, [pc, #252]	@ (8004258 <HAL_GPIO_DeInit+0x214>)
 800415c:	4013      	ands	r3, r2
 800415e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	f003 0303 	and.w	r3, r3, #3
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	220f      	movs	r2, #15
 800416a:	fa02 f303 	lsl.w	r3, r2, r3
 800416e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004170:	4a2e      	ldr	r2, [pc, #184]	@ (800422c <HAL_GPIO_DeInit+0x1e8>)
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	089b      	lsrs	r3, r3, #2
 8004176:	3302      	adds	r3, #2
 8004178:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	43da      	mvns	r2, r3
 8004180:	482a      	ldr	r0, [pc, #168]	@ (800422c <HAL_GPIO_DeInit+0x1e8>)
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	089b      	lsrs	r3, r3, #2
 8004186:	400a      	ands	r2, r1
 8004188:	3302      	adds	r3, #2
 800418a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	2103      	movs	r1, #3
 8004198:	fa01 f303 	lsl.w	r3, r1, r3
 800419c:	43db      	mvns	r3, r3
 800419e:	401a      	ands	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	08da      	lsrs	r2, r3, #3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	3208      	adds	r2, #8
 80041ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	f003 0307 	and.w	r3, r3, #7
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	220f      	movs	r2, #15
 80041ba:	fa02 f303 	lsl.w	r3, r2, r3
 80041be:	43db      	mvns	r3, r3
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	08d2      	lsrs	r2, r2, #3
 80041c4:	4019      	ands	r1, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	3208      	adds	r2, #8
 80041ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	68da      	ldr	r2, [r3, #12]
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	2103      	movs	r1, #3
 80041d8:	fa01 f303 	lsl.w	r3, r1, r3
 80041dc:	43db      	mvns	r3, r3
 80041de:	401a      	ands	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	685a      	ldr	r2, [r3, #4]
 80041e8:	2101      	movs	r1, #1
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	fa01 f303 	lsl.w	r3, r1, r3
 80041f0:	43db      	mvns	r3, r3
 80041f2:	401a      	ands	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689a      	ldr	r2, [r3, #8]
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	005b      	lsls	r3, r3, #1
 8004200:	2103      	movs	r1, #3
 8004202:	fa01 f303 	lsl.w	r3, r1, r3
 8004206:	43db      	mvns	r3, r3
 8004208:	401a      	ands	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	3301      	adds	r3, #1
 8004212:	617b      	str	r3, [r7, #20]
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	2b0f      	cmp	r3, #15
 8004218:	f67f af22 	bls.w	8004060 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800421c:	bf00      	nop
 800421e:	bf00      	nop
 8004220:	371c      	adds	r7, #28
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	40013800 	.word	0x40013800
 8004230:	40020000 	.word	0x40020000
 8004234:	40020400 	.word	0x40020400
 8004238:	40020800 	.word	0x40020800
 800423c:	40020c00 	.word	0x40020c00
 8004240:	40021000 	.word	0x40021000
 8004244:	40021400 	.word	0x40021400
 8004248:	40021800 	.word	0x40021800
 800424c:	40021c00 	.word	0x40021c00
 8004250:	40022000 	.word	0x40022000
 8004254:	40022400 	.word	0x40022400
 8004258:	40013c00 	.word	0x40013c00

0800425c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	460b      	mov	r3, r1
 8004266:	807b      	strh	r3, [r7, #2]
 8004268:	4613      	mov	r3, r2
 800426a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800426c:	787b      	ldrb	r3, [r7, #1]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d003      	beq.n	800427a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004272:	887a      	ldrh	r2, [r7, #2]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004278:	e003      	b.n	8004282 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800427a:	887b      	ldrh	r3, [r7, #2]
 800427c:	041a      	lsls	r2, r3, #16
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	619a      	str	r2, [r3, #24]
}
 8004282:	bf00      	nop
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
	...

08004290 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b082      	sub	sp, #8
 8004294:	af00      	add	r7, sp, #0
 8004296:	4603      	mov	r3, r0
 8004298:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800429a:	4b08      	ldr	r3, [pc, #32]	@ (80042bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800429c:	695a      	ldr	r2, [r3, #20]
 800429e:	88fb      	ldrh	r3, [r7, #6]
 80042a0:	4013      	ands	r3, r2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d006      	beq.n	80042b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80042a6:	4a05      	ldr	r2, [pc, #20]	@ (80042bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042a8:	88fb      	ldrh	r3, [r7, #6]
 80042aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80042ac:	88fb      	ldrh	r3, [r7, #6]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f7fe fc6e 	bl	8002b90 <HAL_GPIO_EXTI_Callback>
  }
}
 80042b4:	bf00      	nop
 80042b6:	3708      	adds	r7, #8
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	40013c00 	.word	0x40013c00

080042c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d101      	bne.n	80042d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e12b      	b.n	800452a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d106      	bne.n	80042ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f7fe fd1c 	bl	8002d24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2224      	movs	r2, #36	@ 0x24
 80042f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f022 0201 	bic.w	r2, r2, #1
 8004302:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004312:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004322:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004324:	f001 ff82 	bl	800622c <HAL_RCC_GetPCLK1Freq>
 8004328:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	4a81      	ldr	r2, [pc, #516]	@ (8004534 <HAL_I2C_Init+0x274>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d807      	bhi.n	8004344 <HAL_I2C_Init+0x84>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	4a80      	ldr	r2, [pc, #512]	@ (8004538 <HAL_I2C_Init+0x278>)
 8004338:	4293      	cmp	r3, r2
 800433a:	bf94      	ite	ls
 800433c:	2301      	movls	r3, #1
 800433e:	2300      	movhi	r3, #0
 8004340:	b2db      	uxtb	r3, r3
 8004342:	e006      	b.n	8004352 <HAL_I2C_Init+0x92>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	4a7d      	ldr	r2, [pc, #500]	@ (800453c <HAL_I2C_Init+0x27c>)
 8004348:	4293      	cmp	r3, r2
 800434a:	bf94      	ite	ls
 800434c:	2301      	movls	r3, #1
 800434e:	2300      	movhi	r3, #0
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e0e7      	b.n	800452a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	4a78      	ldr	r2, [pc, #480]	@ (8004540 <HAL_I2C_Init+0x280>)
 800435e:	fba2 2303 	umull	r2, r3, r2, r3
 8004362:	0c9b      	lsrs	r3, r3, #18
 8004364:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68ba      	ldr	r2, [r7, #8]
 8004376:	430a      	orrs	r2, r1
 8004378:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	6a1b      	ldr	r3, [r3, #32]
 8004380:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	4a6a      	ldr	r2, [pc, #424]	@ (8004534 <HAL_I2C_Init+0x274>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d802      	bhi.n	8004394 <HAL_I2C_Init+0xd4>
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	3301      	adds	r3, #1
 8004392:	e009      	b.n	80043a8 <HAL_I2C_Init+0xe8>
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800439a:	fb02 f303 	mul.w	r3, r2, r3
 800439e:	4a69      	ldr	r2, [pc, #420]	@ (8004544 <HAL_I2C_Init+0x284>)
 80043a0:	fba2 2303 	umull	r2, r3, r2, r3
 80043a4:	099b      	lsrs	r3, r3, #6
 80043a6:	3301      	adds	r3, #1
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	6812      	ldr	r2, [r2, #0]
 80043ac:	430b      	orrs	r3, r1
 80043ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	69db      	ldr	r3, [r3, #28]
 80043b6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80043ba:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	495c      	ldr	r1, [pc, #368]	@ (8004534 <HAL_I2C_Init+0x274>)
 80043c4:	428b      	cmp	r3, r1
 80043c6:	d819      	bhi.n	80043fc <HAL_I2C_Init+0x13c>
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	1e59      	subs	r1, r3, #1
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80043d6:	1c59      	adds	r1, r3, #1
 80043d8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80043dc:	400b      	ands	r3, r1
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00a      	beq.n	80043f8 <HAL_I2C_Init+0x138>
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	1e59      	subs	r1, r3, #1
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	005b      	lsls	r3, r3, #1
 80043ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80043f0:	3301      	adds	r3, #1
 80043f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043f6:	e051      	b.n	800449c <HAL_I2C_Init+0x1dc>
 80043f8:	2304      	movs	r3, #4
 80043fa:	e04f      	b.n	800449c <HAL_I2C_Init+0x1dc>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d111      	bne.n	8004428 <HAL_I2C_Init+0x168>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	1e58      	subs	r0, r3, #1
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6859      	ldr	r1, [r3, #4]
 800440c:	460b      	mov	r3, r1
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	440b      	add	r3, r1
 8004412:	fbb0 f3f3 	udiv	r3, r0, r3
 8004416:	3301      	adds	r3, #1
 8004418:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800441c:	2b00      	cmp	r3, #0
 800441e:	bf0c      	ite	eq
 8004420:	2301      	moveq	r3, #1
 8004422:	2300      	movne	r3, #0
 8004424:	b2db      	uxtb	r3, r3
 8004426:	e012      	b.n	800444e <HAL_I2C_Init+0x18e>
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	1e58      	subs	r0, r3, #1
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6859      	ldr	r1, [r3, #4]
 8004430:	460b      	mov	r3, r1
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	440b      	add	r3, r1
 8004436:	0099      	lsls	r1, r3, #2
 8004438:	440b      	add	r3, r1
 800443a:	fbb0 f3f3 	udiv	r3, r0, r3
 800443e:	3301      	adds	r3, #1
 8004440:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004444:	2b00      	cmp	r3, #0
 8004446:	bf0c      	ite	eq
 8004448:	2301      	moveq	r3, #1
 800444a:	2300      	movne	r3, #0
 800444c:	b2db      	uxtb	r3, r3
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <HAL_I2C_Init+0x196>
 8004452:	2301      	movs	r3, #1
 8004454:	e022      	b.n	800449c <HAL_I2C_Init+0x1dc>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10e      	bne.n	800447c <HAL_I2C_Init+0x1bc>
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	1e58      	subs	r0, r3, #1
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6859      	ldr	r1, [r3, #4]
 8004466:	460b      	mov	r3, r1
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	440b      	add	r3, r1
 800446c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004470:	3301      	adds	r3, #1
 8004472:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004476:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800447a:	e00f      	b.n	800449c <HAL_I2C_Init+0x1dc>
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	1e58      	subs	r0, r3, #1
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6859      	ldr	r1, [r3, #4]
 8004484:	460b      	mov	r3, r1
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	440b      	add	r3, r1
 800448a:	0099      	lsls	r1, r3, #2
 800448c:	440b      	add	r3, r1
 800448e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004492:	3301      	adds	r3, #1
 8004494:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004498:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800449c:	6879      	ldr	r1, [r7, #4]
 800449e:	6809      	ldr	r1, [r1, #0]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	69da      	ldr	r2, [r3, #28]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a1b      	ldr	r3, [r3, #32]
 80044b6:	431a      	orrs	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	430a      	orrs	r2, r1
 80044be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80044ca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	6911      	ldr	r1, [r2, #16]
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	68d2      	ldr	r2, [r2, #12]
 80044d6:	4311      	orrs	r1, r2
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	6812      	ldr	r2, [r2, #0]
 80044dc:	430b      	orrs	r3, r1
 80044de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	695a      	ldr	r2, [r3, #20]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	431a      	orrs	r2, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	430a      	orrs	r2, r1
 80044fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f042 0201 	orr.w	r2, r2, #1
 800450a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2220      	movs	r2, #32
 8004516:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004528:	2300      	movs	r3, #0
}
 800452a:	4618      	mov	r0, r3
 800452c:	3710      	adds	r7, #16
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	000186a0 	.word	0x000186a0
 8004538:	001e847f 	.word	0x001e847f
 800453c:	003d08ff 	.word	0x003d08ff
 8004540:	431bde83 	.word	0x431bde83
 8004544:	10624dd3 	.word	0x10624dd3

08004548 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b088      	sub	sp, #32
 800454c:	af02      	add	r7, sp, #8
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	4608      	mov	r0, r1
 8004552:	4611      	mov	r1, r2
 8004554:	461a      	mov	r2, r3
 8004556:	4603      	mov	r3, r0
 8004558:	817b      	strh	r3, [r7, #10]
 800455a:	460b      	mov	r3, r1
 800455c:	813b      	strh	r3, [r7, #8]
 800455e:	4613      	mov	r3, r2
 8004560:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004562:	f7ff fa81 	bl	8003a68 <HAL_GetTick>
 8004566:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800456e:	b2db      	uxtb	r3, r3
 8004570:	2b20      	cmp	r3, #32
 8004572:	f040 80d9 	bne.w	8004728 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	9300      	str	r3, [sp, #0]
 800457a:	2319      	movs	r3, #25
 800457c:	2201      	movs	r2, #1
 800457e:	496d      	ldr	r1, [pc, #436]	@ (8004734 <HAL_I2C_Mem_Write+0x1ec>)
 8004580:	68f8      	ldr	r0, [r7, #12]
 8004582:	f000 fc8b 	bl	8004e9c <I2C_WaitOnFlagUntilTimeout>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d001      	beq.n	8004590 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800458c:	2302      	movs	r3, #2
 800458e:	e0cc      	b.n	800472a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004596:	2b01      	cmp	r3, #1
 8004598:	d101      	bne.n	800459e <HAL_I2C_Mem_Write+0x56>
 800459a:	2302      	movs	r3, #2
 800459c:	e0c5      	b.n	800472a <HAL_I2C_Mem_Write+0x1e2>
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2201      	movs	r2, #1
 80045a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d007      	beq.n	80045c4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f042 0201 	orr.w	r2, r2, #1
 80045c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2221      	movs	r2, #33	@ 0x21
 80045d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2240      	movs	r2, #64	@ 0x40
 80045e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6a3a      	ldr	r2, [r7, #32]
 80045ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80045f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4a4d      	ldr	r2, [pc, #308]	@ (8004738 <HAL_I2C_Mem_Write+0x1f0>)
 8004604:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004606:	88f8      	ldrh	r0, [r7, #6]
 8004608:	893a      	ldrh	r2, [r7, #8]
 800460a:	8979      	ldrh	r1, [r7, #10]
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	9301      	str	r3, [sp, #4]
 8004610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004612:	9300      	str	r3, [sp, #0]
 8004614:	4603      	mov	r3, r0
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f000 fac2 	bl	8004ba0 <I2C_RequestMemoryWrite>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d052      	beq.n	80046c8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e081      	b.n	800472a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f000 fd50 	bl	80050d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00d      	beq.n	8004652 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800463a:	2b04      	cmp	r3, #4
 800463c:	d107      	bne.n	800464e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800464c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e06b      	b.n	800472a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004656:	781a      	ldrb	r2, [r3, #0]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004662:	1c5a      	adds	r2, r3, #1
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800466c:	3b01      	subs	r3, #1
 800466e:	b29a      	uxth	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004678:	b29b      	uxth	r3, r3
 800467a:	3b01      	subs	r3, #1
 800467c:	b29a      	uxth	r2, r3
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	f003 0304 	and.w	r3, r3, #4
 800468c:	2b04      	cmp	r3, #4
 800468e:	d11b      	bne.n	80046c8 <HAL_I2C_Mem_Write+0x180>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004694:	2b00      	cmp	r3, #0
 8004696:	d017      	beq.n	80046c8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800469c:	781a      	ldrb	r2, [r3, #0]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a8:	1c5a      	adds	r2, r3, #1
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046b2:	3b01      	subs	r3, #1
 80046b4:	b29a      	uxth	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046be:	b29b      	uxth	r3, r3
 80046c0:	3b01      	subs	r3, #1
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1aa      	bne.n	8004626 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046d0:	697a      	ldr	r2, [r7, #20]
 80046d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046d4:	68f8      	ldr	r0, [r7, #12]
 80046d6:	f000 fd43 	bl	8005160 <I2C_WaitOnBTFFlagUntilTimeout>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00d      	beq.n	80046fc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e4:	2b04      	cmp	r3, #4
 80046e6:	d107      	bne.n	80046f8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046f6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e016      	b.n	800472a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800470a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2220      	movs	r2, #32
 8004710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2200      	movs	r2, #0
 8004718:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004724:	2300      	movs	r3, #0
 8004726:	e000      	b.n	800472a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004728:	2302      	movs	r3, #2
  }
}
 800472a:	4618      	mov	r0, r3
 800472c:	3718      	adds	r7, #24
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	00100002 	.word	0x00100002
 8004738:	ffff0000 	.word	0xffff0000

0800473c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b08c      	sub	sp, #48	@ 0x30
 8004740:	af02      	add	r7, sp, #8
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	4608      	mov	r0, r1
 8004746:	4611      	mov	r1, r2
 8004748:	461a      	mov	r2, r3
 800474a:	4603      	mov	r3, r0
 800474c:	817b      	strh	r3, [r7, #10]
 800474e:	460b      	mov	r3, r1
 8004750:	813b      	strh	r3, [r7, #8]
 8004752:	4613      	mov	r3, r2
 8004754:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004756:	f7ff f987 	bl	8003a68 <HAL_GetTick>
 800475a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b20      	cmp	r3, #32
 8004766:	f040 8214 	bne.w	8004b92 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800476a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476c:	9300      	str	r3, [sp, #0]
 800476e:	2319      	movs	r3, #25
 8004770:	2201      	movs	r2, #1
 8004772:	497b      	ldr	r1, [pc, #492]	@ (8004960 <HAL_I2C_Mem_Read+0x224>)
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f000 fb91 	bl	8004e9c <I2C_WaitOnFlagUntilTimeout>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d001      	beq.n	8004784 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004780:	2302      	movs	r3, #2
 8004782:	e207      	b.n	8004b94 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800478a:	2b01      	cmp	r3, #1
 800478c:	d101      	bne.n	8004792 <HAL_I2C_Mem_Read+0x56>
 800478e:	2302      	movs	r3, #2
 8004790:	e200      	b.n	8004b94 <HAL_I2C_Mem_Read+0x458>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 0301 	and.w	r3, r3, #1
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d007      	beq.n	80047b8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f042 0201 	orr.w	r2, r2, #1
 80047b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2222      	movs	r2, #34	@ 0x22
 80047cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2240      	movs	r2, #64	@ 0x40
 80047d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2200      	movs	r2, #0
 80047dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80047e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ee:	b29a      	uxth	r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4a5b      	ldr	r2, [pc, #364]	@ (8004964 <HAL_I2C_Mem_Read+0x228>)
 80047f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047fa:	88f8      	ldrh	r0, [r7, #6]
 80047fc:	893a      	ldrh	r2, [r7, #8]
 80047fe:	8979      	ldrh	r1, [r7, #10]
 8004800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004802:	9301      	str	r3, [sp, #4]
 8004804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004806:	9300      	str	r3, [sp, #0]
 8004808:	4603      	mov	r3, r0
 800480a:	68f8      	ldr	r0, [r7, #12]
 800480c:	f000 fa5e 	bl	8004ccc <I2C_RequestMemoryRead>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d001      	beq.n	800481a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e1bc      	b.n	8004b94 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800481e:	2b00      	cmp	r3, #0
 8004820:	d113      	bne.n	800484a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004822:	2300      	movs	r3, #0
 8004824:	623b      	str	r3, [r7, #32]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	695b      	ldr	r3, [r3, #20]
 800482c:	623b      	str	r3, [r7, #32]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	699b      	ldr	r3, [r3, #24]
 8004834:	623b      	str	r3, [r7, #32]
 8004836:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004846:	601a      	str	r2, [r3, #0]
 8004848:	e190      	b.n	8004b6c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800484e:	2b01      	cmp	r3, #1
 8004850:	d11b      	bne.n	800488a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004860:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004862:	2300      	movs	r3, #0
 8004864:	61fb      	str	r3, [r7, #28]
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	695b      	ldr	r3, [r3, #20]
 800486c:	61fb      	str	r3, [r7, #28]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	61fb      	str	r3, [r7, #28]
 8004876:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004886:	601a      	str	r2, [r3, #0]
 8004888:	e170      	b.n	8004b6c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800488e:	2b02      	cmp	r3, #2
 8004890:	d11b      	bne.n	80048ca <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048a0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048b2:	2300      	movs	r3, #0
 80048b4:	61bb      	str	r3, [r7, #24]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	695b      	ldr	r3, [r3, #20]
 80048bc:	61bb      	str	r3, [r7, #24]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	61bb      	str	r3, [r7, #24]
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	e150      	b.n	8004b6c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ca:	2300      	movs	r3, #0
 80048cc:	617b      	str	r3, [r7, #20]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	695b      	ldr	r3, [r3, #20]
 80048d4:	617b      	str	r3, [r7, #20]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	617b      	str	r3, [r7, #20]
 80048de:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80048e0:	e144      	b.n	8004b6c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048e6:	2b03      	cmp	r3, #3
 80048e8:	f200 80f1 	bhi.w	8004ace <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d123      	bne.n	800493c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048f6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80048f8:	68f8      	ldr	r0, [r7, #12]
 80048fa:	f000 fc79 	bl	80051f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d001      	beq.n	8004908 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e145      	b.n	8004b94 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	691a      	ldr	r2, [r3, #16]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004912:	b2d2      	uxtb	r2, r2
 8004914:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491a:	1c5a      	adds	r2, r3, #1
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004924:	3b01      	subs	r3, #1
 8004926:	b29a      	uxth	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004930:	b29b      	uxth	r3, r3
 8004932:	3b01      	subs	r3, #1
 8004934:	b29a      	uxth	r2, r3
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800493a:	e117      	b.n	8004b6c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004940:	2b02      	cmp	r3, #2
 8004942:	d14e      	bne.n	80049e2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004946:	9300      	str	r3, [sp, #0]
 8004948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800494a:	2200      	movs	r2, #0
 800494c:	4906      	ldr	r1, [pc, #24]	@ (8004968 <HAL_I2C_Mem_Read+0x22c>)
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f000 faa4 	bl	8004e9c <I2C_WaitOnFlagUntilTimeout>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d008      	beq.n	800496c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e11a      	b.n	8004b94 <HAL_I2C_Mem_Read+0x458>
 800495e:	bf00      	nop
 8004960:	00100002 	.word	0x00100002
 8004964:	ffff0000 	.word	0xffff0000
 8004968:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800497a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	691a      	ldr	r2, [r3, #16]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004986:	b2d2      	uxtb	r2, r2
 8004988:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498e:	1c5a      	adds	r2, r3, #1
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004998:	3b01      	subs	r3, #1
 800499a:	b29a      	uxth	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	3b01      	subs	r3, #1
 80049a8:	b29a      	uxth	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	691a      	ldr	r2, [r3, #16]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b8:	b2d2      	uxtb	r2, r2
 80049ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c0:	1c5a      	adds	r2, r3, #1
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049ca:	3b01      	subs	r3, #1
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	3b01      	subs	r3, #1
 80049da:	b29a      	uxth	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80049e0:	e0c4      	b.n	8004b6c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e4:	9300      	str	r3, [sp, #0]
 80049e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e8:	2200      	movs	r2, #0
 80049ea:	496c      	ldr	r1, [pc, #432]	@ (8004b9c <HAL_I2C_Mem_Read+0x460>)
 80049ec:	68f8      	ldr	r0, [r7, #12]
 80049ee:	f000 fa55 	bl	8004e9c <I2C_WaitOnFlagUntilTimeout>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d001      	beq.n	80049fc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e0cb      	b.n	8004b94 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	691a      	ldr	r2, [r3, #16]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a16:	b2d2      	uxtb	r2, r2
 8004a18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1e:	1c5a      	adds	r2, r3, #1
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a28:	3b01      	subs	r3, #1
 8004a2a:	b29a      	uxth	r2, r3
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	3b01      	subs	r3, #1
 8004a38:	b29a      	uxth	r2, r3
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a40:	9300      	str	r3, [sp, #0]
 8004a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a44:	2200      	movs	r2, #0
 8004a46:	4955      	ldr	r1, [pc, #340]	@ (8004b9c <HAL_I2C_Mem_Read+0x460>)
 8004a48:	68f8      	ldr	r0, [r7, #12]
 8004a4a:	f000 fa27 	bl	8004e9c <I2C_WaitOnFlagUntilTimeout>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d001      	beq.n	8004a58 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e09d      	b.n	8004b94 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	691a      	ldr	r2, [r3, #16]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a72:	b2d2      	uxtb	r2, r2
 8004a74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a7a:	1c5a      	adds	r2, r3, #1
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a84:	3b01      	subs	r3, #1
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	3b01      	subs	r3, #1
 8004a94:	b29a      	uxth	r2, r3
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	691a      	ldr	r2, [r3, #16]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa4:	b2d2      	uxtb	r2, r2
 8004aa6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aac:	1c5a      	adds	r2, r3, #1
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	b29a      	uxth	r2, r3
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004acc:	e04e      	b.n	8004b6c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ace:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ad0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f000 fb8c 	bl	80051f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e058      	b.n	8004b94 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	691a      	ldr	r2, [r3, #16]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aec:	b2d2      	uxtb	r2, r2
 8004aee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af4:	1c5a      	adds	r2, r3, #1
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004afe:	3b01      	subs	r3, #1
 8004b00:	b29a      	uxth	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	b29a      	uxth	r2, r3
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	f003 0304 	and.w	r3, r3, #4
 8004b1e:	2b04      	cmp	r3, #4
 8004b20:	d124      	bne.n	8004b6c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b26:	2b03      	cmp	r3, #3
 8004b28:	d107      	bne.n	8004b3a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b38:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	691a      	ldr	r2, [r3, #16]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b44:	b2d2      	uxtb	r2, r2
 8004b46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b4c:	1c5a      	adds	r2, r3, #1
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b56:	3b01      	subs	r3, #1
 8004b58:	b29a      	uxth	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	3b01      	subs	r3, #1
 8004b66:	b29a      	uxth	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f47f aeb6 	bne.w	80048e2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2220      	movs	r2, #32
 8004b7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	e000      	b.n	8004b94 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004b92:	2302      	movs	r3, #2
  }
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3728      	adds	r7, #40	@ 0x28
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}
 8004b9c:	00010004 	.word	0x00010004

08004ba0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b088      	sub	sp, #32
 8004ba4:	af02      	add	r7, sp, #8
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	4608      	mov	r0, r1
 8004baa:	4611      	mov	r1, r2
 8004bac:	461a      	mov	r2, r3
 8004bae:	4603      	mov	r3, r0
 8004bb0:	817b      	strh	r3, [r7, #10]
 8004bb2:	460b      	mov	r3, r1
 8004bb4:	813b      	strh	r3, [r7, #8]
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004bc8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	6a3b      	ldr	r3, [r7, #32]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f000 f960 	bl	8004e9c <I2C_WaitOnFlagUntilTimeout>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00d      	beq.n	8004bfe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bf0:	d103      	bne.n	8004bfa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004bf8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e05f      	b.n	8004cbe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bfe:	897b      	ldrh	r3, [r7, #10]
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	461a      	mov	r2, r3
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004c0c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	6a3a      	ldr	r2, [r7, #32]
 8004c12:	492d      	ldr	r1, [pc, #180]	@ (8004cc8 <I2C_RequestMemoryWrite+0x128>)
 8004c14:	68f8      	ldr	r0, [r7, #12]
 8004c16:	f000 f9bb 	bl	8004f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d001      	beq.n	8004c24 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	e04c      	b.n	8004cbe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c24:	2300      	movs	r3, #0
 8004c26:	617b      	str	r3, [r7, #20]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	695b      	ldr	r3, [r3, #20]
 8004c2e:	617b      	str	r3, [r7, #20]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	699b      	ldr	r3, [r3, #24]
 8004c36:	617b      	str	r3, [r7, #20]
 8004c38:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c3c:	6a39      	ldr	r1, [r7, #32]
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f000 fa46 	bl	80050d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00d      	beq.n	8004c66 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4e:	2b04      	cmp	r3, #4
 8004c50:	d107      	bne.n	8004c62 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c60:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e02b      	b.n	8004cbe <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c66:	88fb      	ldrh	r3, [r7, #6]
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d105      	bne.n	8004c78 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c6c:	893b      	ldrh	r3, [r7, #8]
 8004c6e:	b2da      	uxtb	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	611a      	str	r2, [r3, #16]
 8004c76:	e021      	b.n	8004cbc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004c78:	893b      	ldrh	r3, [r7, #8]
 8004c7a:	0a1b      	lsrs	r3, r3, #8
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	b2da      	uxtb	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c88:	6a39      	ldr	r1, [r7, #32]
 8004c8a:	68f8      	ldr	r0, [r7, #12]
 8004c8c:	f000 fa20 	bl	80050d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00d      	beq.n	8004cb2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9a:	2b04      	cmp	r3, #4
 8004c9c:	d107      	bne.n	8004cae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e005      	b.n	8004cbe <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004cb2:	893b      	ldrh	r3, [r7, #8]
 8004cb4:	b2da      	uxtb	r2, r3
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3718      	adds	r7, #24
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	00010002 	.word	0x00010002

08004ccc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b088      	sub	sp, #32
 8004cd0:	af02      	add	r7, sp, #8
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	4608      	mov	r0, r1
 8004cd6:	4611      	mov	r1, r2
 8004cd8:	461a      	mov	r2, r3
 8004cda:	4603      	mov	r3, r0
 8004cdc:	817b      	strh	r3, [r7, #10]
 8004cde:	460b      	mov	r3, r1
 8004ce0:	813b      	strh	r3, [r7, #8]
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004cf4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d04:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	6a3b      	ldr	r3, [r7, #32]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f000 f8c2 	bl	8004e9c <I2C_WaitOnFlagUntilTimeout>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00d      	beq.n	8004d3a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d2c:	d103      	bne.n	8004d36 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d34:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e0aa      	b.n	8004e90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d3a:	897b      	ldrh	r3, [r7, #10]
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	461a      	mov	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004d48:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4c:	6a3a      	ldr	r2, [r7, #32]
 8004d4e:	4952      	ldr	r1, [pc, #328]	@ (8004e98 <I2C_RequestMemoryRead+0x1cc>)
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f000 f91d 	bl	8004f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d001      	beq.n	8004d60 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e097      	b.n	8004e90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d60:	2300      	movs	r3, #0
 8004d62:	617b      	str	r3, [r7, #20]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	695b      	ldr	r3, [r3, #20]
 8004d6a:	617b      	str	r3, [r7, #20]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	617b      	str	r3, [r7, #20]
 8004d74:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d78:	6a39      	ldr	r1, [r7, #32]
 8004d7a:	68f8      	ldr	r0, [r7, #12]
 8004d7c:	f000 f9a8 	bl	80050d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d00d      	beq.n	8004da2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8a:	2b04      	cmp	r3, #4
 8004d8c:	d107      	bne.n	8004d9e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d9c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e076      	b.n	8004e90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004da2:	88fb      	ldrh	r3, [r7, #6]
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d105      	bne.n	8004db4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004da8:	893b      	ldrh	r3, [r7, #8]
 8004daa:	b2da      	uxtb	r2, r3
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	611a      	str	r2, [r3, #16]
 8004db2:	e021      	b.n	8004df8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004db4:	893b      	ldrh	r3, [r7, #8]
 8004db6:	0a1b      	lsrs	r3, r3, #8
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	b2da      	uxtb	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dc4:	6a39      	ldr	r1, [r7, #32]
 8004dc6:	68f8      	ldr	r0, [r7, #12]
 8004dc8:	f000 f982 	bl	80050d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d00d      	beq.n	8004dee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd6:	2b04      	cmp	r3, #4
 8004dd8:	d107      	bne.n	8004dea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004de8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e050      	b.n	8004e90 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004dee:	893b      	ldrh	r3, [r7, #8]
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004df8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dfa:	6a39      	ldr	r1, [r7, #32]
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f000 f967 	bl	80050d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d00d      	beq.n	8004e24 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e0c:	2b04      	cmp	r3, #4
 8004e0e:	d107      	bne.n	8004e20 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e1e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e035      	b.n	8004e90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e32:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e36:	9300      	str	r3, [sp, #0]
 8004e38:	6a3b      	ldr	r3, [r7, #32]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e40:	68f8      	ldr	r0, [r7, #12]
 8004e42:	f000 f82b 	bl	8004e9c <I2C_WaitOnFlagUntilTimeout>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d00d      	beq.n	8004e68 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e5a:	d103      	bne.n	8004e64 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e62:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004e64:	2303      	movs	r3, #3
 8004e66:	e013      	b.n	8004e90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004e68:	897b      	ldrh	r3, [r7, #10]
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	f043 0301 	orr.w	r3, r3, #1
 8004e70:	b2da      	uxtb	r2, r3
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7a:	6a3a      	ldr	r2, [r7, #32]
 8004e7c:	4906      	ldr	r1, [pc, #24]	@ (8004e98 <I2C_RequestMemoryRead+0x1cc>)
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f000 f886 	bl	8004f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d001      	beq.n	8004e8e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e000      	b.n	8004e90 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3718      	adds	r7, #24
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	00010002 	.word	0x00010002

08004e9c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b084      	sub	sp, #16
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	603b      	str	r3, [r7, #0]
 8004ea8:	4613      	mov	r3, r2
 8004eaa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004eac:	e048      	b.n	8004f40 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eb4:	d044      	beq.n	8004f40 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eb6:	f7fe fdd7 	bl	8003a68 <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	683a      	ldr	r2, [r7, #0]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d302      	bcc.n	8004ecc <I2C_WaitOnFlagUntilTimeout+0x30>
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d139      	bne.n	8004f40 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	0c1b      	lsrs	r3, r3, #16
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d10d      	bne.n	8004ef2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	43da      	mvns	r2, r3
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	bf0c      	ite	eq
 8004ee8:	2301      	moveq	r3, #1
 8004eea:	2300      	movne	r3, #0
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	461a      	mov	r2, r3
 8004ef0:	e00c      	b.n	8004f0c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	43da      	mvns	r2, r3
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	4013      	ands	r3, r2
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	bf0c      	ite	eq
 8004f04:	2301      	moveq	r3, #1
 8004f06:	2300      	movne	r3, #0
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	79fb      	ldrb	r3, [r7, #7]
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d116      	bne.n	8004f40 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2200      	movs	r2, #0
 8004f16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2220      	movs	r2, #32
 8004f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2c:	f043 0220 	orr.w	r2, r3, #32
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	e023      	b.n	8004f88 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	0c1b      	lsrs	r3, r3, #16
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d10d      	bne.n	8004f66 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	695b      	ldr	r3, [r3, #20]
 8004f50:	43da      	mvns	r2, r3
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	4013      	ands	r3, r2
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	bf0c      	ite	eq
 8004f5c:	2301      	moveq	r3, #1
 8004f5e:	2300      	movne	r3, #0
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	461a      	mov	r2, r3
 8004f64:	e00c      	b.n	8004f80 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	699b      	ldr	r3, [r3, #24]
 8004f6c:	43da      	mvns	r2, r3
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	4013      	ands	r3, r2
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	bf0c      	ite	eq
 8004f78:	2301      	moveq	r3, #1
 8004f7a:	2300      	movne	r3, #0
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	461a      	mov	r2, r3
 8004f80:	79fb      	ldrb	r3, [r7, #7]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d093      	beq.n	8004eae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f86:	2300      	movs	r3, #0
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3710      	adds	r7, #16
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
 8004f9c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f9e:	e071      	b.n	8005084 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	695b      	ldr	r3, [r3, #20]
 8004fa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004faa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fae:	d123      	bne.n	8004ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fbe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004fc8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2220      	movs	r2, #32
 8004fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe4:	f043 0204 	orr.w	r2, r3, #4
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e067      	b.n	80050c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ffe:	d041      	beq.n	8005084 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005000:	f7fe fd32 	bl	8003a68 <HAL_GetTick>
 8005004:	4602      	mov	r2, r0
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	429a      	cmp	r2, r3
 800500e:	d302      	bcc.n	8005016 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d136      	bne.n	8005084 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	0c1b      	lsrs	r3, r3, #16
 800501a:	b2db      	uxtb	r3, r3
 800501c:	2b01      	cmp	r3, #1
 800501e:	d10c      	bne.n	800503a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	43da      	mvns	r2, r3
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	4013      	ands	r3, r2
 800502c:	b29b      	uxth	r3, r3
 800502e:	2b00      	cmp	r3, #0
 8005030:	bf14      	ite	ne
 8005032:	2301      	movne	r3, #1
 8005034:	2300      	moveq	r3, #0
 8005036:	b2db      	uxtb	r3, r3
 8005038:	e00b      	b.n	8005052 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	699b      	ldr	r3, [r3, #24]
 8005040:	43da      	mvns	r2, r3
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	4013      	ands	r3, r2
 8005046:	b29b      	uxth	r3, r3
 8005048:	2b00      	cmp	r3, #0
 800504a:	bf14      	ite	ne
 800504c:	2301      	movne	r3, #1
 800504e:	2300      	moveq	r3, #0
 8005050:	b2db      	uxtb	r3, r3
 8005052:	2b00      	cmp	r3, #0
 8005054:	d016      	beq.n	8005084 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2220      	movs	r2, #32
 8005060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005070:	f043 0220 	orr.w	r2, r3, #32
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e021      	b.n	80050c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	0c1b      	lsrs	r3, r3, #16
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b01      	cmp	r3, #1
 800508c:	d10c      	bne.n	80050a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	695b      	ldr	r3, [r3, #20]
 8005094:	43da      	mvns	r2, r3
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	4013      	ands	r3, r2
 800509a:	b29b      	uxth	r3, r3
 800509c:	2b00      	cmp	r3, #0
 800509e:	bf14      	ite	ne
 80050a0:	2301      	movne	r3, #1
 80050a2:	2300      	moveq	r3, #0
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	e00b      	b.n	80050c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	43da      	mvns	r2, r3
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	4013      	ands	r3, r2
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	bf14      	ite	ne
 80050ba:	2301      	movne	r3, #1
 80050bc:	2300      	moveq	r3, #0
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	f47f af6d 	bne.w	8004fa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050dc:	e034      	b.n	8005148 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050de:	68f8      	ldr	r0, [r7, #12]
 80050e0:	f000 f8e3 	bl	80052aa <I2C_IsAcknowledgeFailed>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d001      	beq.n	80050ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e034      	b.n	8005158 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f4:	d028      	beq.n	8005148 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050f6:	f7fe fcb7 	bl	8003a68 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	68ba      	ldr	r2, [r7, #8]
 8005102:	429a      	cmp	r2, r3
 8005104:	d302      	bcc.n	800510c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d11d      	bne.n	8005148 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005116:	2b80      	cmp	r3, #128	@ 0x80
 8005118:	d016      	beq.n	8005148 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2220      	movs	r2, #32
 8005124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005134:	f043 0220 	orr.w	r2, r3, #32
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e007      	b.n	8005158 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005152:	2b80      	cmp	r3, #128	@ 0x80
 8005154:	d1c3      	bne.n	80050de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005156:	2300      	movs	r3, #0
}
 8005158:	4618      	mov	r0, r3
 800515a:	3710      	adds	r7, #16
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800516c:	e034      	b.n	80051d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f000 f89b 	bl	80052aa <I2C_IsAcknowledgeFailed>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d001      	beq.n	800517e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e034      	b.n	80051e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005184:	d028      	beq.n	80051d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005186:	f7fe fc6f 	bl	8003a68 <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	68ba      	ldr	r2, [r7, #8]
 8005192:	429a      	cmp	r2, r3
 8005194:	d302      	bcc.n	800519c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d11d      	bne.n	80051d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	695b      	ldr	r3, [r3, #20]
 80051a2:	f003 0304 	and.w	r3, r3, #4
 80051a6:	2b04      	cmp	r3, #4
 80051a8:	d016      	beq.n	80051d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2200      	movs	r2, #0
 80051ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2220      	movs	r2, #32
 80051b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c4:	f043 0220 	orr.w	r2, r3, #32
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e007      	b.n	80051e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	f003 0304 	and.w	r3, r3, #4
 80051e2:	2b04      	cmp	r3, #4
 80051e4:	d1c3      	bne.n	800516e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051fc:	e049      	b.n	8005292 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	f003 0310 	and.w	r3, r3, #16
 8005208:	2b10      	cmp	r3, #16
 800520a:	d119      	bne.n	8005240 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f06f 0210 	mvn.w	r2, #16
 8005214:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2200      	movs	r2, #0
 800521a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2220      	movs	r2, #32
 8005220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e030      	b.n	80052a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005240:	f7fe fc12 	bl	8003a68 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	68ba      	ldr	r2, [r7, #8]
 800524c:	429a      	cmp	r2, r3
 800524e:	d302      	bcc.n	8005256 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d11d      	bne.n	8005292 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	695b      	ldr	r3, [r3, #20]
 800525c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005260:	2b40      	cmp	r3, #64	@ 0x40
 8005262:	d016      	beq.n	8005292 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2220      	movs	r2, #32
 800526e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800527e:	f043 0220 	orr.w	r2, r3, #32
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e007      	b.n	80052a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	695b      	ldr	r3, [r3, #20]
 8005298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800529c:	2b40      	cmp	r3, #64	@ 0x40
 800529e:	d1ae      	bne.n	80051fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3710      	adds	r7, #16
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80052aa:	b480      	push	{r7}
 80052ac:	b083      	sub	sp, #12
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	695b      	ldr	r3, [r3, #20]
 80052b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052c0:	d11b      	bne.n	80052fa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80052ca:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2220      	movs	r2, #32
 80052d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e6:	f043 0204 	orr.w	r2, r3, #4
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e000      	b.n	80052fc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	370c      	adds	r7, #12
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr

08005308 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005318:	b2db      	uxtb	r3, r3
 800531a:	2b20      	cmp	r3, #32
 800531c:	d129      	bne.n	8005372 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2224      	movs	r2, #36	@ 0x24
 8005322:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f022 0201 	bic.w	r2, r2, #1
 8005334:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f022 0210 	bic.w	r2, r2, #16
 8005344:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	683a      	ldr	r2, [r7, #0]
 8005352:	430a      	orrs	r2, r1
 8005354:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f042 0201 	orr.w	r2, r2, #1
 8005364:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2220      	movs	r2, #32
 800536a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800536e:	2300      	movs	r3, #0
 8005370:	e000      	b.n	8005374 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005372:	2302      	movs	r3, #2
  }
}
 8005374:	4618      	mov	r0, r3
 8005376:	370c      	adds	r7, #12
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr

08005380 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005380:	b480      	push	{r7}
 8005382:	b085      	sub	sp, #20
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800538a:	2300      	movs	r3, #0
 800538c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b20      	cmp	r3, #32
 8005398:	d12a      	bne.n	80053f0 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2224      	movs	r2, #36	@ 0x24
 800539e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f022 0201 	bic.w	r2, r2, #1
 80053b0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b8:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80053ba:	89fb      	ldrh	r3, [r7, #14]
 80053bc:	f023 030f 	bic.w	r3, r3, #15
 80053c0:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	b29a      	uxth	r2, r3
 80053c6:	89fb      	ldrh	r3, [r7, #14]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	89fa      	ldrh	r2, [r7, #14]
 80053d2:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f042 0201 	orr.w	r2, r2, #1
 80053e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2220      	movs	r2, #32
 80053e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80053ec:	2300      	movs	r3, #0
 80053ee:	e000      	b.n	80053f2 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80053f0:	2302      	movs	r3, #2
  }
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3714      	adds	r7, #20
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
	...

08005400 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d101      	bne.n	8005412 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e0bf      	b.n	8005592 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8005418:	b2db      	uxtb	r3, r3
 800541a:	2b00      	cmp	r3, #0
 800541c:	d106      	bne.n	800542c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f7fd fce6 	bl	8002df8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2202      	movs	r2, #2
 8005430:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	699a      	ldr	r2, [r3, #24]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8005442:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	6999      	ldr	r1, [r3, #24]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	685a      	ldr	r2, [r3, #4]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005458:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	430a      	orrs	r2, r1
 8005466:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	6899      	ldr	r1, [r3, #8]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	4b4a      	ldr	r3, [pc, #296]	@ (800559c <HAL_LTDC_Init+0x19c>)
 8005474:	400b      	ands	r3, r1
 8005476:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	695b      	ldr	r3, [r3, #20]
 800547c:	041b      	lsls	r3, r3, #16
 800547e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	6899      	ldr	r1, [r3, #8]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	699a      	ldr	r2, [r3, #24]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	431a      	orrs	r2, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	430a      	orrs	r2, r1
 8005494:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	68d9      	ldr	r1, [r3, #12]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	4b3e      	ldr	r3, [pc, #248]	@ (800559c <HAL_LTDC_Init+0x19c>)
 80054a2:	400b      	ands	r3, r1
 80054a4:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	69db      	ldr	r3, [r3, #28]
 80054aa:	041b      	lsls	r3, r3, #16
 80054ac:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68d9      	ldr	r1, [r3, #12]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a1a      	ldr	r2, [r3, #32]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	431a      	orrs	r2, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	430a      	orrs	r2, r1
 80054c2:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6919      	ldr	r1, [r3, #16]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	4b33      	ldr	r3, [pc, #204]	@ (800559c <HAL_LTDC_Init+0x19c>)
 80054d0:	400b      	ands	r3, r1
 80054d2:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d8:	041b      	lsls	r3, r3, #16
 80054da:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6919      	ldr	r1, [r3, #16]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	431a      	orrs	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	430a      	orrs	r2, r1
 80054f0:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	6959      	ldr	r1, [r3, #20]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	4b27      	ldr	r3, [pc, #156]	@ (800559c <HAL_LTDC_Init+0x19c>)
 80054fe:	400b      	ands	r3, r1
 8005500:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005506:	041b      	lsls	r3, r3, #16
 8005508:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	6959      	ldr	r1, [r3, #20]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	431a      	orrs	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	430a      	orrs	r2, r1
 800551e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005526:	021b      	lsls	r3, r3, #8
 8005528:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005530:	041b      	lsls	r3, r3, #16
 8005532:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005542:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800554a:	68ba      	ldr	r2, [r7, #8]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	4313      	orrs	r3, r2
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8005556:	431a      	orrs	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	430a      	orrs	r2, r1
 800555e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f042 0206 	orr.w	r2, r2, #6
 800556e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	699a      	ldr	r2, [r3, #24]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f042 0201 	orr.w	r2, r2, #1
 800557e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8005590:	2300      	movs	r3, #0
}
 8005592:	4618      	mov	r0, r3
 8005594:	3710      	adds	r7, #16
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	f000f800 	.word	0xf000f800

080055a0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80055a0:	b5b0      	push	{r4, r5, r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d101      	bne.n	80055ba <HAL_LTDC_ConfigLayer+0x1a>
 80055b6:	2302      	movs	r3, #2
 80055b8:	e02c      	b.n	8005614 <HAL_LTDC_ConfigLayer+0x74>
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2202      	movs	r2, #2
 80055c6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2134      	movs	r1, #52	@ 0x34
 80055d0:	fb01 f303 	mul.w	r3, r1, r3
 80055d4:	4413      	add	r3, r2
 80055d6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	4614      	mov	r4, r2
 80055de:	461d      	mov	r5, r3
 80055e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80055e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80055e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80055e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80055e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80055ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80055ec:	682b      	ldr	r3, [r5, #0]
 80055ee:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80055f0:	687a      	ldr	r2, [r7, #4]
 80055f2:	68b9      	ldr	r1, [r7, #8]
 80055f4:	68f8      	ldr	r0, [r7, #12]
 80055f6:	f000 f811 	bl	800561c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2201      	movs	r2, #1
 8005600:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8005612:	2300      	movs	r3, #0
}
 8005614:	4618      	mov	r0, r3
 8005616:	3710      	adds	r7, #16
 8005618:	46bd      	mov	sp, r7
 800561a:	bdb0      	pop	{r4, r5, r7, pc}

0800561c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800561c:	b480      	push	{r7}
 800561e:	b089      	sub	sp, #36	@ 0x24
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	685a      	ldr	r2, [r3, #4]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	0c1b      	lsrs	r3, r3, #16
 8005634:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005638:	4413      	add	r3, r2
 800563a:	041b      	lsls	r3, r3, #16
 800563c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	461a      	mov	r2, r3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	01db      	lsls	r3, r3, #7
 8005648:	4413      	add	r3, r2
 800564a:	3384      	adds	r3, #132	@ 0x84
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	6812      	ldr	r2, [r2, #0]
 8005652:	4611      	mov	r1, r2
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	01d2      	lsls	r2, r2, #7
 8005658:	440a      	add	r2, r1
 800565a:	3284      	adds	r2, #132	@ 0x84
 800565c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005660:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	0c1b      	lsrs	r3, r3, #16
 800566e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005672:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005674:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4619      	mov	r1, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	01db      	lsls	r3, r3, #7
 8005680:	440b      	add	r3, r1
 8005682:	3384      	adds	r3, #132	@ 0x84
 8005684:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800568a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	68da      	ldr	r2, [r3, #12]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800569a:	4413      	add	r3, r2
 800569c:	041b      	lsls	r3, r3, #16
 800569e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	461a      	mov	r2, r3
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	01db      	lsls	r3, r3, #7
 80056aa:	4413      	add	r3, r2
 80056ac:	3384      	adds	r3, #132	@ 0x84
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	6812      	ldr	r2, [r2, #0]
 80056b4:	4611      	mov	r1, r2
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	01d2      	lsls	r2, r2, #7
 80056ba:	440a      	add	r2, r1
 80056bc:	3284      	adds	r2, #132	@ 0x84
 80056be:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80056c2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	689a      	ldr	r2, [r3, #8]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80056d2:	4413      	add	r3, r2
 80056d4:	1c5a      	adds	r2, r3, #1
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4619      	mov	r1, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	01db      	lsls	r3, r3, #7
 80056e0:	440b      	add	r3, r1
 80056e2:	3384      	adds	r3, #132	@ 0x84
 80056e4:	4619      	mov	r1, r3
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	461a      	mov	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	01db      	lsls	r3, r3, #7
 80056f6:	4413      	add	r3, r2
 80056f8:	3384      	adds	r3, #132	@ 0x84
 80056fa:	691b      	ldr	r3, [r3, #16]
 80056fc:	68fa      	ldr	r2, [r7, #12]
 80056fe:	6812      	ldr	r2, [r2, #0]
 8005700:	4611      	mov	r1, r2
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	01d2      	lsls	r2, r2, #7
 8005706:	440a      	add	r2, r1
 8005708:	3284      	adds	r2, #132	@ 0x84
 800570a:	f023 0307 	bic.w	r3, r3, #7
 800570e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	461a      	mov	r2, r3
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	01db      	lsls	r3, r3, #7
 800571a:	4413      	add	r3, r2
 800571c:	3384      	adds	r3, #132	@ 0x84
 800571e:	461a      	mov	r2, r3
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800572c:	021b      	lsls	r3, r3, #8
 800572e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005736:	041b      	lsls	r3, r3, #16
 8005738:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	061b      	lsls	r3, r3, #24
 8005740:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	461a      	mov	r2, r3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	01db      	lsls	r3, r3, #7
 800574c:	4413      	add	r3, r2
 800574e:	3384      	adds	r3, #132	@ 0x84
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	461a      	mov	r2, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	01db      	lsls	r3, r3, #7
 800575c:	4413      	add	r3, r2
 800575e:	3384      	adds	r3, #132	@ 0x84
 8005760:	461a      	mov	r2, r3
 8005762:	2300      	movs	r3, #0
 8005764:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800576c:	461a      	mov	r2, r3
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	431a      	orrs	r2, r3
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	431a      	orrs	r2, r3
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4619      	mov	r1, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	01db      	lsls	r3, r3, #7
 8005780:	440b      	add	r3, r1
 8005782:	3384      	adds	r3, #132	@ 0x84
 8005784:	4619      	mov	r1, r3
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	4313      	orrs	r3, r2
 800578a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	461a      	mov	r2, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	01db      	lsls	r3, r3, #7
 8005796:	4413      	add	r3, r2
 8005798:	3384      	adds	r3, #132	@ 0x84
 800579a:	695b      	ldr	r3, [r3, #20]
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	6812      	ldr	r2, [r2, #0]
 80057a0:	4611      	mov	r1, r2
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	01d2      	lsls	r2, r2, #7
 80057a6:	440a      	add	r2, r1
 80057a8:	3284      	adds	r2, #132	@ 0x84
 80057aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80057ae:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	461a      	mov	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	01db      	lsls	r3, r3, #7
 80057ba:	4413      	add	r3, r2
 80057bc:	3384      	adds	r3, #132	@ 0x84
 80057be:	461a      	mov	r2, r3
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	695b      	ldr	r3, [r3, #20]
 80057c4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	461a      	mov	r2, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	01db      	lsls	r3, r3, #7
 80057d0:	4413      	add	r3, r2
 80057d2:	3384      	adds	r3, #132	@ 0x84
 80057d4:	69db      	ldr	r3, [r3, #28]
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	6812      	ldr	r2, [r2, #0]
 80057da:	4611      	mov	r1, r2
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	01d2      	lsls	r2, r2, #7
 80057e0:	440a      	add	r2, r1
 80057e2:	3284      	adds	r2, #132	@ 0x84
 80057e4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80057e8:	f023 0307 	bic.w	r3, r3, #7
 80057ec:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	69da      	ldr	r2, [r3, #28]
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	68f9      	ldr	r1, [r7, #12]
 80057f8:	6809      	ldr	r1, [r1, #0]
 80057fa:	4608      	mov	r0, r1
 80057fc:	6879      	ldr	r1, [r7, #4]
 80057fe:	01c9      	lsls	r1, r1, #7
 8005800:	4401      	add	r1, r0
 8005802:	3184      	adds	r1, #132	@ 0x84
 8005804:	4313      	orrs	r3, r2
 8005806:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	461a      	mov	r2, r3
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	01db      	lsls	r3, r3, #7
 8005812:	4413      	add	r3, r2
 8005814:	3384      	adds	r3, #132	@ 0x84
 8005816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	461a      	mov	r2, r3
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	01db      	lsls	r3, r3, #7
 8005822:	4413      	add	r3, r2
 8005824:	3384      	adds	r3, #132	@ 0x84
 8005826:	461a      	mov	r2, r3
 8005828:	2300      	movs	r3, #0
 800582a:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	461a      	mov	r2, r3
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	01db      	lsls	r3, r3, #7
 8005836:	4413      	add	r3, r2
 8005838:	3384      	adds	r3, #132	@ 0x84
 800583a:	461a      	mov	r2, r3
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005840:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d102      	bne.n	8005850 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800584a:	2304      	movs	r3, #4
 800584c:	61fb      	str	r3, [r7, #28]
 800584e:	e01b      	b.n	8005888 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	2b01      	cmp	r3, #1
 8005856:	d102      	bne.n	800585e <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8005858:	2303      	movs	r3, #3
 800585a:	61fb      	str	r3, [r7, #28]
 800585c:	e014      	b.n	8005888 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	2b04      	cmp	r3, #4
 8005864:	d00b      	beq.n	800587e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800586a:	2b02      	cmp	r3, #2
 800586c:	d007      	beq.n	800587e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005872:	2b03      	cmp	r3, #3
 8005874:	d003      	beq.n	800587e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800587a:	2b07      	cmp	r3, #7
 800587c:	d102      	bne.n	8005884 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800587e:	2302      	movs	r3, #2
 8005880:	61fb      	str	r3, [r7, #28]
 8005882:	e001      	b.n	8005888 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8005884:	2301      	movs	r3, #1
 8005886:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	461a      	mov	r2, r3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	01db      	lsls	r3, r3, #7
 8005892:	4413      	add	r3, r2
 8005894:	3384      	adds	r3, #132	@ 0x84
 8005896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005898:	68fa      	ldr	r2, [r7, #12]
 800589a:	6812      	ldr	r2, [r2, #0]
 800589c:	4611      	mov	r1, r2
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	01d2      	lsls	r2, r2, #7
 80058a2:	440a      	add	r2, r1
 80058a4:	3284      	adds	r2, #132	@ 0x84
 80058a6:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80058aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b0:	69fa      	ldr	r2, [r7, #28]
 80058b2:	fb02 f303 	mul.w	r3, r2, r3
 80058b6:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	6859      	ldr	r1, [r3, #4]
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	1acb      	subs	r3, r1, r3
 80058c2:	69f9      	ldr	r1, [r7, #28]
 80058c4:	fb01 f303 	mul.w	r3, r1, r3
 80058c8:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80058ca:	68f9      	ldr	r1, [r7, #12]
 80058cc:	6809      	ldr	r1, [r1, #0]
 80058ce:	4608      	mov	r0, r1
 80058d0:	6879      	ldr	r1, [r7, #4]
 80058d2:	01c9      	lsls	r1, r1, #7
 80058d4:	4401      	add	r1, r0
 80058d6:	3184      	adds	r1, #132	@ 0x84
 80058d8:	4313      	orrs	r3, r2
 80058da:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	461a      	mov	r2, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	01db      	lsls	r3, r3, #7
 80058e6:	4413      	add	r3, r2
 80058e8:	3384      	adds	r3, #132	@ 0x84
 80058ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ec:	68fa      	ldr	r2, [r7, #12]
 80058ee:	6812      	ldr	r2, [r2, #0]
 80058f0:	4611      	mov	r1, r2
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	01d2      	lsls	r2, r2, #7
 80058f6:	440a      	add	r2, r1
 80058f8:	3284      	adds	r2, #132	@ 0x84
 80058fa:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80058fe:	f023 0307 	bic.w	r3, r3, #7
 8005902:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	461a      	mov	r2, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	01db      	lsls	r3, r3, #7
 800590e:	4413      	add	r3, r2
 8005910:	3384      	adds	r3, #132	@ 0x84
 8005912:	461a      	mov	r2, r3
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005918:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	461a      	mov	r2, r3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	01db      	lsls	r3, r3, #7
 8005924:	4413      	add	r3, r2
 8005926:	3384      	adds	r3, #132	@ 0x84
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	68fa      	ldr	r2, [r7, #12]
 800592c:	6812      	ldr	r2, [r2, #0]
 800592e:	4611      	mov	r1, r2
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	01d2      	lsls	r2, r2, #7
 8005934:	440a      	add	r2, r1
 8005936:	3284      	adds	r2, #132	@ 0x84
 8005938:	f043 0301 	orr.w	r3, r3, #1
 800593c:	6013      	str	r3, [r2, #0]
}
 800593e:	bf00      	nop
 8005940:	3724      	adds	r7, #36	@ 0x24
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
	...

0800594c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b086      	sub	sp, #24
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d101      	bne.n	800595e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e267      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b00      	cmp	r3, #0
 8005968:	d075      	beq.n	8005a56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800596a:	4b88      	ldr	r3, [pc, #544]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	f003 030c 	and.w	r3, r3, #12
 8005972:	2b04      	cmp	r3, #4
 8005974:	d00c      	beq.n	8005990 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005976:	4b85      	ldr	r3, [pc, #532]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800597e:	2b08      	cmp	r3, #8
 8005980:	d112      	bne.n	80059a8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005982:	4b82      	ldr	r3, [pc, #520]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800598a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800598e:	d10b      	bne.n	80059a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005990:	4b7e      	ldr	r3, [pc, #504]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005998:	2b00      	cmp	r3, #0
 800599a:	d05b      	beq.n	8005a54 <HAL_RCC_OscConfig+0x108>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d157      	bne.n	8005a54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e242      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059b0:	d106      	bne.n	80059c0 <HAL_RCC_OscConfig+0x74>
 80059b2:	4b76      	ldr	r3, [pc, #472]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a75      	ldr	r2, [pc, #468]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 80059b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059bc:	6013      	str	r3, [r2, #0]
 80059be:	e01d      	b.n	80059fc <HAL_RCC_OscConfig+0xb0>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80059c8:	d10c      	bne.n	80059e4 <HAL_RCC_OscConfig+0x98>
 80059ca:	4b70      	ldr	r3, [pc, #448]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a6f      	ldr	r2, [pc, #444]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 80059d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80059d4:	6013      	str	r3, [r2, #0]
 80059d6:	4b6d      	ldr	r3, [pc, #436]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a6c      	ldr	r2, [pc, #432]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 80059dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059e0:	6013      	str	r3, [r2, #0]
 80059e2:	e00b      	b.n	80059fc <HAL_RCC_OscConfig+0xb0>
 80059e4:	4b69      	ldr	r3, [pc, #420]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a68      	ldr	r2, [pc, #416]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 80059ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059ee:	6013      	str	r3, [r2, #0]
 80059f0:	4b66      	ldr	r3, [pc, #408]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a65      	ldr	r2, [pc, #404]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 80059f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d013      	beq.n	8005a2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a04:	f7fe f830 	bl	8003a68 <HAL_GetTick>
 8005a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a0a:	e008      	b.n	8005a1e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a0c:	f7fe f82c 	bl	8003a68 <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	2b64      	cmp	r3, #100	@ 0x64
 8005a18:	d901      	bls.n	8005a1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e207      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a1e:	4b5b      	ldr	r3, [pc, #364]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d0f0      	beq.n	8005a0c <HAL_RCC_OscConfig+0xc0>
 8005a2a:	e014      	b.n	8005a56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a2c:	f7fe f81c 	bl	8003a68 <HAL_GetTick>
 8005a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a32:	e008      	b.n	8005a46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a34:	f7fe f818 	bl	8003a68 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b64      	cmp	r3, #100	@ 0x64
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e1f3      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a46:	4b51      	ldr	r3, [pc, #324]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1f0      	bne.n	8005a34 <HAL_RCC_OscConfig+0xe8>
 8005a52:	e000      	b.n	8005a56 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 0302 	and.w	r3, r3, #2
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d063      	beq.n	8005b2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005a62:	4b4a      	ldr	r3, [pc, #296]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	f003 030c 	and.w	r3, r3, #12
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00b      	beq.n	8005a86 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a6e:	4b47      	ldr	r3, [pc, #284]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005a76:	2b08      	cmp	r3, #8
 8005a78:	d11c      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a7a:	4b44      	ldr	r3, [pc, #272]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d116      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a86:	4b41      	ldr	r3, [pc, #260]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 0302 	and.w	r3, r3, #2
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d005      	beq.n	8005a9e <HAL_RCC_OscConfig+0x152>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d001      	beq.n	8005a9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e1c7      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a9e:	4b3b      	ldr	r3, [pc, #236]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	691b      	ldr	r3, [r3, #16]
 8005aaa:	00db      	lsls	r3, r3, #3
 8005aac:	4937      	ldr	r1, [pc, #220]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ab2:	e03a      	b.n	8005b2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d020      	beq.n	8005afe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005abc:	4b34      	ldr	r3, [pc, #208]	@ (8005b90 <HAL_RCC_OscConfig+0x244>)
 8005abe:	2201      	movs	r2, #1
 8005ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ac2:	f7fd ffd1 	bl	8003a68 <HAL_GetTick>
 8005ac6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ac8:	e008      	b.n	8005adc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005aca:	f7fd ffcd 	bl	8003a68 <HAL_GetTick>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d901      	bls.n	8005adc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ad8:	2303      	movs	r3, #3
 8005ada:	e1a8      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005adc:	4b2b      	ldr	r3, [pc, #172]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 0302 	and.w	r3, r3, #2
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d0f0      	beq.n	8005aca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ae8:	4b28      	ldr	r3, [pc, #160]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	691b      	ldr	r3, [r3, #16]
 8005af4:	00db      	lsls	r3, r3, #3
 8005af6:	4925      	ldr	r1, [pc, #148]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005af8:	4313      	orrs	r3, r2
 8005afa:	600b      	str	r3, [r1, #0]
 8005afc:	e015      	b.n	8005b2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005afe:	4b24      	ldr	r3, [pc, #144]	@ (8005b90 <HAL_RCC_OscConfig+0x244>)
 8005b00:	2200      	movs	r2, #0
 8005b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b04:	f7fd ffb0 	bl	8003a68 <HAL_GetTick>
 8005b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b0a:	e008      	b.n	8005b1e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b0c:	f7fd ffac 	bl	8003a68 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d901      	bls.n	8005b1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e187      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b1e:	4b1b      	ldr	r3, [pc, #108]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0302 	and.w	r3, r3, #2
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1f0      	bne.n	8005b0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 0308 	and.w	r3, r3, #8
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d036      	beq.n	8005ba4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	695b      	ldr	r3, [r3, #20]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d016      	beq.n	8005b6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b3e:	4b15      	ldr	r3, [pc, #84]	@ (8005b94 <HAL_RCC_OscConfig+0x248>)
 8005b40:	2201      	movs	r2, #1
 8005b42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b44:	f7fd ff90 	bl	8003a68 <HAL_GetTick>
 8005b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b4a:	e008      	b.n	8005b5e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b4c:	f7fd ff8c 	bl	8003a68 <HAL_GetTick>
 8005b50:	4602      	mov	r2, r0
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	1ad3      	subs	r3, r2, r3
 8005b56:	2b02      	cmp	r3, #2
 8005b58:	d901      	bls.n	8005b5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	e167      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8005b8c <HAL_RCC_OscConfig+0x240>)
 8005b60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b62:	f003 0302 	and.w	r3, r3, #2
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d0f0      	beq.n	8005b4c <HAL_RCC_OscConfig+0x200>
 8005b6a:	e01b      	b.n	8005ba4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b6c:	4b09      	ldr	r3, [pc, #36]	@ (8005b94 <HAL_RCC_OscConfig+0x248>)
 8005b6e:	2200      	movs	r2, #0
 8005b70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b72:	f7fd ff79 	bl	8003a68 <HAL_GetTick>
 8005b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b78:	e00e      	b.n	8005b98 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b7a:	f7fd ff75 	bl	8003a68 <HAL_GetTick>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d907      	bls.n	8005b98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e150      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
 8005b8c:	40023800 	.word	0x40023800
 8005b90:	42470000 	.word	0x42470000
 8005b94:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b98:	4b88      	ldr	r3, [pc, #544]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005b9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b9c:	f003 0302 	and.w	r3, r3, #2
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1ea      	bne.n	8005b7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0304 	and.w	r3, r3, #4
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	f000 8097 	beq.w	8005ce0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005bb6:	4b81      	ldr	r3, [pc, #516]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d10f      	bne.n	8005be2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	60bb      	str	r3, [r7, #8]
 8005bc6:	4b7d      	ldr	r3, [pc, #500]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bca:	4a7c      	ldr	r2, [pc, #496]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005bcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005bd2:	4b7a      	ldr	r3, [pc, #488]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bda:	60bb      	str	r3, [r7, #8]
 8005bdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005bde:	2301      	movs	r3, #1
 8005be0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005be2:	4b77      	ldr	r3, [pc, #476]	@ (8005dc0 <HAL_RCC_OscConfig+0x474>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d118      	bne.n	8005c20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005bee:	4b74      	ldr	r3, [pc, #464]	@ (8005dc0 <HAL_RCC_OscConfig+0x474>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a73      	ldr	r2, [pc, #460]	@ (8005dc0 <HAL_RCC_OscConfig+0x474>)
 8005bf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005bfa:	f7fd ff35 	bl	8003a68 <HAL_GetTick>
 8005bfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c00:	e008      	b.n	8005c14 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c02:	f7fd ff31 	bl	8003a68 <HAL_GetTick>
 8005c06:	4602      	mov	r2, r0
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	1ad3      	subs	r3, r2, r3
 8005c0c:	2b02      	cmp	r3, #2
 8005c0e:	d901      	bls.n	8005c14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005c10:	2303      	movs	r3, #3
 8005c12:	e10c      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c14:	4b6a      	ldr	r3, [pc, #424]	@ (8005dc0 <HAL_RCC_OscConfig+0x474>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d0f0      	beq.n	8005c02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d106      	bne.n	8005c36 <HAL_RCC_OscConfig+0x2ea>
 8005c28:	4b64      	ldr	r3, [pc, #400]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c2c:	4a63      	ldr	r2, [pc, #396]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005c2e:	f043 0301 	orr.w	r3, r3, #1
 8005c32:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c34:	e01c      	b.n	8005c70 <HAL_RCC_OscConfig+0x324>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	2b05      	cmp	r3, #5
 8005c3c:	d10c      	bne.n	8005c58 <HAL_RCC_OscConfig+0x30c>
 8005c3e:	4b5f      	ldr	r3, [pc, #380]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c42:	4a5e      	ldr	r2, [pc, #376]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005c44:	f043 0304 	orr.w	r3, r3, #4
 8005c48:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c4a:	4b5c      	ldr	r3, [pc, #368]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c4e:	4a5b      	ldr	r2, [pc, #364]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005c50:	f043 0301 	orr.w	r3, r3, #1
 8005c54:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c56:	e00b      	b.n	8005c70 <HAL_RCC_OscConfig+0x324>
 8005c58:	4b58      	ldr	r3, [pc, #352]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005c5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c5c:	4a57      	ldr	r2, [pc, #348]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005c5e:	f023 0301 	bic.w	r3, r3, #1
 8005c62:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c64:	4b55      	ldr	r3, [pc, #340]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005c66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c68:	4a54      	ldr	r2, [pc, #336]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005c6a:	f023 0304 	bic.w	r3, r3, #4
 8005c6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d015      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c78:	f7fd fef6 	bl	8003a68 <HAL_GetTick>
 8005c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c7e:	e00a      	b.n	8005c96 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c80:	f7fd fef2 	bl	8003a68 <HAL_GetTick>
 8005c84:	4602      	mov	r2, r0
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d901      	bls.n	8005c96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e0cb      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c96:	4b49      	ldr	r3, [pc, #292]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005c98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c9a:	f003 0302 	and.w	r3, r3, #2
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d0ee      	beq.n	8005c80 <HAL_RCC_OscConfig+0x334>
 8005ca2:	e014      	b.n	8005cce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ca4:	f7fd fee0 	bl	8003a68 <HAL_GetTick>
 8005ca8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005caa:	e00a      	b.n	8005cc2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cac:	f7fd fedc 	bl	8003a68 <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d901      	bls.n	8005cc2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e0b5      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cc2:	4b3e      	ldr	r3, [pc, #248]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cc6:	f003 0302 	and.w	r3, r3, #2
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d1ee      	bne.n	8005cac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005cce:	7dfb      	ldrb	r3, [r7, #23]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d105      	bne.n	8005ce0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005cd4:	4b39      	ldr	r3, [pc, #228]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cd8:	4a38      	ldr	r2, [pc, #224]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005cda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cde:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	699b      	ldr	r3, [r3, #24]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	f000 80a1 	beq.w	8005e2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005cea:	4b34      	ldr	r3, [pc, #208]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	f003 030c 	and.w	r3, r3, #12
 8005cf2:	2b08      	cmp	r3, #8
 8005cf4:	d05c      	beq.n	8005db0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d141      	bne.n	8005d82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cfe:	4b31      	ldr	r3, [pc, #196]	@ (8005dc4 <HAL_RCC_OscConfig+0x478>)
 8005d00:	2200      	movs	r2, #0
 8005d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d04:	f7fd feb0 	bl	8003a68 <HAL_GetTick>
 8005d08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d0a:	e008      	b.n	8005d1e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d0c:	f7fd feac 	bl	8003a68 <HAL_GetTick>
 8005d10:	4602      	mov	r2, r0
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	1ad3      	subs	r3, r2, r3
 8005d16:	2b02      	cmp	r3, #2
 8005d18:	d901      	bls.n	8005d1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	e087      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d1e:	4b27      	ldr	r3, [pc, #156]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1f0      	bne.n	8005d0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	69da      	ldr	r2, [r3, #28]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a1b      	ldr	r3, [r3, #32]
 8005d32:	431a      	orrs	r2, r3
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d38:	019b      	lsls	r3, r3, #6
 8005d3a:	431a      	orrs	r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d40:	085b      	lsrs	r3, r3, #1
 8005d42:	3b01      	subs	r3, #1
 8005d44:	041b      	lsls	r3, r3, #16
 8005d46:	431a      	orrs	r2, r3
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d4c:	061b      	lsls	r3, r3, #24
 8005d4e:	491b      	ldr	r1, [pc, #108]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005d50:	4313      	orrs	r3, r2
 8005d52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d54:	4b1b      	ldr	r3, [pc, #108]	@ (8005dc4 <HAL_RCC_OscConfig+0x478>)
 8005d56:	2201      	movs	r2, #1
 8005d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d5a:	f7fd fe85 	bl	8003a68 <HAL_GetTick>
 8005d5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d60:	e008      	b.n	8005d74 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d62:	f7fd fe81 	bl	8003a68 <HAL_GetTick>
 8005d66:	4602      	mov	r2, r0
 8005d68:	693b      	ldr	r3, [r7, #16]
 8005d6a:	1ad3      	subs	r3, r2, r3
 8005d6c:	2b02      	cmp	r3, #2
 8005d6e:	d901      	bls.n	8005d74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005d70:	2303      	movs	r3, #3
 8005d72:	e05c      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d74:	4b11      	ldr	r3, [pc, #68]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d0f0      	beq.n	8005d62 <HAL_RCC_OscConfig+0x416>
 8005d80:	e054      	b.n	8005e2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d82:	4b10      	ldr	r3, [pc, #64]	@ (8005dc4 <HAL_RCC_OscConfig+0x478>)
 8005d84:	2200      	movs	r2, #0
 8005d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d88:	f7fd fe6e 	bl	8003a68 <HAL_GetTick>
 8005d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d8e:	e008      	b.n	8005da2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d90:	f7fd fe6a 	bl	8003a68 <HAL_GetTick>
 8005d94:	4602      	mov	r2, r0
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	2b02      	cmp	r3, #2
 8005d9c:	d901      	bls.n	8005da2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	e045      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005da2:	4b06      	ldr	r3, [pc, #24]	@ (8005dbc <HAL_RCC_OscConfig+0x470>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1f0      	bne.n	8005d90 <HAL_RCC_OscConfig+0x444>
 8005dae:	e03d      	b.n	8005e2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	699b      	ldr	r3, [r3, #24]
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d107      	bne.n	8005dc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e038      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
 8005dbc:	40023800 	.word	0x40023800
 8005dc0:	40007000 	.word	0x40007000
 8005dc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8005e38 <HAL_RCC_OscConfig+0x4ec>)
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	699b      	ldr	r3, [r3, #24]
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d028      	beq.n	8005e28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d121      	bne.n	8005e28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d11a      	bne.n	8005e28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005df2:	68fa      	ldr	r2, [r7, #12]
 8005df4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005df8:	4013      	ands	r3, r2
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005dfe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d111      	bne.n	8005e28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e0e:	085b      	lsrs	r3, r3, #1
 8005e10:	3b01      	subs	r3, #1
 8005e12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d107      	bne.n	8005e28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d001      	beq.n	8005e2c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e000      	b.n	8005e2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3718      	adds	r7, #24
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	40023800 	.word	0x40023800

08005e3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b084      	sub	sp, #16
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d101      	bne.n	8005e50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e0cc      	b.n	8005fea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005e50:	4b68      	ldr	r3, [pc, #416]	@ (8005ff4 <HAL_RCC_ClockConfig+0x1b8>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 030f 	and.w	r3, r3, #15
 8005e58:	683a      	ldr	r2, [r7, #0]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d90c      	bls.n	8005e78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e5e:	4b65      	ldr	r3, [pc, #404]	@ (8005ff4 <HAL_RCC_ClockConfig+0x1b8>)
 8005e60:	683a      	ldr	r2, [r7, #0]
 8005e62:	b2d2      	uxtb	r2, r2
 8005e64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e66:	4b63      	ldr	r3, [pc, #396]	@ (8005ff4 <HAL_RCC_ClockConfig+0x1b8>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 030f 	and.w	r3, r3, #15
 8005e6e:	683a      	ldr	r2, [r7, #0]
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d001      	beq.n	8005e78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e0b8      	b.n	8005fea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0302 	and.w	r3, r3, #2
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d020      	beq.n	8005ec6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 0304 	and.w	r3, r3, #4
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d005      	beq.n	8005e9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e90:	4b59      	ldr	r3, [pc, #356]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	4a58      	ldr	r2, [pc, #352]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005e9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0308 	and.w	r3, r3, #8
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d005      	beq.n	8005eb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ea8:	4b53      	ldr	r3, [pc, #332]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	4a52      	ldr	r2, [pc, #328]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005eae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005eb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005eb4:	4b50      	ldr	r3, [pc, #320]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	494d      	ldr	r1, [pc, #308]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 0301 	and.w	r3, r3, #1
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d044      	beq.n	8005f5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	d107      	bne.n	8005eea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eda:	4b47      	ldr	r3, [pc, #284]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d119      	bne.n	8005f1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e07f      	b.n	8005fea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	2b02      	cmp	r3, #2
 8005ef0:	d003      	beq.n	8005efa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ef6:	2b03      	cmp	r3, #3
 8005ef8:	d107      	bne.n	8005f0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005efa:	4b3f      	ldr	r3, [pc, #252]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d109      	bne.n	8005f1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e06f      	b.n	8005fea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f0a:	4b3b      	ldr	r3, [pc, #236]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0302 	and.w	r3, r3, #2
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d101      	bne.n	8005f1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	e067      	b.n	8005fea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f1a:	4b37      	ldr	r3, [pc, #220]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	f023 0203 	bic.w	r2, r3, #3
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	4934      	ldr	r1, [pc, #208]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f2c:	f7fd fd9c 	bl	8003a68 <HAL_GetTick>
 8005f30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f32:	e00a      	b.n	8005f4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f34:	f7fd fd98 	bl	8003a68 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d901      	bls.n	8005f4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e04f      	b.n	8005fea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f4a:	4b2b      	ldr	r3, [pc, #172]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	f003 020c 	and.w	r2, r3, #12
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	009b      	lsls	r3, r3, #2
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d1eb      	bne.n	8005f34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f5c:	4b25      	ldr	r3, [pc, #148]	@ (8005ff4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f003 030f 	and.w	r3, r3, #15
 8005f64:	683a      	ldr	r2, [r7, #0]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d20c      	bcs.n	8005f84 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f6a:	4b22      	ldr	r3, [pc, #136]	@ (8005ff4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f6c:	683a      	ldr	r2, [r7, #0]
 8005f6e:	b2d2      	uxtb	r2, r2
 8005f70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f72:	4b20      	ldr	r3, [pc, #128]	@ (8005ff4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 030f 	and.w	r3, r3, #15
 8005f7a:	683a      	ldr	r2, [r7, #0]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d001      	beq.n	8005f84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	e032      	b.n	8005fea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0304 	and.w	r3, r3, #4
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d008      	beq.n	8005fa2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f90:	4b19      	ldr	r3, [pc, #100]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	4916      	ldr	r1, [pc, #88]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 0308 	and.w	r3, r3, #8
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d009      	beq.n	8005fc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005fae:	4b12      	ldr	r3, [pc, #72]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	691b      	ldr	r3, [r3, #16]
 8005fba:	00db      	lsls	r3, r3, #3
 8005fbc:	490e      	ldr	r1, [pc, #56]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005fc2:	f000 f821 	bl	8006008 <HAL_RCC_GetSysClockFreq>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8005ff8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	091b      	lsrs	r3, r3, #4
 8005fce:	f003 030f 	and.w	r3, r3, #15
 8005fd2:	490a      	ldr	r1, [pc, #40]	@ (8005ffc <HAL_RCC_ClockConfig+0x1c0>)
 8005fd4:	5ccb      	ldrb	r3, [r1, r3]
 8005fd6:	fa22 f303 	lsr.w	r3, r2, r3
 8005fda:	4a09      	ldr	r2, [pc, #36]	@ (8006000 <HAL_RCC_ClockConfig+0x1c4>)
 8005fdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005fde:	4b09      	ldr	r3, [pc, #36]	@ (8006004 <HAL_RCC_ClockConfig+0x1c8>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f7fd fcfc 	bl	80039e0 <HAL_InitTick>

  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3710      	adds	r7, #16
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	40023c00 	.word	0x40023c00
 8005ff8:	40023800 	.word	0x40023800
 8005ffc:	0800992c 	.word	0x0800992c
 8006000:	2000001c 	.word	0x2000001c
 8006004:	20000020 	.word	0x20000020

08006008 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006008:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800600c:	b094      	sub	sp, #80	@ 0x50
 800600e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006010:	2300      	movs	r3, #0
 8006012:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006014:	2300      	movs	r3, #0
 8006016:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006018:	2300      	movs	r3, #0
 800601a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800601c:	2300      	movs	r3, #0
 800601e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006020:	4b79      	ldr	r3, [pc, #484]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x200>)
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	f003 030c 	and.w	r3, r3, #12
 8006028:	2b08      	cmp	r3, #8
 800602a:	d00d      	beq.n	8006048 <HAL_RCC_GetSysClockFreq+0x40>
 800602c:	2b08      	cmp	r3, #8
 800602e:	f200 80e1 	bhi.w	80061f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006032:	2b00      	cmp	r3, #0
 8006034:	d002      	beq.n	800603c <HAL_RCC_GetSysClockFreq+0x34>
 8006036:	2b04      	cmp	r3, #4
 8006038:	d003      	beq.n	8006042 <HAL_RCC_GetSysClockFreq+0x3a>
 800603a:	e0db      	b.n	80061f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800603c:	4b73      	ldr	r3, [pc, #460]	@ (800620c <HAL_RCC_GetSysClockFreq+0x204>)
 800603e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006040:	e0db      	b.n	80061fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006042:	4b73      	ldr	r3, [pc, #460]	@ (8006210 <HAL_RCC_GetSysClockFreq+0x208>)
 8006044:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006046:	e0d8      	b.n	80061fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006048:	4b6f      	ldr	r3, [pc, #444]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x200>)
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006050:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006052:	4b6d      	ldr	r3, [pc, #436]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x200>)
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800605a:	2b00      	cmp	r3, #0
 800605c:	d063      	beq.n	8006126 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800605e:	4b6a      	ldr	r3, [pc, #424]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x200>)
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	099b      	lsrs	r3, r3, #6
 8006064:	2200      	movs	r2, #0
 8006066:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006068:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800606a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800606c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006070:	633b      	str	r3, [r7, #48]	@ 0x30
 8006072:	2300      	movs	r3, #0
 8006074:	637b      	str	r3, [r7, #52]	@ 0x34
 8006076:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800607a:	4622      	mov	r2, r4
 800607c:	462b      	mov	r3, r5
 800607e:	f04f 0000 	mov.w	r0, #0
 8006082:	f04f 0100 	mov.w	r1, #0
 8006086:	0159      	lsls	r1, r3, #5
 8006088:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800608c:	0150      	lsls	r0, r2, #5
 800608e:	4602      	mov	r2, r0
 8006090:	460b      	mov	r3, r1
 8006092:	4621      	mov	r1, r4
 8006094:	1a51      	subs	r1, r2, r1
 8006096:	6139      	str	r1, [r7, #16]
 8006098:	4629      	mov	r1, r5
 800609a:	eb63 0301 	sbc.w	r3, r3, r1
 800609e:	617b      	str	r3, [r7, #20]
 80060a0:	f04f 0200 	mov.w	r2, #0
 80060a4:	f04f 0300 	mov.w	r3, #0
 80060a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80060ac:	4659      	mov	r1, fp
 80060ae:	018b      	lsls	r3, r1, #6
 80060b0:	4651      	mov	r1, sl
 80060b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80060b6:	4651      	mov	r1, sl
 80060b8:	018a      	lsls	r2, r1, #6
 80060ba:	4651      	mov	r1, sl
 80060bc:	ebb2 0801 	subs.w	r8, r2, r1
 80060c0:	4659      	mov	r1, fp
 80060c2:	eb63 0901 	sbc.w	r9, r3, r1
 80060c6:	f04f 0200 	mov.w	r2, #0
 80060ca:	f04f 0300 	mov.w	r3, #0
 80060ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80060d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80060d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80060da:	4690      	mov	r8, r2
 80060dc:	4699      	mov	r9, r3
 80060de:	4623      	mov	r3, r4
 80060e0:	eb18 0303 	adds.w	r3, r8, r3
 80060e4:	60bb      	str	r3, [r7, #8]
 80060e6:	462b      	mov	r3, r5
 80060e8:	eb49 0303 	adc.w	r3, r9, r3
 80060ec:	60fb      	str	r3, [r7, #12]
 80060ee:	f04f 0200 	mov.w	r2, #0
 80060f2:	f04f 0300 	mov.w	r3, #0
 80060f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80060fa:	4629      	mov	r1, r5
 80060fc:	024b      	lsls	r3, r1, #9
 80060fe:	4621      	mov	r1, r4
 8006100:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006104:	4621      	mov	r1, r4
 8006106:	024a      	lsls	r2, r1, #9
 8006108:	4610      	mov	r0, r2
 800610a:	4619      	mov	r1, r3
 800610c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800610e:	2200      	movs	r2, #0
 8006110:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006112:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006114:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006118:	f7fa f8c2 	bl	80002a0 <__aeabi_uldivmod>
 800611c:	4602      	mov	r2, r0
 800611e:	460b      	mov	r3, r1
 8006120:	4613      	mov	r3, r2
 8006122:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006124:	e058      	b.n	80061d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006126:	4b38      	ldr	r3, [pc, #224]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x200>)
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	099b      	lsrs	r3, r3, #6
 800612c:	2200      	movs	r2, #0
 800612e:	4618      	mov	r0, r3
 8006130:	4611      	mov	r1, r2
 8006132:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006136:	623b      	str	r3, [r7, #32]
 8006138:	2300      	movs	r3, #0
 800613a:	627b      	str	r3, [r7, #36]	@ 0x24
 800613c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006140:	4642      	mov	r2, r8
 8006142:	464b      	mov	r3, r9
 8006144:	f04f 0000 	mov.w	r0, #0
 8006148:	f04f 0100 	mov.w	r1, #0
 800614c:	0159      	lsls	r1, r3, #5
 800614e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006152:	0150      	lsls	r0, r2, #5
 8006154:	4602      	mov	r2, r0
 8006156:	460b      	mov	r3, r1
 8006158:	4641      	mov	r1, r8
 800615a:	ebb2 0a01 	subs.w	sl, r2, r1
 800615e:	4649      	mov	r1, r9
 8006160:	eb63 0b01 	sbc.w	fp, r3, r1
 8006164:	f04f 0200 	mov.w	r2, #0
 8006168:	f04f 0300 	mov.w	r3, #0
 800616c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006170:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006174:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006178:	ebb2 040a 	subs.w	r4, r2, sl
 800617c:	eb63 050b 	sbc.w	r5, r3, fp
 8006180:	f04f 0200 	mov.w	r2, #0
 8006184:	f04f 0300 	mov.w	r3, #0
 8006188:	00eb      	lsls	r3, r5, #3
 800618a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800618e:	00e2      	lsls	r2, r4, #3
 8006190:	4614      	mov	r4, r2
 8006192:	461d      	mov	r5, r3
 8006194:	4643      	mov	r3, r8
 8006196:	18e3      	adds	r3, r4, r3
 8006198:	603b      	str	r3, [r7, #0]
 800619a:	464b      	mov	r3, r9
 800619c:	eb45 0303 	adc.w	r3, r5, r3
 80061a0:	607b      	str	r3, [r7, #4]
 80061a2:	f04f 0200 	mov.w	r2, #0
 80061a6:	f04f 0300 	mov.w	r3, #0
 80061aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80061ae:	4629      	mov	r1, r5
 80061b0:	028b      	lsls	r3, r1, #10
 80061b2:	4621      	mov	r1, r4
 80061b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80061b8:	4621      	mov	r1, r4
 80061ba:	028a      	lsls	r2, r1, #10
 80061bc:	4610      	mov	r0, r2
 80061be:	4619      	mov	r1, r3
 80061c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061c2:	2200      	movs	r2, #0
 80061c4:	61bb      	str	r3, [r7, #24]
 80061c6:	61fa      	str	r2, [r7, #28]
 80061c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061cc:	f7fa f868 	bl	80002a0 <__aeabi_uldivmod>
 80061d0:	4602      	mov	r2, r0
 80061d2:	460b      	mov	r3, r1
 80061d4:	4613      	mov	r3, r2
 80061d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80061d8:	4b0b      	ldr	r3, [pc, #44]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x200>)
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	0c1b      	lsrs	r3, r3, #16
 80061de:	f003 0303 	and.w	r3, r3, #3
 80061e2:	3301      	adds	r3, #1
 80061e4:	005b      	lsls	r3, r3, #1
 80061e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80061e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80061ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80061f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80061f2:	e002      	b.n	80061fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80061f4:	4b05      	ldr	r3, [pc, #20]	@ (800620c <HAL_RCC_GetSysClockFreq+0x204>)
 80061f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80061f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3750      	adds	r7, #80	@ 0x50
 8006200:	46bd      	mov	sp, r7
 8006202:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006206:	bf00      	nop
 8006208:	40023800 	.word	0x40023800
 800620c:	00f42400 	.word	0x00f42400
 8006210:	007a1200 	.word	0x007a1200

08006214 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006214:	b480      	push	{r7}
 8006216:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006218:	4b03      	ldr	r3, [pc, #12]	@ (8006228 <HAL_RCC_GetHCLKFreq+0x14>)
 800621a:	681b      	ldr	r3, [r3, #0]
}
 800621c:	4618      	mov	r0, r3
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	2000001c 	.word	0x2000001c

0800622c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006230:	f7ff fff0 	bl	8006214 <HAL_RCC_GetHCLKFreq>
 8006234:	4602      	mov	r2, r0
 8006236:	4b05      	ldr	r3, [pc, #20]	@ (800624c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	0a9b      	lsrs	r3, r3, #10
 800623c:	f003 0307 	and.w	r3, r3, #7
 8006240:	4903      	ldr	r1, [pc, #12]	@ (8006250 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006242:	5ccb      	ldrb	r3, [r1, r3]
 8006244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006248:	4618      	mov	r0, r3
 800624a:	bd80      	pop	{r7, pc}
 800624c:	40023800 	.word	0x40023800
 8006250:	0800993c 	.word	0x0800993c

08006254 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b086      	sub	sp, #24
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800625c:	2300      	movs	r3, #0
 800625e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006260:	2300      	movs	r3, #0
 8006262:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f003 0301 	and.w	r3, r3, #1
 800626c:	2b00      	cmp	r3, #0
 800626e:	d10b      	bne.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006278:	2b00      	cmp	r3, #0
 800627a:	d105      	bne.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006284:	2b00      	cmp	r3, #0
 8006286:	d075      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006288:	4b91      	ldr	r3, [pc, #580]	@ (80064d0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800628a:	2200      	movs	r2, #0
 800628c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800628e:	f7fd fbeb 	bl	8003a68 <HAL_GetTick>
 8006292:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006294:	e008      	b.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006296:	f7fd fbe7 	bl	8003a68 <HAL_GetTick>
 800629a:	4602      	mov	r2, r0
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	1ad3      	subs	r3, r2, r3
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	d901      	bls.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80062a4:	2303      	movs	r3, #3
 80062a6:	e189      	b.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80062a8:	4b8a      	ldr	r3, [pc, #552]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d1f0      	bne.n	8006296 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f003 0301 	and.w	r3, r3, #1
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d009      	beq.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	019a      	lsls	r2, r3, #6
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	071b      	lsls	r3, r3, #28
 80062cc:	4981      	ldr	r1, [pc, #516]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062ce:	4313      	orrs	r3, r2
 80062d0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 0302 	and.w	r3, r3, #2
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d01f      	beq.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80062e0:	4b7c      	ldr	r3, [pc, #496]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062e6:	0f1b      	lsrs	r3, r3, #28
 80062e8:	f003 0307 	and.w	r3, r3, #7
 80062ec:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	019a      	lsls	r2, r3, #6
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	061b      	lsls	r3, r3, #24
 80062fa:	431a      	orrs	r2, r3
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	071b      	lsls	r3, r3, #28
 8006300:	4974      	ldr	r1, [pc, #464]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006302:	4313      	orrs	r3, r2
 8006304:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006308:	4b72      	ldr	r3, [pc, #456]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800630a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800630e:	f023 021f 	bic.w	r2, r3, #31
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	69db      	ldr	r3, [r3, #28]
 8006316:	3b01      	subs	r3, #1
 8006318:	496e      	ldr	r1, [pc, #440]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800631a:	4313      	orrs	r3, r2
 800631c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006328:	2b00      	cmp	r3, #0
 800632a:	d00d      	beq.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	019a      	lsls	r2, r3, #6
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	68db      	ldr	r3, [r3, #12]
 8006336:	061b      	lsls	r3, r3, #24
 8006338:	431a      	orrs	r2, r3
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	071b      	lsls	r3, r3, #28
 8006340:	4964      	ldr	r1, [pc, #400]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006342:	4313      	orrs	r3, r2
 8006344:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006348:	4b61      	ldr	r3, [pc, #388]	@ (80064d0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800634a:	2201      	movs	r2, #1
 800634c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800634e:	f7fd fb8b 	bl	8003a68 <HAL_GetTick>
 8006352:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006354:	e008      	b.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006356:	f7fd fb87 	bl	8003a68 <HAL_GetTick>
 800635a:	4602      	mov	r2, r0
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	1ad3      	subs	r3, r2, r3
 8006360:	2b02      	cmp	r3, #2
 8006362:	d901      	bls.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006364:	2303      	movs	r3, #3
 8006366:	e129      	b.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006368:	4b5a      	ldr	r3, [pc, #360]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006370:	2b00      	cmp	r3, #0
 8006372:	d0f0      	beq.n	8006356 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 0304 	and.w	r3, r3, #4
 800637c:	2b00      	cmp	r3, #0
 800637e:	d105      	bne.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006388:	2b00      	cmp	r3, #0
 800638a:	d079      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800638c:	4b52      	ldr	r3, [pc, #328]	@ (80064d8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800638e:	2200      	movs	r2, #0
 8006390:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006392:	f7fd fb69 	bl	8003a68 <HAL_GetTick>
 8006396:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006398:	e008      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800639a:	f7fd fb65 	bl	8003a68 <HAL_GetTick>
 800639e:	4602      	mov	r2, r0
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	d901      	bls.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80063a8:	2303      	movs	r3, #3
 80063aa:	e107      	b.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80063ac:	4b49      	ldr	r3, [pc, #292]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80063b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80063b8:	d0ef      	beq.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 0304 	and.w	r3, r3, #4
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d020      	beq.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80063c6:	4b43      	ldr	r3, [pc, #268]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063cc:	0f1b      	lsrs	r3, r3, #28
 80063ce:	f003 0307 	and.w	r3, r3, #7
 80063d2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	691b      	ldr	r3, [r3, #16]
 80063d8:	019a      	lsls	r2, r3, #6
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	695b      	ldr	r3, [r3, #20]
 80063de:	061b      	lsls	r3, r3, #24
 80063e0:	431a      	orrs	r2, r3
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	071b      	lsls	r3, r3, #28
 80063e6:	493b      	ldr	r1, [pc, #236]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063e8:	4313      	orrs	r3, r2
 80063ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80063ee:	4b39      	ldr	r3, [pc, #228]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80063f4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a1b      	ldr	r3, [r3, #32]
 80063fc:	3b01      	subs	r3, #1
 80063fe:	021b      	lsls	r3, r3, #8
 8006400:	4934      	ldr	r1, [pc, #208]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006402:	4313      	orrs	r3, r2
 8006404:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f003 0308 	and.w	r3, r3, #8
 8006410:	2b00      	cmp	r3, #0
 8006412:	d01e      	beq.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006414:	4b2f      	ldr	r3, [pc, #188]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800641a:	0e1b      	lsrs	r3, r3, #24
 800641c:	f003 030f 	and.w	r3, r3, #15
 8006420:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	019a      	lsls	r2, r3, #6
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	061b      	lsls	r3, r3, #24
 800642c:	431a      	orrs	r2, r3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	071b      	lsls	r3, r3, #28
 8006434:	4927      	ldr	r1, [pc, #156]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006436:	4313      	orrs	r3, r2
 8006438:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800643c:	4b25      	ldr	r3, [pc, #148]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800643e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006442:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800644a:	4922      	ldr	r1, [pc, #136]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800644c:	4313      	orrs	r3, r2
 800644e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006452:	4b21      	ldr	r3, [pc, #132]	@ (80064d8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006454:	2201      	movs	r2, #1
 8006456:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006458:	f7fd fb06 	bl	8003a68 <HAL_GetTick>
 800645c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800645e:	e008      	b.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006460:	f7fd fb02 	bl	8003a68 <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	2b02      	cmp	r3, #2
 800646c:	d901      	bls.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e0a4      	b.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006472:	4b18      	ldr	r3, [pc, #96]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800647a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800647e:	d1ef      	bne.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 0320 	and.w	r3, r3, #32
 8006488:	2b00      	cmp	r3, #0
 800648a:	f000 808b 	beq.w	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800648e:	2300      	movs	r3, #0
 8006490:	60fb      	str	r3, [r7, #12]
 8006492:	4b10      	ldr	r3, [pc, #64]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006496:	4a0f      	ldr	r2, [pc, #60]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006498:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800649c:	6413      	str	r3, [r2, #64]	@ 0x40
 800649e:	4b0d      	ldr	r3, [pc, #52]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80064a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064a6:	60fb      	str	r3, [r7, #12]
 80064a8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80064aa:	4b0c      	ldr	r3, [pc, #48]	@ (80064dc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a0b      	ldr	r2, [pc, #44]	@ (80064dc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80064b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064b4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80064b6:	f7fd fad7 	bl	8003a68 <HAL_GetTick>
 80064ba:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80064bc:	e010      	b.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064be:	f7fd fad3 	bl	8003a68 <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	d909      	bls.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	e075      	b.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x368>
 80064d0:	42470068 	.word	0x42470068
 80064d4:	40023800 	.word	0x40023800
 80064d8:	42470070 	.word	0x42470070
 80064dc:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80064e0:	4b38      	ldr	r3, [pc, #224]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d0e8      	beq.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80064ec:	4b36      	ldr	r3, [pc, #216]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80064ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064f4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d02f      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x308>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006500:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006504:	693a      	ldr	r2, [r7, #16]
 8006506:	429a      	cmp	r2, r3
 8006508:	d028      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800650a:	4b2f      	ldr	r3, [pc, #188]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800650c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800650e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006512:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006514:	4b2d      	ldr	r3, [pc, #180]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006516:	2201      	movs	r2, #1
 8006518:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800651a:	4b2c      	ldr	r3, [pc, #176]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800651c:	2200      	movs	r2, #0
 800651e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006520:	4a29      	ldr	r2, [pc, #164]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006526:	4b28      	ldr	r3, [pc, #160]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800652a:	f003 0301 	and.w	r3, r3, #1
 800652e:	2b01      	cmp	r3, #1
 8006530:	d114      	bne.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006532:	f7fd fa99 	bl	8003a68 <HAL_GetTick>
 8006536:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006538:	e00a      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800653a:	f7fd fa95 	bl	8003a68 <HAL_GetTick>
 800653e:	4602      	mov	r2, r0
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006548:	4293      	cmp	r3, r2
 800654a:	d901      	bls.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800654c:	2303      	movs	r3, #3
 800654e:	e035      	b.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006550:	4b1d      	ldr	r3, [pc, #116]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006552:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006554:	f003 0302 	and.w	r3, r3, #2
 8006558:	2b00      	cmp	r3, #0
 800655a:	d0ee      	beq.n	800653a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006560:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006564:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006568:	d10d      	bne.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800656a:	4b17      	ldr	r3, [pc, #92]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006576:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800657a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800657e:	4912      	ldr	r1, [pc, #72]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006580:	4313      	orrs	r3, r2
 8006582:	608b      	str	r3, [r1, #8]
 8006584:	e005      	b.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006586:	4b10      	ldr	r3, [pc, #64]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	4a0f      	ldr	r2, [pc, #60]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800658c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006590:	6093      	str	r3, [r2, #8]
 8006592:	4b0d      	ldr	r3, [pc, #52]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006594:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800659a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800659e:	490a      	ldr	r1, [pc, #40]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80065a0:	4313      	orrs	r3, r2
 80065a2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 0310 	and.w	r3, r3, #16
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d004      	beq.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80065b6:	4b06      	ldr	r3, [pc, #24]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80065b8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80065ba:	2300      	movs	r3, #0
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3718      	adds	r7, #24
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	40007000 	.word	0x40007000
 80065c8:	40023800 	.word	0x40023800
 80065cc:	42470e40 	.word	0x42470e40
 80065d0:	424711e0 	.word	0x424711e0

080065d4 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b082      	sub	sp, #8
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d101      	bne.n	80065e6 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e01c      	b.n	8006620 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	795b      	ldrb	r3, [r3, #5]
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d105      	bne.n	80065fc <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f7fc fd26 	bl	8003048 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2202      	movs	r2, #2
 8006600:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681a      	ldr	r2, [r3, #0]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f042 0204 	orr.w	r2, r2, #4
 8006610:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2201      	movs	r2, #1
 8006616:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2200      	movs	r2, #0
 800661c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800661e:	2300      	movs	r3, #0
}
 8006620:	4618      	mov	r0, r3
 8006622:	3708      	adds	r7, #8
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d101      	bne.n	800663a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e07b      	b.n	8006732 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800663e:	2b00      	cmp	r3, #0
 8006640:	d108      	bne.n	8006654 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800664a:	d009      	beq.n	8006660 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	61da      	str	r2, [r3, #28]
 8006652:	e005      	b.n	8006660 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800666c:	b2db      	uxtb	r3, r3
 800666e:	2b00      	cmp	r3, #0
 8006670:	d106      	bne.n	8006680 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f7fc fd06 	bl	800308c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2202      	movs	r2, #2
 8006684:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006696:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80066a8:	431a      	orrs	r2, r3
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	68db      	ldr	r3, [r3, #12]
 80066ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066b2:	431a      	orrs	r2, r3
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	431a      	orrs	r2, r3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	695b      	ldr	r3, [r3, #20]
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	431a      	orrs	r2, r3
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	699b      	ldr	r3, [r3, #24]
 80066cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066d0:	431a      	orrs	r2, r3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	69db      	ldr	r3, [r3, #28]
 80066d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80066da:	431a      	orrs	r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a1b      	ldr	r3, [r3, #32]
 80066e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066e4:	ea42 0103 	orr.w	r1, r2, r3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	430a      	orrs	r2, r1
 80066f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	699b      	ldr	r3, [r3, #24]
 80066fc:	0c1b      	lsrs	r3, r3, #16
 80066fe:	f003 0104 	and.w	r1, r3, #4
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006706:	f003 0210 	and.w	r2, r3, #16
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	430a      	orrs	r2, r1
 8006710:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	69da      	ldr	r2, [r3, #28]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006720:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006730:	2300      	movs	r3, #0
}
 8006732:	4618      	mov	r0, r3
 8006734:	3708      	adds	r7, #8
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}

0800673a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800673a:	b580      	push	{r7, lr}
 800673c:	b082      	sub	sp, #8
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d101      	bne.n	800674c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e01a      	b.n	8006782 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2202      	movs	r2, #2
 8006750:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006762:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f7fc fcd9 	bl	800311c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006780:	2300      	movs	r3, #0
}
 8006782:	4618      	mov	r0, r3
 8006784:	3708      	adds	r7, #8
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}

0800678a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800678a:	b580      	push	{r7, lr}
 800678c:	b088      	sub	sp, #32
 800678e:	af00      	add	r7, sp, #0
 8006790:	60f8      	str	r0, [r7, #12]
 8006792:	60b9      	str	r1, [r7, #8]
 8006794:	603b      	str	r3, [r7, #0]
 8006796:	4613      	mov	r3, r2
 8006798:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800679a:	f7fd f965 	bl	8003a68 <HAL_GetTick>
 800679e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80067a0:	88fb      	ldrh	r3, [r7, #6]
 80067a2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d001      	beq.n	80067b4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80067b0:	2302      	movs	r3, #2
 80067b2:	e12a      	b.n	8006a0a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d002      	beq.n	80067c0 <HAL_SPI_Transmit+0x36>
 80067ba:	88fb      	ldrh	r3, [r7, #6]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d101      	bne.n	80067c4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80067c0:	2301      	movs	r3, #1
 80067c2:	e122      	b.n	8006a0a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d101      	bne.n	80067d2 <HAL_SPI_Transmit+0x48>
 80067ce:	2302      	movs	r3, #2
 80067d0:	e11b      	b.n	8006a0a <HAL_SPI_Transmit+0x280>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2201      	movs	r2, #1
 80067d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2203      	movs	r2, #3
 80067de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2200      	movs	r2, #0
 80067e6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	68ba      	ldr	r2, [r7, #8]
 80067ec:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	88fa      	ldrh	r2, [r7, #6]
 80067f2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	88fa      	ldrh	r2, [r7, #6]
 80067f8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2200      	movs	r2, #0
 80067fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2200      	movs	r2, #0
 8006804:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2200      	movs	r2, #0
 800680a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2200      	movs	r2, #0
 8006810:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2200      	movs	r2, #0
 8006816:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006820:	d10f      	bne.n	8006842 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	681a      	ldr	r2, [r3, #0]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006830:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006840:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800684c:	2b40      	cmp	r3, #64	@ 0x40
 800684e:	d007      	beq.n	8006860 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800685e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006868:	d152      	bne.n	8006910 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d002      	beq.n	8006878 <HAL_SPI_Transmit+0xee>
 8006872:	8b7b      	ldrh	r3, [r7, #26]
 8006874:	2b01      	cmp	r3, #1
 8006876:	d145      	bne.n	8006904 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800687c:	881a      	ldrh	r2, [r3, #0]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006888:	1c9a      	adds	r2, r3, #2
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006892:	b29b      	uxth	r3, r3
 8006894:	3b01      	subs	r3, #1
 8006896:	b29a      	uxth	r2, r3
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800689c:	e032      	b.n	8006904 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	f003 0302 	and.w	r3, r3, #2
 80068a8:	2b02      	cmp	r3, #2
 80068aa:	d112      	bne.n	80068d2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068b0:	881a      	ldrh	r2, [r3, #0]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068bc:	1c9a      	adds	r2, r3, #2
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	3b01      	subs	r3, #1
 80068ca:	b29a      	uxth	r2, r3
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	86da      	strh	r2, [r3, #54]	@ 0x36
 80068d0:	e018      	b.n	8006904 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068d2:	f7fd f8c9 	bl	8003a68 <HAL_GetTick>
 80068d6:	4602      	mov	r2, r0
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	1ad3      	subs	r3, r2, r3
 80068dc:	683a      	ldr	r2, [r7, #0]
 80068de:	429a      	cmp	r2, r3
 80068e0:	d803      	bhi.n	80068ea <HAL_SPI_Transmit+0x160>
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e8:	d102      	bne.n	80068f0 <HAL_SPI_Transmit+0x166>
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d109      	bne.n	8006904 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006900:	2303      	movs	r3, #3
 8006902:	e082      	b.n	8006a0a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006908:	b29b      	uxth	r3, r3
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1c7      	bne.n	800689e <HAL_SPI_Transmit+0x114>
 800690e:	e053      	b.n	80069b8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d002      	beq.n	800691e <HAL_SPI_Transmit+0x194>
 8006918:	8b7b      	ldrh	r3, [r7, #26]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d147      	bne.n	80069ae <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	330c      	adds	r3, #12
 8006928:	7812      	ldrb	r2, [r2, #0]
 800692a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006930:	1c5a      	adds	r2, r3, #1
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800693a:	b29b      	uxth	r3, r3
 800693c:	3b01      	subs	r3, #1
 800693e:	b29a      	uxth	r2, r3
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006944:	e033      	b.n	80069ae <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	f003 0302 	and.w	r3, r3, #2
 8006950:	2b02      	cmp	r3, #2
 8006952:	d113      	bne.n	800697c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	330c      	adds	r3, #12
 800695e:	7812      	ldrb	r2, [r2, #0]
 8006960:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006966:	1c5a      	adds	r2, r3, #1
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006970:	b29b      	uxth	r3, r3
 8006972:	3b01      	subs	r3, #1
 8006974:	b29a      	uxth	r2, r3
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	86da      	strh	r2, [r3, #54]	@ 0x36
 800697a:	e018      	b.n	80069ae <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800697c:	f7fd f874 	bl	8003a68 <HAL_GetTick>
 8006980:	4602      	mov	r2, r0
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	683a      	ldr	r2, [r7, #0]
 8006988:	429a      	cmp	r2, r3
 800698a:	d803      	bhi.n	8006994 <HAL_SPI_Transmit+0x20a>
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006992:	d102      	bne.n	800699a <HAL_SPI_Transmit+0x210>
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d109      	bne.n	80069ae <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2201      	movs	r2, #1
 800699e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80069aa:	2303      	movs	r3, #3
 80069ac:	e02d      	b.n	8006a0a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d1c6      	bne.n	8006946 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069b8:	69fa      	ldr	r2, [r7, #28]
 80069ba:	6839      	ldr	r1, [r7, #0]
 80069bc:	68f8      	ldr	r0, [r7, #12]
 80069be:	f000 f8bf 	bl	8006b40 <SPI_EndRxTxTransaction>
 80069c2:	4603      	mov	r3, r0
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d002      	beq.n	80069ce <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2220      	movs	r2, #32
 80069cc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d10a      	bne.n	80069ec <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80069d6:	2300      	movs	r3, #0
 80069d8:	617b      	str	r3, [r7, #20]
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	617b      	str	r3, [r7, #20]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	617b      	str	r3, [r7, #20]
 80069ea:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2200      	movs	r2, #0
 80069f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d001      	beq.n	8006a08 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	e000      	b.n	8006a0a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006a08:	2300      	movs	r3, #0
  }
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3720      	adds	r7, #32
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006a12:	b480      	push	{r7}
 8006a14:	b083      	sub	sp, #12
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a20:	b2db      	uxtb	r3, r3
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
	...

08006a30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b088      	sub	sp, #32
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	60f8      	str	r0, [r7, #12]
 8006a38:	60b9      	str	r1, [r7, #8]
 8006a3a:	603b      	str	r3, [r7, #0]
 8006a3c:	4613      	mov	r3, r2
 8006a3e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a40:	f7fd f812 	bl	8003a68 <HAL_GetTick>
 8006a44:	4602      	mov	r2, r0
 8006a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a48:	1a9b      	subs	r3, r3, r2
 8006a4a:	683a      	ldr	r2, [r7, #0]
 8006a4c:	4413      	add	r3, r2
 8006a4e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006a50:	f7fd f80a 	bl	8003a68 <HAL_GetTick>
 8006a54:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006a56:	4b39      	ldr	r3, [pc, #228]	@ (8006b3c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	015b      	lsls	r3, r3, #5
 8006a5c:	0d1b      	lsrs	r3, r3, #20
 8006a5e:	69fa      	ldr	r2, [r7, #28]
 8006a60:	fb02 f303 	mul.w	r3, r2, r3
 8006a64:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a66:	e054      	b.n	8006b12 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a6e:	d050      	beq.n	8006b12 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a70:	f7fc fffa 	bl	8003a68 <HAL_GetTick>
 8006a74:	4602      	mov	r2, r0
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	69fa      	ldr	r2, [r7, #28]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d902      	bls.n	8006a86 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d13d      	bne.n	8006b02 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006a94:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a9e:	d111      	bne.n	8006ac4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006aa8:	d004      	beq.n	8006ab4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ab2:	d107      	bne.n	8006ac4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ac2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ac8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006acc:	d10f      	bne.n	8006aee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	681a      	ldr	r2, [r3, #0]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006adc:	601a      	str	r2, [r3, #0]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	681a      	ldr	r2, [r3, #0]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006aec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2201      	movs	r2, #1
 8006af2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	e017      	b.n	8006b32 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d101      	bne.n	8006b0c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	3b01      	subs	r3, #1
 8006b10:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	689a      	ldr	r2, [r3, #8]
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	68ba      	ldr	r2, [r7, #8]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	bf0c      	ite	eq
 8006b22:	2301      	moveq	r3, #1
 8006b24:	2300      	movne	r3, #0
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	461a      	mov	r2, r3
 8006b2a:	79fb      	ldrb	r3, [r7, #7]
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	d19b      	bne.n	8006a68 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3720      	adds	r7, #32
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	2000001c 	.word	0x2000001c

08006b40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b088      	sub	sp, #32
 8006b44:	af02      	add	r7, sp, #8
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	9300      	str	r3, [sp, #0]
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	2201      	movs	r2, #1
 8006b54:	2102      	movs	r1, #2
 8006b56:	68f8      	ldr	r0, [r7, #12]
 8006b58:	f7ff ff6a 	bl	8006a30 <SPI_WaitFlagStateUntilTimeout>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d007      	beq.n	8006b72 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b66:	f043 0220 	orr.w	r2, r3, #32
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	e032      	b.n	8006bd8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006b72:	4b1b      	ldr	r3, [pc, #108]	@ (8006be0 <SPI_EndRxTxTransaction+0xa0>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a1b      	ldr	r2, [pc, #108]	@ (8006be4 <SPI_EndRxTxTransaction+0xa4>)
 8006b78:	fba2 2303 	umull	r2, r3, r2, r3
 8006b7c:	0d5b      	lsrs	r3, r3, #21
 8006b7e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006b82:	fb02 f303 	mul.w	r3, r2, r3
 8006b86:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b90:	d112      	bne.n	8006bb8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	9300      	str	r3, [sp, #0]
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	2180      	movs	r1, #128	@ 0x80
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f7ff ff47 	bl	8006a30 <SPI_WaitFlagStateUntilTimeout>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d016      	beq.n	8006bd6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bac:	f043 0220 	orr.w	r2, r3, #32
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006bb4:	2303      	movs	r3, #3
 8006bb6:	e00f      	b.n	8006bd8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d00a      	beq.n	8006bd4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bce:	2b80      	cmp	r3, #128	@ 0x80
 8006bd0:	d0f2      	beq.n	8006bb8 <SPI_EndRxTxTransaction+0x78>
 8006bd2:	e000      	b.n	8006bd6 <SPI_EndRxTxTransaction+0x96>
        break;
 8006bd4:	bf00      	nop
  }

  return HAL_OK;
 8006bd6:	2300      	movs	r3, #0
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3718      	adds	r7, #24
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}
 8006be0:	2000001c 	.word	0x2000001c
 8006be4:	165e9f81 	.word	0x165e9f81

08006be8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b082      	sub	sp, #8
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d101      	bne.n	8006bfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e041      	b.n	8006c7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d106      	bne.n	8006c14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f7fc faa2 	bl	8003158 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2202      	movs	r2, #2
 8006c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	3304      	adds	r3, #4
 8006c24:	4619      	mov	r1, r3
 8006c26:	4610      	mov	r0, r2
 8006c28:	f000 fa7e 	bl	8007128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2201      	movs	r2, #1
 8006c48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2201      	movs	r2, #1
 8006c58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2201      	movs	r2, #1
 8006c68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c7c:	2300      	movs	r3, #0
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3708      	adds	r7, #8
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}
	...

08006c88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b085      	sub	sp, #20
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c96:	b2db      	uxtb	r3, r3
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	d001      	beq.n	8006ca0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e04e      	b.n	8006d3e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2202      	movs	r2, #2
 8006ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	68da      	ldr	r2, [r3, #12]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f042 0201 	orr.w	r2, r2, #1
 8006cb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a23      	ldr	r2, [pc, #140]	@ (8006d4c <HAL_TIM_Base_Start_IT+0xc4>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d022      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cca:	d01d      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a1f      	ldr	r2, [pc, #124]	@ (8006d50 <HAL_TIM_Base_Start_IT+0xc8>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d018      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a1e      	ldr	r2, [pc, #120]	@ (8006d54 <HAL_TIM_Base_Start_IT+0xcc>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d013      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a1c      	ldr	r2, [pc, #112]	@ (8006d58 <HAL_TIM_Base_Start_IT+0xd0>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d00e      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a1b      	ldr	r2, [pc, #108]	@ (8006d5c <HAL_TIM_Base_Start_IT+0xd4>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d009      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a19      	ldr	r2, [pc, #100]	@ (8006d60 <HAL_TIM_Base_Start_IT+0xd8>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d004      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a18      	ldr	r2, [pc, #96]	@ (8006d64 <HAL_TIM_Base_Start_IT+0xdc>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d111      	bne.n	8006d2c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	f003 0307 	and.w	r3, r3, #7
 8006d12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2b06      	cmp	r3, #6
 8006d18:	d010      	beq.n	8006d3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f042 0201 	orr.w	r2, r2, #1
 8006d28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d2a:	e007      	b.n	8006d3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f042 0201 	orr.w	r2, r2, #1
 8006d3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3714      	adds	r7, #20
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
 8006d4a:	bf00      	nop
 8006d4c:	40010000 	.word	0x40010000
 8006d50:	40000400 	.word	0x40000400
 8006d54:	40000800 	.word	0x40000800
 8006d58:	40000c00 	.word	0x40000c00
 8006d5c:	40010400 	.word	0x40010400
 8006d60:	40014000 	.word	0x40014000
 8006d64:	40001800 	.word	0x40001800

08006d68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	68db      	ldr	r3, [r3, #12]
 8006d76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	691b      	ldr	r3, [r3, #16]
 8006d7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	f003 0302 	and.w	r3, r3, #2
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d020      	beq.n	8006dcc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f003 0302 	and.w	r3, r3, #2
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d01b      	beq.n	8006dcc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f06f 0202 	mvn.w	r2, #2
 8006d9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2201      	movs	r2, #1
 8006da2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	699b      	ldr	r3, [r3, #24]
 8006daa:	f003 0303 	and.w	r3, r3, #3
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d003      	beq.n	8006dba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 f999 	bl	80070ea <HAL_TIM_IC_CaptureCallback>
 8006db8:	e005      	b.n	8006dc6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f000 f98b 	bl	80070d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f000 f99c 	bl	80070fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	f003 0304 	and.w	r3, r3, #4
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d020      	beq.n	8006e18 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f003 0304 	and.w	r3, r3, #4
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d01b      	beq.n	8006e18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f06f 0204 	mvn.w	r2, #4
 8006de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2202      	movs	r2, #2
 8006dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	699b      	ldr	r3, [r3, #24]
 8006df6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d003      	beq.n	8006e06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 f973 	bl	80070ea <HAL_TIM_IC_CaptureCallback>
 8006e04:	e005      	b.n	8006e12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 f965 	bl	80070d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 f976 	bl	80070fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	f003 0308 	and.w	r3, r3, #8
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d020      	beq.n	8006e64 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f003 0308 	and.w	r3, r3, #8
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d01b      	beq.n	8006e64 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f06f 0208 	mvn.w	r2, #8
 8006e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2204      	movs	r2, #4
 8006e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	69db      	ldr	r3, [r3, #28]
 8006e42:	f003 0303 	and.w	r3, r3, #3
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d003      	beq.n	8006e52 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 f94d 	bl	80070ea <HAL_TIM_IC_CaptureCallback>
 8006e50:	e005      	b.n	8006e5e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f000 f93f 	bl	80070d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f000 f950 	bl	80070fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	f003 0310 	and.w	r3, r3, #16
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d020      	beq.n	8006eb0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	f003 0310 	and.w	r3, r3, #16
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d01b      	beq.n	8006eb0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f06f 0210 	mvn.w	r2, #16
 8006e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2208      	movs	r2, #8
 8006e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	69db      	ldr	r3, [r3, #28]
 8006e8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d003      	beq.n	8006e9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f000 f927 	bl	80070ea <HAL_TIM_IC_CaptureCallback>
 8006e9c:	e005      	b.n	8006eaa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f000 f919 	bl	80070d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f000 f92a 	bl	80070fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	f003 0301 	and.w	r3, r3, #1
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d00c      	beq.n	8006ed4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f003 0301 	and.w	r3, r3, #1
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d007      	beq.n	8006ed4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f06f 0201 	mvn.w	r2, #1
 8006ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f7fb fedc 	bl	8002c8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d00c      	beq.n	8006ef8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d007      	beq.n	8006ef8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006ef0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f000 fae4 	bl	80074c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d00c      	beq.n	8006f1c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d007      	beq.n	8006f1c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006f14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f000 f8fb 	bl	8007112 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	f003 0320 	and.w	r3, r3, #32
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d00c      	beq.n	8006f40 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f003 0320 	and.w	r3, r3, #32
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d007      	beq.n	8006f40 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f06f 0220 	mvn.w	r2, #32
 8006f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 fab6 	bl	80074ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f40:	bf00      	nop
 8006f42:	3710      	adds	r7, #16
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f52:	2300      	movs	r3, #0
 8006f54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d101      	bne.n	8006f64 <HAL_TIM_ConfigClockSource+0x1c>
 8006f60:	2302      	movs	r3, #2
 8006f62:	e0b4      	b.n	80070ce <HAL_TIM_ConfigClockSource+0x186>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2202      	movs	r2, #2
 8006f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006f82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006f8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	68ba      	ldr	r2, [r7, #8]
 8006f92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f9c:	d03e      	beq.n	800701c <HAL_TIM_ConfigClockSource+0xd4>
 8006f9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fa2:	f200 8087 	bhi.w	80070b4 <HAL_TIM_ConfigClockSource+0x16c>
 8006fa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006faa:	f000 8086 	beq.w	80070ba <HAL_TIM_ConfigClockSource+0x172>
 8006fae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fb2:	d87f      	bhi.n	80070b4 <HAL_TIM_ConfigClockSource+0x16c>
 8006fb4:	2b70      	cmp	r3, #112	@ 0x70
 8006fb6:	d01a      	beq.n	8006fee <HAL_TIM_ConfigClockSource+0xa6>
 8006fb8:	2b70      	cmp	r3, #112	@ 0x70
 8006fba:	d87b      	bhi.n	80070b4 <HAL_TIM_ConfigClockSource+0x16c>
 8006fbc:	2b60      	cmp	r3, #96	@ 0x60
 8006fbe:	d050      	beq.n	8007062 <HAL_TIM_ConfigClockSource+0x11a>
 8006fc0:	2b60      	cmp	r3, #96	@ 0x60
 8006fc2:	d877      	bhi.n	80070b4 <HAL_TIM_ConfigClockSource+0x16c>
 8006fc4:	2b50      	cmp	r3, #80	@ 0x50
 8006fc6:	d03c      	beq.n	8007042 <HAL_TIM_ConfigClockSource+0xfa>
 8006fc8:	2b50      	cmp	r3, #80	@ 0x50
 8006fca:	d873      	bhi.n	80070b4 <HAL_TIM_ConfigClockSource+0x16c>
 8006fcc:	2b40      	cmp	r3, #64	@ 0x40
 8006fce:	d058      	beq.n	8007082 <HAL_TIM_ConfigClockSource+0x13a>
 8006fd0:	2b40      	cmp	r3, #64	@ 0x40
 8006fd2:	d86f      	bhi.n	80070b4 <HAL_TIM_ConfigClockSource+0x16c>
 8006fd4:	2b30      	cmp	r3, #48	@ 0x30
 8006fd6:	d064      	beq.n	80070a2 <HAL_TIM_ConfigClockSource+0x15a>
 8006fd8:	2b30      	cmp	r3, #48	@ 0x30
 8006fda:	d86b      	bhi.n	80070b4 <HAL_TIM_ConfigClockSource+0x16c>
 8006fdc:	2b20      	cmp	r3, #32
 8006fde:	d060      	beq.n	80070a2 <HAL_TIM_ConfigClockSource+0x15a>
 8006fe0:	2b20      	cmp	r3, #32
 8006fe2:	d867      	bhi.n	80070b4 <HAL_TIM_ConfigClockSource+0x16c>
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d05c      	beq.n	80070a2 <HAL_TIM_ConfigClockSource+0x15a>
 8006fe8:	2b10      	cmp	r3, #16
 8006fea:	d05a      	beq.n	80070a2 <HAL_TIM_ConfigClockSource+0x15a>
 8006fec:	e062      	b.n	80070b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006ffe:	f000 f9b9 	bl	8007374 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007010:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	68ba      	ldr	r2, [r7, #8]
 8007018:	609a      	str	r2, [r3, #8]
      break;
 800701a:	e04f      	b.n	80070bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800702c:	f000 f9a2 	bl	8007374 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	689a      	ldr	r2, [r3, #8]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800703e:	609a      	str	r2, [r3, #8]
      break;
 8007040:	e03c      	b.n	80070bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800704e:	461a      	mov	r2, r3
 8007050:	f000 f916 	bl	8007280 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	2150      	movs	r1, #80	@ 0x50
 800705a:	4618      	mov	r0, r3
 800705c:	f000 f96f 	bl	800733e <TIM_ITRx_SetConfig>
      break;
 8007060:	e02c      	b.n	80070bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800706e:	461a      	mov	r2, r3
 8007070:	f000 f935 	bl	80072de <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2160      	movs	r1, #96	@ 0x60
 800707a:	4618      	mov	r0, r3
 800707c:	f000 f95f 	bl	800733e <TIM_ITRx_SetConfig>
      break;
 8007080:	e01c      	b.n	80070bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800708e:	461a      	mov	r2, r3
 8007090:	f000 f8f6 	bl	8007280 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2140      	movs	r1, #64	@ 0x40
 800709a:	4618      	mov	r0, r3
 800709c:	f000 f94f 	bl	800733e <TIM_ITRx_SetConfig>
      break;
 80070a0:	e00c      	b.n	80070bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681a      	ldr	r2, [r3, #0]
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4619      	mov	r1, r3
 80070ac:	4610      	mov	r0, r2
 80070ae:	f000 f946 	bl	800733e <TIM_ITRx_SetConfig>
      break;
 80070b2:	e003      	b.n	80070bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80070b4:	2301      	movs	r3, #1
 80070b6:	73fb      	strb	r3, [r7, #15]
      break;
 80070b8:	e000      	b.n	80070bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80070ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2200      	movs	r2, #0
 80070c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80070cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3710      	adds	r7, #16
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80070d6:	b480      	push	{r7}
 80070d8:	b083      	sub	sp, #12
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80070de:	bf00      	nop
 80070e0:	370c      	adds	r7, #12
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr

080070ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80070ea:	b480      	push	{r7}
 80070ec:	b083      	sub	sp, #12
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80070f2:	bf00      	nop
 80070f4:	370c      	adds	r7, #12
 80070f6:	46bd      	mov	sp, r7
 80070f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fc:	4770      	bx	lr

080070fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80070fe:	b480      	push	{r7}
 8007100:	b083      	sub	sp, #12
 8007102:	af00      	add	r7, sp, #0
 8007104:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007106:	bf00      	nop
 8007108:	370c      	adds	r7, #12
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr

08007112 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007112:	b480      	push	{r7}
 8007114:	b083      	sub	sp, #12
 8007116:	af00      	add	r7, sp, #0
 8007118:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800711a:	bf00      	nop
 800711c:	370c      	adds	r7, #12
 800711e:	46bd      	mov	sp, r7
 8007120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007124:	4770      	bx	lr
	...

08007128 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007128:	b480      	push	{r7}
 800712a:	b085      	sub	sp, #20
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
 8007130:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a46      	ldr	r2, [pc, #280]	@ (8007254 <TIM_Base_SetConfig+0x12c>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d013      	beq.n	8007168 <TIM_Base_SetConfig+0x40>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007146:	d00f      	beq.n	8007168 <TIM_Base_SetConfig+0x40>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a43      	ldr	r2, [pc, #268]	@ (8007258 <TIM_Base_SetConfig+0x130>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d00b      	beq.n	8007168 <TIM_Base_SetConfig+0x40>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a42      	ldr	r2, [pc, #264]	@ (800725c <TIM_Base_SetConfig+0x134>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d007      	beq.n	8007168 <TIM_Base_SetConfig+0x40>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a41      	ldr	r2, [pc, #260]	@ (8007260 <TIM_Base_SetConfig+0x138>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d003      	beq.n	8007168 <TIM_Base_SetConfig+0x40>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	4a40      	ldr	r2, [pc, #256]	@ (8007264 <TIM_Base_SetConfig+0x13c>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d108      	bne.n	800717a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800716e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	68fa      	ldr	r2, [r7, #12]
 8007176:	4313      	orrs	r3, r2
 8007178:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	4a35      	ldr	r2, [pc, #212]	@ (8007254 <TIM_Base_SetConfig+0x12c>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d02b      	beq.n	80071da <TIM_Base_SetConfig+0xb2>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007188:	d027      	beq.n	80071da <TIM_Base_SetConfig+0xb2>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a32      	ldr	r2, [pc, #200]	@ (8007258 <TIM_Base_SetConfig+0x130>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d023      	beq.n	80071da <TIM_Base_SetConfig+0xb2>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a31      	ldr	r2, [pc, #196]	@ (800725c <TIM_Base_SetConfig+0x134>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d01f      	beq.n	80071da <TIM_Base_SetConfig+0xb2>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a30      	ldr	r2, [pc, #192]	@ (8007260 <TIM_Base_SetConfig+0x138>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d01b      	beq.n	80071da <TIM_Base_SetConfig+0xb2>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	4a2f      	ldr	r2, [pc, #188]	@ (8007264 <TIM_Base_SetConfig+0x13c>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d017      	beq.n	80071da <TIM_Base_SetConfig+0xb2>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	4a2e      	ldr	r2, [pc, #184]	@ (8007268 <TIM_Base_SetConfig+0x140>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d013      	beq.n	80071da <TIM_Base_SetConfig+0xb2>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a2d      	ldr	r2, [pc, #180]	@ (800726c <TIM_Base_SetConfig+0x144>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d00f      	beq.n	80071da <TIM_Base_SetConfig+0xb2>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a2c      	ldr	r2, [pc, #176]	@ (8007270 <TIM_Base_SetConfig+0x148>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d00b      	beq.n	80071da <TIM_Base_SetConfig+0xb2>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a2b      	ldr	r2, [pc, #172]	@ (8007274 <TIM_Base_SetConfig+0x14c>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d007      	beq.n	80071da <TIM_Base_SetConfig+0xb2>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4a2a      	ldr	r2, [pc, #168]	@ (8007278 <TIM_Base_SetConfig+0x150>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d003      	beq.n	80071da <TIM_Base_SetConfig+0xb2>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a29      	ldr	r2, [pc, #164]	@ (800727c <TIM_Base_SetConfig+0x154>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d108      	bne.n	80071ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	68db      	ldr	r3, [r3, #12]
 80071e6:	68fa      	ldr	r2, [r7, #12]
 80071e8:	4313      	orrs	r3, r2
 80071ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	695b      	ldr	r3, [r3, #20]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	68fa      	ldr	r2, [r7, #12]
 80071fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	689a      	ldr	r2, [r3, #8]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	4a10      	ldr	r2, [pc, #64]	@ (8007254 <TIM_Base_SetConfig+0x12c>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d003      	beq.n	8007220 <TIM_Base_SetConfig+0xf8>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a12      	ldr	r2, [pc, #72]	@ (8007264 <TIM_Base_SetConfig+0x13c>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d103      	bne.n	8007228 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	691a      	ldr	r2, [r3, #16]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2201      	movs	r2, #1
 800722c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	f003 0301 	and.w	r3, r3, #1
 8007236:	2b01      	cmp	r3, #1
 8007238:	d105      	bne.n	8007246 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	691b      	ldr	r3, [r3, #16]
 800723e:	f023 0201 	bic.w	r2, r3, #1
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	611a      	str	r2, [r3, #16]
  }
}
 8007246:	bf00      	nop
 8007248:	3714      	adds	r7, #20
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	40010000 	.word	0x40010000
 8007258:	40000400 	.word	0x40000400
 800725c:	40000800 	.word	0x40000800
 8007260:	40000c00 	.word	0x40000c00
 8007264:	40010400 	.word	0x40010400
 8007268:	40014000 	.word	0x40014000
 800726c:	40014400 	.word	0x40014400
 8007270:	40014800 	.word	0x40014800
 8007274:	40001800 	.word	0x40001800
 8007278:	40001c00 	.word	0x40001c00
 800727c:	40002000 	.word	0x40002000

08007280 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007280:	b480      	push	{r7}
 8007282:	b087      	sub	sp, #28
 8007284:	af00      	add	r7, sp, #0
 8007286:	60f8      	str	r0, [r7, #12]
 8007288:	60b9      	str	r1, [r7, #8]
 800728a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6a1b      	ldr	r3, [r3, #32]
 8007290:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	6a1b      	ldr	r3, [r3, #32]
 8007296:	f023 0201 	bic.w	r2, r3, #1
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	699b      	ldr	r3, [r3, #24]
 80072a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80072aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	011b      	lsls	r3, r3, #4
 80072b0:	693a      	ldr	r2, [r7, #16]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	f023 030a 	bic.w	r3, r3, #10
 80072bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80072be:	697a      	ldr	r2, [r7, #20]
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	4313      	orrs	r3, r2
 80072c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	693a      	ldr	r2, [r7, #16]
 80072ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	697a      	ldr	r2, [r7, #20]
 80072d0:	621a      	str	r2, [r3, #32]
}
 80072d2:	bf00      	nop
 80072d4:	371c      	adds	r7, #28
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr

080072de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072de:	b480      	push	{r7}
 80072e0:	b087      	sub	sp, #28
 80072e2:	af00      	add	r7, sp, #0
 80072e4:	60f8      	str	r0, [r7, #12]
 80072e6:	60b9      	str	r1, [r7, #8]
 80072e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	6a1b      	ldr	r3, [r3, #32]
 80072ee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	6a1b      	ldr	r3, [r3, #32]
 80072f4:	f023 0210 	bic.w	r2, r3, #16
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	699b      	ldr	r3, [r3, #24]
 8007300:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007308:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	031b      	lsls	r3, r3, #12
 800730e:	693a      	ldr	r2, [r7, #16]
 8007310:	4313      	orrs	r3, r2
 8007312:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800731a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	011b      	lsls	r3, r3, #4
 8007320:	697a      	ldr	r2, [r7, #20]
 8007322:	4313      	orrs	r3, r2
 8007324:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	693a      	ldr	r2, [r7, #16]
 800732a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	697a      	ldr	r2, [r7, #20]
 8007330:	621a      	str	r2, [r3, #32]
}
 8007332:	bf00      	nop
 8007334:	371c      	adds	r7, #28
 8007336:	46bd      	mov	sp, r7
 8007338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733c:	4770      	bx	lr

0800733e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800733e:	b480      	push	{r7}
 8007340:	b085      	sub	sp, #20
 8007342:	af00      	add	r7, sp, #0
 8007344:	6078      	str	r0, [r7, #4]
 8007346:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007354:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007356:	683a      	ldr	r2, [r7, #0]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	4313      	orrs	r3, r2
 800735c:	f043 0307 	orr.w	r3, r3, #7
 8007360:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	68fa      	ldr	r2, [r7, #12]
 8007366:	609a      	str	r2, [r3, #8]
}
 8007368:	bf00      	nop
 800736a:	3714      	adds	r7, #20
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr

08007374 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007374:	b480      	push	{r7}
 8007376:	b087      	sub	sp, #28
 8007378:	af00      	add	r7, sp, #0
 800737a:	60f8      	str	r0, [r7, #12]
 800737c:	60b9      	str	r1, [r7, #8]
 800737e:	607a      	str	r2, [r7, #4]
 8007380:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	689b      	ldr	r3, [r3, #8]
 8007386:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800738e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	021a      	lsls	r2, r3, #8
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	431a      	orrs	r2, r3
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	4313      	orrs	r3, r2
 800739c:	697a      	ldr	r2, [r7, #20]
 800739e:	4313      	orrs	r3, r2
 80073a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	697a      	ldr	r2, [r7, #20]
 80073a6:	609a      	str	r2, [r3, #8]
}
 80073a8:	bf00      	nop
 80073aa:	371c      	adds	r7, #28
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr

080073b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b085      	sub	sp, #20
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80073c4:	2b01      	cmp	r3, #1
 80073c6:	d101      	bne.n	80073cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073c8:	2302      	movs	r3, #2
 80073ca:	e05a      	b.n	8007482 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2201      	movs	r2, #1
 80073d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2202      	movs	r2, #2
 80073d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	689b      	ldr	r3, [r3, #8]
 80073ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	68fa      	ldr	r2, [r7, #12]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	68fa      	ldr	r2, [r7, #12]
 8007404:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a21      	ldr	r2, [pc, #132]	@ (8007490 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d022      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007418:	d01d      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a1d      	ldr	r2, [pc, #116]	@ (8007494 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d018      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a1b      	ldr	r2, [pc, #108]	@ (8007498 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d013      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a1a      	ldr	r2, [pc, #104]	@ (800749c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d00e      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a18      	ldr	r2, [pc, #96]	@ (80074a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d009      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a17      	ldr	r2, [pc, #92]	@ (80074a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d004      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a15      	ldr	r2, [pc, #84]	@ (80074a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d10c      	bne.n	8007470 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800745c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	68ba      	ldr	r2, [r7, #8]
 8007464:	4313      	orrs	r3, r2
 8007466:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	40010000 	.word	0x40010000
 8007494:	40000400 	.word	0x40000400
 8007498:	40000800 	.word	0x40000800
 800749c:	40000c00 	.word	0x40000c00
 80074a0:	40010400 	.word	0x40010400
 80074a4:	40014000 	.word	0x40014000
 80074a8:	40001800 	.word	0x40001800

080074ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b083      	sub	sp, #12
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074b4:	bf00      	nop
 80074b6:	370c      	adds	r7, #12
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074c0:	b480      	push	{r7}
 80074c2:	b083      	sub	sp, #12
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074c8:	bf00      	nop
 80074ca:	370c      	adds	r7, #12
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <siprintf>:
 80074d4:	b40e      	push	{r1, r2, r3}
 80074d6:	b500      	push	{lr}
 80074d8:	b09c      	sub	sp, #112	@ 0x70
 80074da:	ab1d      	add	r3, sp, #116	@ 0x74
 80074dc:	9002      	str	r0, [sp, #8]
 80074de:	9006      	str	r0, [sp, #24]
 80074e0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80074e4:	4809      	ldr	r0, [pc, #36]	@ (800750c <siprintf+0x38>)
 80074e6:	9107      	str	r1, [sp, #28]
 80074e8:	9104      	str	r1, [sp, #16]
 80074ea:	4909      	ldr	r1, [pc, #36]	@ (8007510 <siprintf+0x3c>)
 80074ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80074f0:	9105      	str	r1, [sp, #20]
 80074f2:	6800      	ldr	r0, [r0, #0]
 80074f4:	9301      	str	r3, [sp, #4]
 80074f6:	a902      	add	r1, sp, #8
 80074f8:	f000 f994 	bl	8007824 <_svfiprintf_r>
 80074fc:	9b02      	ldr	r3, [sp, #8]
 80074fe:	2200      	movs	r2, #0
 8007500:	701a      	strb	r2, [r3, #0]
 8007502:	b01c      	add	sp, #112	@ 0x70
 8007504:	f85d eb04 	ldr.w	lr, [sp], #4
 8007508:	b003      	add	sp, #12
 800750a:	4770      	bx	lr
 800750c:	20000028 	.word	0x20000028
 8007510:	ffff0208 	.word	0xffff0208

08007514 <memset>:
 8007514:	4402      	add	r2, r0
 8007516:	4603      	mov	r3, r0
 8007518:	4293      	cmp	r3, r2
 800751a:	d100      	bne.n	800751e <memset+0xa>
 800751c:	4770      	bx	lr
 800751e:	f803 1b01 	strb.w	r1, [r3], #1
 8007522:	e7f9      	b.n	8007518 <memset+0x4>

08007524 <__errno>:
 8007524:	4b01      	ldr	r3, [pc, #4]	@ (800752c <__errno+0x8>)
 8007526:	6818      	ldr	r0, [r3, #0]
 8007528:	4770      	bx	lr
 800752a:	bf00      	nop
 800752c:	20000028 	.word	0x20000028

08007530 <__libc_init_array>:
 8007530:	b570      	push	{r4, r5, r6, lr}
 8007532:	4d0d      	ldr	r5, [pc, #52]	@ (8007568 <__libc_init_array+0x38>)
 8007534:	4c0d      	ldr	r4, [pc, #52]	@ (800756c <__libc_init_array+0x3c>)
 8007536:	1b64      	subs	r4, r4, r5
 8007538:	10a4      	asrs	r4, r4, #2
 800753a:	2600      	movs	r6, #0
 800753c:	42a6      	cmp	r6, r4
 800753e:	d109      	bne.n	8007554 <__libc_init_array+0x24>
 8007540:	4d0b      	ldr	r5, [pc, #44]	@ (8007570 <__libc_init_array+0x40>)
 8007542:	4c0c      	ldr	r4, [pc, #48]	@ (8007574 <__libc_init_array+0x44>)
 8007544:	f000 fc66 	bl	8007e14 <_init>
 8007548:	1b64      	subs	r4, r4, r5
 800754a:	10a4      	asrs	r4, r4, #2
 800754c:	2600      	movs	r6, #0
 800754e:	42a6      	cmp	r6, r4
 8007550:	d105      	bne.n	800755e <__libc_init_array+0x2e>
 8007552:	bd70      	pop	{r4, r5, r6, pc}
 8007554:	f855 3b04 	ldr.w	r3, [r5], #4
 8007558:	4798      	blx	r3
 800755a:	3601      	adds	r6, #1
 800755c:	e7ee      	b.n	800753c <__libc_init_array+0xc>
 800755e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007562:	4798      	blx	r3
 8007564:	3601      	adds	r6, #1
 8007566:	e7f2      	b.n	800754e <__libc_init_array+0x1e>
 8007568:	08009980 	.word	0x08009980
 800756c:	08009980 	.word	0x08009980
 8007570:	08009980 	.word	0x08009980
 8007574:	08009984 	.word	0x08009984

08007578 <__retarget_lock_acquire_recursive>:
 8007578:	4770      	bx	lr

0800757a <__retarget_lock_release_recursive>:
 800757a:	4770      	bx	lr

0800757c <_free_r>:
 800757c:	b538      	push	{r3, r4, r5, lr}
 800757e:	4605      	mov	r5, r0
 8007580:	2900      	cmp	r1, #0
 8007582:	d041      	beq.n	8007608 <_free_r+0x8c>
 8007584:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007588:	1f0c      	subs	r4, r1, #4
 800758a:	2b00      	cmp	r3, #0
 800758c:	bfb8      	it	lt
 800758e:	18e4      	addlt	r4, r4, r3
 8007590:	f000 f8e0 	bl	8007754 <__malloc_lock>
 8007594:	4a1d      	ldr	r2, [pc, #116]	@ (800760c <_free_r+0x90>)
 8007596:	6813      	ldr	r3, [r2, #0]
 8007598:	b933      	cbnz	r3, 80075a8 <_free_r+0x2c>
 800759a:	6063      	str	r3, [r4, #4]
 800759c:	6014      	str	r4, [r2, #0]
 800759e:	4628      	mov	r0, r5
 80075a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075a4:	f000 b8dc 	b.w	8007760 <__malloc_unlock>
 80075a8:	42a3      	cmp	r3, r4
 80075aa:	d908      	bls.n	80075be <_free_r+0x42>
 80075ac:	6820      	ldr	r0, [r4, #0]
 80075ae:	1821      	adds	r1, r4, r0
 80075b0:	428b      	cmp	r3, r1
 80075b2:	bf01      	itttt	eq
 80075b4:	6819      	ldreq	r1, [r3, #0]
 80075b6:	685b      	ldreq	r3, [r3, #4]
 80075b8:	1809      	addeq	r1, r1, r0
 80075ba:	6021      	streq	r1, [r4, #0]
 80075bc:	e7ed      	b.n	800759a <_free_r+0x1e>
 80075be:	461a      	mov	r2, r3
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	b10b      	cbz	r3, 80075c8 <_free_r+0x4c>
 80075c4:	42a3      	cmp	r3, r4
 80075c6:	d9fa      	bls.n	80075be <_free_r+0x42>
 80075c8:	6811      	ldr	r1, [r2, #0]
 80075ca:	1850      	adds	r0, r2, r1
 80075cc:	42a0      	cmp	r0, r4
 80075ce:	d10b      	bne.n	80075e8 <_free_r+0x6c>
 80075d0:	6820      	ldr	r0, [r4, #0]
 80075d2:	4401      	add	r1, r0
 80075d4:	1850      	adds	r0, r2, r1
 80075d6:	4283      	cmp	r3, r0
 80075d8:	6011      	str	r1, [r2, #0]
 80075da:	d1e0      	bne.n	800759e <_free_r+0x22>
 80075dc:	6818      	ldr	r0, [r3, #0]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	6053      	str	r3, [r2, #4]
 80075e2:	4408      	add	r0, r1
 80075e4:	6010      	str	r0, [r2, #0]
 80075e6:	e7da      	b.n	800759e <_free_r+0x22>
 80075e8:	d902      	bls.n	80075f0 <_free_r+0x74>
 80075ea:	230c      	movs	r3, #12
 80075ec:	602b      	str	r3, [r5, #0]
 80075ee:	e7d6      	b.n	800759e <_free_r+0x22>
 80075f0:	6820      	ldr	r0, [r4, #0]
 80075f2:	1821      	adds	r1, r4, r0
 80075f4:	428b      	cmp	r3, r1
 80075f6:	bf04      	itt	eq
 80075f8:	6819      	ldreq	r1, [r3, #0]
 80075fa:	685b      	ldreq	r3, [r3, #4]
 80075fc:	6063      	str	r3, [r4, #4]
 80075fe:	bf04      	itt	eq
 8007600:	1809      	addeq	r1, r1, r0
 8007602:	6021      	streq	r1, [r4, #0]
 8007604:	6054      	str	r4, [r2, #4]
 8007606:	e7ca      	b.n	800759e <_free_r+0x22>
 8007608:	bd38      	pop	{r3, r4, r5, pc}
 800760a:	bf00      	nop
 800760c:	20025d5c 	.word	0x20025d5c

08007610 <sbrk_aligned>:
 8007610:	b570      	push	{r4, r5, r6, lr}
 8007612:	4e0f      	ldr	r6, [pc, #60]	@ (8007650 <sbrk_aligned+0x40>)
 8007614:	460c      	mov	r4, r1
 8007616:	6831      	ldr	r1, [r6, #0]
 8007618:	4605      	mov	r5, r0
 800761a:	b911      	cbnz	r1, 8007622 <sbrk_aligned+0x12>
 800761c:	f000 fba6 	bl	8007d6c <_sbrk_r>
 8007620:	6030      	str	r0, [r6, #0]
 8007622:	4621      	mov	r1, r4
 8007624:	4628      	mov	r0, r5
 8007626:	f000 fba1 	bl	8007d6c <_sbrk_r>
 800762a:	1c43      	adds	r3, r0, #1
 800762c:	d103      	bne.n	8007636 <sbrk_aligned+0x26>
 800762e:	f04f 34ff 	mov.w	r4, #4294967295
 8007632:	4620      	mov	r0, r4
 8007634:	bd70      	pop	{r4, r5, r6, pc}
 8007636:	1cc4      	adds	r4, r0, #3
 8007638:	f024 0403 	bic.w	r4, r4, #3
 800763c:	42a0      	cmp	r0, r4
 800763e:	d0f8      	beq.n	8007632 <sbrk_aligned+0x22>
 8007640:	1a21      	subs	r1, r4, r0
 8007642:	4628      	mov	r0, r5
 8007644:	f000 fb92 	bl	8007d6c <_sbrk_r>
 8007648:	3001      	adds	r0, #1
 800764a:	d1f2      	bne.n	8007632 <sbrk_aligned+0x22>
 800764c:	e7ef      	b.n	800762e <sbrk_aligned+0x1e>
 800764e:	bf00      	nop
 8007650:	20025d58 	.word	0x20025d58

08007654 <_malloc_r>:
 8007654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007658:	1ccd      	adds	r5, r1, #3
 800765a:	f025 0503 	bic.w	r5, r5, #3
 800765e:	3508      	adds	r5, #8
 8007660:	2d0c      	cmp	r5, #12
 8007662:	bf38      	it	cc
 8007664:	250c      	movcc	r5, #12
 8007666:	2d00      	cmp	r5, #0
 8007668:	4606      	mov	r6, r0
 800766a:	db01      	blt.n	8007670 <_malloc_r+0x1c>
 800766c:	42a9      	cmp	r1, r5
 800766e:	d904      	bls.n	800767a <_malloc_r+0x26>
 8007670:	230c      	movs	r3, #12
 8007672:	6033      	str	r3, [r6, #0]
 8007674:	2000      	movs	r0, #0
 8007676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800767a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007750 <_malloc_r+0xfc>
 800767e:	f000 f869 	bl	8007754 <__malloc_lock>
 8007682:	f8d8 3000 	ldr.w	r3, [r8]
 8007686:	461c      	mov	r4, r3
 8007688:	bb44      	cbnz	r4, 80076dc <_malloc_r+0x88>
 800768a:	4629      	mov	r1, r5
 800768c:	4630      	mov	r0, r6
 800768e:	f7ff ffbf 	bl	8007610 <sbrk_aligned>
 8007692:	1c43      	adds	r3, r0, #1
 8007694:	4604      	mov	r4, r0
 8007696:	d158      	bne.n	800774a <_malloc_r+0xf6>
 8007698:	f8d8 4000 	ldr.w	r4, [r8]
 800769c:	4627      	mov	r7, r4
 800769e:	2f00      	cmp	r7, #0
 80076a0:	d143      	bne.n	800772a <_malloc_r+0xd6>
 80076a2:	2c00      	cmp	r4, #0
 80076a4:	d04b      	beq.n	800773e <_malloc_r+0xea>
 80076a6:	6823      	ldr	r3, [r4, #0]
 80076a8:	4639      	mov	r1, r7
 80076aa:	4630      	mov	r0, r6
 80076ac:	eb04 0903 	add.w	r9, r4, r3
 80076b0:	f000 fb5c 	bl	8007d6c <_sbrk_r>
 80076b4:	4581      	cmp	r9, r0
 80076b6:	d142      	bne.n	800773e <_malloc_r+0xea>
 80076b8:	6821      	ldr	r1, [r4, #0]
 80076ba:	1a6d      	subs	r5, r5, r1
 80076bc:	4629      	mov	r1, r5
 80076be:	4630      	mov	r0, r6
 80076c0:	f7ff ffa6 	bl	8007610 <sbrk_aligned>
 80076c4:	3001      	adds	r0, #1
 80076c6:	d03a      	beq.n	800773e <_malloc_r+0xea>
 80076c8:	6823      	ldr	r3, [r4, #0]
 80076ca:	442b      	add	r3, r5
 80076cc:	6023      	str	r3, [r4, #0]
 80076ce:	f8d8 3000 	ldr.w	r3, [r8]
 80076d2:	685a      	ldr	r2, [r3, #4]
 80076d4:	bb62      	cbnz	r2, 8007730 <_malloc_r+0xdc>
 80076d6:	f8c8 7000 	str.w	r7, [r8]
 80076da:	e00f      	b.n	80076fc <_malloc_r+0xa8>
 80076dc:	6822      	ldr	r2, [r4, #0]
 80076de:	1b52      	subs	r2, r2, r5
 80076e0:	d420      	bmi.n	8007724 <_malloc_r+0xd0>
 80076e2:	2a0b      	cmp	r2, #11
 80076e4:	d917      	bls.n	8007716 <_malloc_r+0xc2>
 80076e6:	1961      	adds	r1, r4, r5
 80076e8:	42a3      	cmp	r3, r4
 80076ea:	6025      	str	r5, [r4, #0]
 80076ec:	bf18      	it	ne
 80076ee:	6059      	strne	r1, [r3, #4]
 80076f0:	6863      	ldr	r3, [r4, #4]
 80076f2:	bf08      	it	eq
 80076f4:	f8c8 1000 	streq.w	r1, [r8]
 80076f8:	5162      	str	r2, [r4, r5]
 80076fa:	604b      	str	r3, [r1, #4]
 80076fc:	4630      	mov	r0, r6
 80076fe:	f000 f82f 	bl	8007760 <__malloc_unlock>
 8007702:	f104 000b 	add.w	r0, r4, #11
 8007706:	1d23      	adds	r3, r4, #4
 8007708:	f020 0007 	bic.w	r0, r0, #7
 800770c:	1ac2      	subs	r2, r0, r3
 800770e:	bf1c      	itt	ne
 8007710:	1a1b      	subne	r3, r3, r0
 8007712:	50a3      	strne	r3, [r4, r2]
 8007714:	e7af      	b.n	8007676 <_malloc_r+0x22>
 8007716:	6862      	ldr	r2, [r4, #4]
 8007718:	42a3      	cmp	r3, r4
 800771a:	bf0c      	ite	eq
 800771c:	f8c8 2000 	streq.w	r2, [r8]
 8007720:	605a      	strne	r2, [r3, #4]
 8007722:	e7eb      	b.n	80076fc <_malloc_r+0xa8>
 8007724:	4623      	mov	r3, r4
 8007726:	6864      	ldr	r4, [r4, #4]
 8007728:	e7ae      	b.n	8007688 <_malloc_r+0x34>
 800772a:	463c      	mov	r4, r7
 800772c:	687f      	ldr	r7, [r7, #4]
 800772e:	e7b6      	b.n	800769e <_malloc_r+0x4a>
 8007730:	461a      	mov	r2, r3
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	42a3      	cmp	r3, r4
 8007736:	d1fb      	bne.n	8007730 <_malloc_r+0xdc>
 8007738:	2300      	movs	r3, #0
 800773a:	6053      	str	r3, [r2, #4]
 800773c:	e7de      	b.n	80076fc <_malloc_r+0xa8>
 800773e:	230c      	movs	r3, #12
 8007740:	6033      	str	r3, [r6, #0]
 8007742:	4630      	mov	r0, r6
 8007744:	f000 f80c 	bl	8007760 <__malloc_unlock>
 8007748:	e794      	b.n	8007674 <_malloc_r+0x20>
 800774a:	6005      	str	r5, [r0, #0]
 800774c:	e7d6      	b.n	80076fc <_malloc_r+0xa8>
 800774e:	bf00      	nop
 8007750:	20025d5c 	.word	0x20025d5c

08007754 <__malloc_lock>:
 8007754:	4801      	ldr	r0, [pc, #4]	@ (800775c <__malloc_lock+0x8>)
 8007756:	f7ff bf0f 	b.w	8007578 <__retarget_lock_acquire_recursive>
 800775a:	bf00      	nop
 800775c:	20025d54 	.word	0x20025d54

08007760 <__malloc_unlock>:
 8007760:	4801      	ldr	r0, [pc, #4]	@ (8007768 <__malloc_unlock+0x8>)
 8007762:	f7ff bf0a 	b.w	800757a <__retarget_lock_release_recursive>
 8007766:	bf00      	nop
 8007768:	20025d54 	.word	0x20025d54

0800776c <__ssputs_r>:
 800776c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007770:	688e      	ldr	r6, [r1, #8]
 8007772:	461f      	mov	r7, r3
 8007774:	42be      	cmp	r6, r7
 8007776:	680b      	ldr	r3, [r1, #0]
 8007778:	4682      	mov	sl, r0
 800777a:	460c      	mov	r4, r1
 800777c:	4690      	mov	r8, r2
 800777e:	d82d      	bhi.n	80077dc <__ssputs_r+0x70>
 8007780:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007784:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007788:	d026      	beq.n	80077d8 <__ssputs_r+0x6c>
 800778a:	6965      	ldr	r5, [r4, #20]
 800778c:	6909      	ldr	r1, [r1, #16]
 800778e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007792:	eba3 0901 	sub.w	r9, r3, r1
 8007796:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800779a:	1c7b      	adds	r3, r7, #1
 800779c:	444b      	add	r3, r9
 800779e:	106d      	asrs	r5, r5, #1
 80077a0:	429d      	cmp	r5, r3
 80077a2:	bf38      	it	cc
 80077a4:	461d      	movcc	r5, r3
 80077a6:	0553      	lsls	r3, r2, #21
 80077a8:	d527      	bpl.n	80077fa <__ssputs_r+0x8e>
 80077aa:	4629      	mov	r1, r5
 80077ac:	f7ff ff52 	bl	8007654 <_malloc_r>
 80077b0:	4606      	mov	r6, r0
 80077b2:	b360      	cbz	r0, 800780e <__ssputs_r+0xa2>
 80077b4:	6921      	ldr	r1, [r4, #16]
 80077b6:	464a      	mov	r2, r9
 80077b8:	f000 fae8 	bl	8007d8c <memcpy>
 80077bc:	89a3      	ldrh	r3, [r4, #12]
 80077be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80077c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077c6:	81a3      	strh	r3, [r4, #12]
 80077c8:	6126      	str	r6, [r4, #16]
 80077ca:	6165      	str	r5, [r4, #20]
 80077cc:	444e      	add	r6, r9
 80077ce:	eba5 0509 	sub.w	r5, r5, r9
 80077d2:	6026      	str	r6, [r4, #0]
 80077d4:	60a5      	str	r5, [r4, #8]
 80077d6:	463e      	mov	r6, r7
 80077d8:	42be      	cmp	r6, r7
 80077da:	d900      	bls.n	80077de <__ssputs_r+0x72>
 80077dc:	463e      	mov	r6, r7
 80077de:	6820      	ldr	r0, [r4, #0]
 80077e0:	4632      	mov	r2, r6
 80077e2:	4641      	mov	r1, r8
 80077e4:	f000 faa8 	bl	8007d38 <memmove>
 80077e8:	68a3      	ldr	r3, [r4, #8]
 80077ea:	1b9b      	subs	r3, r3, r6
 80077ec:	60a3      	str	r3, [r4, #8]
 80077ee:	6823      	ldr	r3, [r4, #0]
 80077f0:	4433      	add	r3, r6
 80077f2:	6023      	str	r3, [r4, #0]
 80077f4:	2000      	movs	r0, #0
 80077f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077fa:	462a      	mov	r2, r5
 80077fc:	f000 fad4 	bl	8007da8 <_realloc_r>
 8007800:	4606      	mov	r6, r0
 8007802:	2800      	cmp	r0, #0
 8007804:	d1e0      	bne.n	80077c8 <__ssputs_r+0x5c>
 8007806:	6921      	ldr	r1, [r4, #16]
 8007808:	4650      	mov	r0, sl
 800780a:	f7ff feb7 	bl	800757c <_free_r>
 800780e:	230c      	movs	r3, #12
 8007810:	f8ca 3000 	str.w	r3, [sl]
 8007814:	89a3      	ldrh	r3, [r4, #12]
 8007816:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800781a:	81a3      	strh	r3, [r4, #12]
 800781c:	f04f 30ff 	mov.w	r0, #4294967295
 8007820:	e7e9      	b.n	80077f6 <__ssputs_r+0x8a>
	...

08007824 <_svfiprintf_r>:
 8007824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007828:	4698      	mov	r8, r3
 800782a:	898b      	ldrh	r3, [r1, #12]
 800782c:	061b      	lsls	r3, r3, #24
 800782e:	b09d      	sub	sp, #116	@ 0x74
 8007830:	4607      	mov	r7, r0
 8007832:	460d      	mov	r5, r1
 8007834:	4614      	mov	r4, r2
 8007836:	d510      	bpl.n	800785a <_svfiprintf_r+0x36>
 8007838:	690b      	ldr	r3, [r1, #16]
 800783a:	b973      	cbnz	r3, 800785a <_svfiprintf_r+0x36>
 800783c:	2140      	movs	r1, #64	@ 0x40
 800783e:	f7ff ff09 	bl	8007654 <_malloc_r>
 8007842:	6028      	str	r0, [r5, #0]
 8007844:	6128      	str	r0, [r5, #16]
 8007846:	b930      	cbnz	r0, 8007856 <_svfiprintf_r+0x32>
 8007848:	230c      	movs	r3, #12
 800784a:	603b      	str	r3, [r7, #0]
 800784c:	f04f 30ff 	mov.w	r0, #4294967295
 8007850:	b01d      	add	sp, #116	@ 0x74
 8007852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007856:	2340      	movs	r3, #64	@ 0x40
 8007858:	616b      	str	r3, [r5, #20]
 800785a:	2300      	movs	r3, #0
 800785c:	9309      	str	r3, [sp, #36]	@ 0x24
 800785e:	2320      	movs	r3, #32
 8007860:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007864:	f8cd 800c 	str.w	r8, [sp, #12]
 8007868:	2330      	movs	r3, #48	@ 0x30
 800786a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007a08 <_svfiprintf_r+0x1e4>
 800786e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007872:	f04f 0901 	mov.w	r9, #1
 8007876:	4623      	mov	r3, r4
 8007878:	469a      	mov	sl, r3
 800787a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800787e:	b10a      	cbz	r2, 8007884 <_svfiprintf_r+0x60>
 8007880:	2a25      	cmp	r2, #37	@ 0x25
 8007882:	d1f9      	bne.n	8007878 <_svfiprintf_r+0x54>
 8007884:	ebba 0b04 	subs.w	fp, sl, r4
 8007888:	d00b      	beq.n	80078a2 <_svfiprintf_r+0x7e>
 800788a:	465b      	mov	r3, fp
 800788c:	4622      	mov	r2, r4
 800788e:	4629      	mov	r1, r5
 8007890:	4638      	mov	r0, r7
 8007892:	f7ff ff6b 	bl	800776c <__ssputs_r>
 8007896:	3001      	adds	r0, #1
 8007898:	f000 80a7 	beq.w	80079ea <_svfiprintf_r+0x1c6>
 800789c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800789e:	445a      	add	r2, fp
 80078a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80078a2:	f89a 3000 	ldrb.w	r3, [sl]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	f000 809f 	beq.w	80079ea <_svfiprintf_r+0x1c6>
 80078ac:	2300      	movs	r3, #0
 80078ae:	f04f 32ff 	mov.w	r2, #4294967295
 80078b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078b6:	f10a 0a01 	add.w	sl, sl, #1
 80078ba:	9304      	str	r3, [sp, #16]
 80078bc:	9307      	str	r3, [sp, #28]
 80078be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80078c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80078c4:	4654      	mov	r4, sl
 80078c6:	2205      	movs	r2, #5
 80078c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078cc:	484e      	ldr	r0, [pc, #312]	@ (8007a08 <_svfiprintf_r+0x1e4>)
 80078ce:	f7f8 fc97 	bl	8000200 <memchr>
 80078d2:	9a04      	ldr	r2, [sp, #16]
 80078d4:	b9d8      	cbnz	r0, 800790e <_svfiprintf_r+0xea>
 80078d6:	06d0      	lsls	r0, r2, #27
 80078d8:	bf44      	itt	mi
 80078da:	2320      	movmi	r3, #32
 80078dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078e0:	0711      	lsls	r1, r2, #28
 80078e2:	bf44      	itt	mi
 80078e4:	232b      	movmi	r3, #43	@ 0x2b
 80078e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078ea:	f89a 3000 	ldrb.w	r3, [sl]
 80078ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80078f0:	d015      	beq.n	800791e <_svfiprintf_r+0xfa>
 80078f2:	9a07      	ldr	r2, [sp, #28]
 80078f4:	4654      	mov	r4, sl
 80078f6:	2000      	movs	r0, #0
 80078f8:	f04f 0c0a 	mov.w	ip, #10
 80078fc:	4621      	mov	r1, r4
 80078fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007902:	3b30      	subs	r3, #48	@ 0x30
 8007904:	2b09      	cmp	r3, #9
 8007906:	d94b      	bls.n	80079a0 <_svfiprintf_r+0x17c>
 8007908:	b1b0      	cbz	r0, 8007938 <_svfiprintf_r+0x114>
 800790a:	9207      	str	r2, [sp, #28]
 800790c:	e014      	b.n	8007938 <_svfiprintf_r+0x114>
 800790e:	eba0 0308 	sub.w	r3, r0, r8
 8007912:	fa09 f303 	lsl.w	r3, r9, r3
 8007916:	4313      	orrs	r3, r2
 8007918:	9304      	str	r3, [sp, #16]
 800791a:	46a2      	mov	sl, r4
 800791c:	e7d2      	b.n	80078c4 <_svfiprintf_r+0xa0>
 800791e:	9b03      	ldr	r3, [sp, #12]
 8007920:	1d19      	adds	r1, r3, #4
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	9103      	str	r1, [sp, #12]
 8007926:	2b00      	cmp	r3, #0
 8007928:	bfbb      	ittet	lt
 800792a:	425b      	neglt	r3, r3
 800792c:	f042 0202 	orrlt.w	r2, r2, #2
 8007930:	9307      	strge	r3, [sp, #28]
 8007932:	9307      	strlt	r3, [sp, #28]
 8007934:	bfb8      	it	lt
 8007936:	9204      	strlt	r2, [sp, #16]
 8007938:	7823      	ldrb	r3, [r4, #0]
 800793a:	2b2e      	cmp	r3, #46	@ 0x2e
 800793c:	d10a      	bne.n	8007954 <_svfiprintf_r+0x130>
 800793e:	7863      	ldrb	r3, [r4, #1]
 8007940:	2b2a      	cmp	r3, #42	@ 0x2a
 8007942:	d132      	bne.n	80079aa <_svfiprintf_r+0x186>
 8007944:	9b03      	ldr	r3, [sp, #12]
 8007946:	1d1a      	adds	r2, r3, #4
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	9203      	str	r2, [sp, #12]
 800794c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007950:	3402      	adds	r4, #2
 8007952:	9305      	str	r3, [sp, #20]
 8007954:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007a18 <_svfiprintf_r+0x1f4>
 8007958:	7821      	ldrb	r1, [r4, #0]
 800795a:	2203      	movs	r2, #3
 800795c:	4650      	mov	r0, sl
 800795e:	f7f8 fc4f 	bl	8000200 <memchr>
 8007962:	b138      	cbz	r0, 8007974 <_svfiprintf_r+0x150>
 8007964:	9b04      	ldr	r3, [sp, #16]
 8007966:	eba0 000a 	sub.w	r0, r0, sl
 800796a:	2240      	movs	r2, #64	@ 0x40
 800796c:	4082      	lsls	r2, r0
 800796e:	4313      	orrs	r3, r2
 8007970:	3401      	adds	r4, #1
 8007972:	9304      	str	r3, [sp, #16]
 8007974:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007978:	4824      	ldr	r0, [pc, #144]	@ (8007a0c <_svfiprintf_r+0x1e8>)
 800797a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800797e:	2206      	movs	r2, #6
 8007980:	f7f8 fc3e 	bl	8000200 <memchr>
 8007984:	2800      	cmp	r0, #0
 8007986:	d036      	beq.n	80079f6 <_svfiprintf_r+0x1d2>
 8007988:	4b21      	ldr	r3, [pc, #132]	@ (8007a10 <_svfiprintf_r+0x1ec>)
 800798a:	bb1b      	cbnz	r3, 80079d4 <_svfiprintf_r+0x1b0>
 800798c:	9b03      	ldr	r3, [sp, #12]
 800798e:	3307      	adds	r3, #7
 8007990:	f023 0307 	bic.w	r3, r3, #7
 8007994:	3308      	adds	r3, #8
 8007996:	9303      	str	r3, [sp, #12]
 8007998:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800799a:	4433      	add	r3, r6
 800799c:	9309      	str	r3, [sp, #36]	@ 0x24
 800799e:	e76a      	b.n	8007876 <_svfiprintf_r+0x52>
 80079a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80079a4:	460c      	mov	r4, r1
 80079a6:	2001      	movs	r0, #1
 80079a8:	e7a8      	b.n	80078fc <_svfiprintf_r+0xd8>
 80079aa:	2300      	movs	r3, #0
 80079ac:	3401      	adds	r4, #1
 80079ae:	9305      	str	r3, [sp, #20]
 80079b0:	4619      	mov	r1, r3
 80079b2:	f04f 0c0a 	mov.w	ip, #10
 80079b6:	4620      	mov	r0, r4
 80079b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079bc:	3a30      	subs	r2, #48	@ 0x30
 80079be:	2a09      	cmp	r2, #9
 80079c0:	d903      	bls.n	80079ca <_svfiprintf_r+0x1a6>
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d0c6      	beq.n	8007954 <_svfiprintf_r+0x130>
 80079c6:	9105      	str	r1, [sp, #20]
 80079c8:	e7c4      	b.n	8007954 <_svfiprintf_r+0x130>
 80079ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80079ce:	4604      	mov	r4, r0
 80079d0:	2301      	movs	r3, #1
 80079d2:	e7f0      	b.n	80079b6 <_svfiprintf_r+0x192>
 80079d4:	ab03      	add	r3, sp, #12
 80079d6:	9300      	str	r3, [sp, #0]
 80079d8:	462a      	mov	r2, r5
 80079da:	4b0e      	ldr	r3, [pc, #56]	@ (8007a14 <_svfiprintf_r+0x1f0>)
 80079dc:	a904      	add	r1, sp, #16
 80079de:	4638      	mov	r0, r7
 80079e0:	f3af 8000 	nop.w
 80079e4:	1c42      	adds	r2, r0, #1
 80079e6:	4606      	mov	r6, r0
 80079e8:	d1d6      	bne.n	8007998 <_svfiprintf_r+0x174>
 80079ea:	89ab      	ldrh	r3, [r5, #12]
 80079ec:	065b      	lsls	r3, r3, #25
 80079ee:	f53f af2d 	bmi.w	800784c <_svfiprintf_r+0x28>
 80079f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079f4:	e72c      	b.n	8007850 <_svfiprintf_r+0x2c>
 80079f6:	ab03      	add	r3, sp, #12
 80079f8:	9300      	str	r3, [sp, #0]
 80079fa:	462a      	mov	r2, r5
 80079fc:	4b05      	ldr	r3, [pc, #20]	@ (8007a14 <_svfiprintf_r+0x1f0>)
 80079fe:	a904      	add	r1, sp, #16
 8007a00:	4638      	mov	r0, r7
 8007a02:	f000 f879 	bl	8007af8 <_printf_i>
 8007a06:	e7ed      	b.n	80079e4 <_svfiprintf_r+0x1c0>
 8007a08:	08009944 	.word	0x08009944
 8007a0c:	0800994e 	.word	0x0800994e
 8007a10:	00000000 	.word	0x00000000
 8007a14:	0800776d 	.word	0x0800776d
 8007a18:	0800994a 	.word	0x0800994a

08007a1c <_printf_common>:
 8007a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a20:	4616      	mov	r6, r2
 8007a22:	4698      	mov	r8, r3
 8007a24:	688a      	ldr	r2, [r1, #8]
 8007a26:	690b      	ldr	r3, [r1, #16]
 8007a28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	bfb8      	it	lt
 8007a30:	4613      	movlt	r3, r2
 8007a32:	6033      	str	r3, [r6, #0]
 8007a34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a38:	4607      	mov	r7, r0
 8007a3a:	460c      	mov	r4, r1
 8007a3c:	b10a      	cbz	r2, 8007a42 <_printf_common+0x26>
 8007a3e:	3301      	adds	r3, #1
 8007a40:	6033      	str	r3, [r6, #0]
 8007a42:	6823      	ldr	r3, [r4, #0]
 8007a44:	0699      	lsls	r1, r3, #26
 8007a46:	bf42      	ittt	mi
 8007a48:	6833      	ldrmi	r3, [r6, #0]
 8007a4a:	3302      	addmi	r3, #2
 8007a4c:	6033      	strmi	r3, [r6, #0]
 8007a4e:	6825      	ldr	r5, [r4, #0]
 8007a50:	f015 0506 	ands.w	r5, r5, #6
 8007a54:	d106      	bne.n	8007a64 <_printf_common+0x48>
 8007a56:	f104 0a19 	add.w	sl, r4, #25
 8007a5a:	68e3      	ldr	r3, [r4, #12]
 8007a5c:	6832      	ldr	r2, [r6, #0]
 8007a5e:	1a9b      	subs	r3, r3, r2
 8007a60:	42ab      	cmp	r3, r5
 8007a62:	dc26      	bgt.n	8007ab2 <_printf_common+0x96>
 8007a64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a68:	6822      	ldr	r2, [r4, #0]
 8007a6a:	3b00      	subs	r3, #0
 8007a6c:	bf18      	it	ne
 8007a6e:	2301      	movne	r3, #1
 8007a70:	0692      	lsls	r2, r2, #26
 8007a72:	d42b      	bmi.n	8007acc <_printf_common+0xb0>
 8007a74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a78:	4641      	mov	r1, r8
 8007a7a:	4638      	mov	r0, r7
 8007a7c:	47c8      	blx	r9
 8007a7e:	3001      	adds	r0, #1
 8007a80:	d01e      	beq.n	8007ac0 <_printf_common+0xa4>
 8007a82:	6823      	ldr	r3, [r4, #0]
 8007a84:	6922      	ldr	r2, [r4, #16]
 8007a86:	f003 0306 	and.w	r3, r3, #6
 8007a8a:	2b04      	cmp	r3, #4
 8007a8c:	bf02      	ittt	eq
 8007a8e:	68e5      	ldreq	r5, [r4, #12]
 8007a90:	6833      	ldreq	r3, [r6, #0]
 8007a92:	1aed      	subeq	r5, r5, r3
 8007a94:	68a3      	ldr	r3, [r4, #8]
 8007a96:	bf0c      	ite	eq
 8007a98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a9c:	2500      	movne	r5, #0
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	bfc4      	itt	gt
 8007aa2:	1a9b      	subgt	r3, r3, r2
 8007aa4:	18ed      	addgt	r5, r5, r3
 8007aa6:	2600      	movs	r6, #0
 8007aa8:	341a      	adds	r4, #26
 8007aaa:	42b5      	cmp	r5, r6
 8007aac:	d11a      	bne.n	8007ae4 <_printf_common+0xc8>
 8007aae:	2000      	movs	r0, #0
 8007ab0:	e008      	b.n	8007ac4 <_printf_common+0xa8>
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	4652      	mov	r2, sl
 8007ab6:	4641      	mov	r1, r8
 8007ab8:	4638      	mov	r0, r7
 8007aba:	47c8      	blx	r9
 8007abc:	3001      	adds	r0, #1
 8007abe:	d103      	bne.n	8007ac8 <_printf_common+0xac>
 8007ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ac8:	3501      	adds	r5, #1
 8007aca:	e7c6      	b.n	8007a5a <_printf_common+0x3e>
 8007acc:	18e1      	adds	r1, r4, r3
 8007ace:	1c5a      	adds	r2, r3, #1
 8007ad0:	2030      	movs	r0, #48	@ 0x30
 8007ad2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007ad6:	4422      	add	r2, r4
 8007ad8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007adc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007ae0:	3302      	adds	r3, #2
 8007ae2:	e7c7      	b.n	8007a74 <_printf_common+0x58>
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	4622      	mov	r2, r4
 8007ae8:	4641      	mov	r1, r8
 8007aea:	4638      	mov	r0, r7
 8007aec:	47c8      	blx	r9
 8007aee:	3001      	adds	r0, #1
 8007af0:	d0e6      	beq.n	8007ac0 <_printf_common+0xa4>
 8007af2:	3601      	adds	r6, #1
 8007af4:	e7d9      	b.n	8007aaa <_printf_common+0x8e>
	...

08007af8 <_printf_i>:
 8007af8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007afc:	7e0f      	ldrb	r7, [r1, #24]
 8007afe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b00:	2f78      	cmp	r7, #120	@ 0x78
 8007b02:	4691      	mov	r9, r2
 8007b04:	4680      	mov	r8, r0
 8007b06:	460c      	mov	r4, r1
 8007b08:	469a      	mov	sl, r3
 8007b0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b0e:	d807      	bhi.n	8007b20 <_printf_i+0x28>
 8007b10:	2f62      	cmp	r7, #98	@ 0x62
 8007b12:	d80a      	bhi.n	8007b2a <_printf_i+0x32>
 8007b14:	2f00      	cmp	r7, #0
 8007b16:	f000 80d2 	beq.w	8007cbe <_printf_i+0x1c6>
 8007b1a:	2f58      	cmp	r7, #88	@ 0x58
 8007b1c:	f000 80b9 	beq.w	8007c92 <_printf_i+0x19a>
 8007b20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b28:	e03a      	b.n	8007ba0 <_printf_i+0xa8>
 8007b2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b2e:	2b15      	cmp	r3, #21
 8007b30:	d8f6      	bhi.n	8007b20 <_printf_i+0x28>
 8007b32:	a101      	add	r1, pc, #4	@ (adr r1, 8007b38 <_printf_i+0x40>)
 8007b34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b38:	08007b91 	.word	0x08007b91
 8007b3c:	08007ba5 	.word	0x08007ba5
 8007b40:	08007b21 	.word	0x08007b21
 8007b44:	08007b21 	.word	0x08007b21
 8007b48:	08007b21 	.word	0x08007b21
 8007b4c:	08007b21 	.word	0x08007b21
 8007b50:	08007ba5 	.word	0x08007ba5
 8007b54:	08007b21 	.word	0x08007b21
 8007b58:	08007b21 	.word	0x08007b21
 8007b5c:	08007b21 	.word	0x08007b21
 8007b60:	08007b21 	.word	0x08007b21
 8007b64:	08007ca5 	.word	0x08007ca5
 8007b68:	08007bcf 	.word	0x08007bcf
 8007b6c:	08007c5f 	.word	0x08007c5f
 8007b70:	08007b21 	.word	0x08007b21
 8007b74:	08007b21 	.word	0x08007b21
 8007b78:	08007cc7 	.word	0x08007cc7
 8007b7c:	08007b21 	.word	0x08007b21
 8007b80:	08007bcf 	.word	0x08007bcf
 8007b84:	08007b21 	.word	0x08007b21
 8007b88:	08007b21 	.word	0x08007b21
 8007b8c:	08007c67 	.word	0x08007c67
 8007b90:	6833      	ldr	r3, [r6, #0]
 8007b92:	1d1a      	adds	r2, r3, #4
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	6032      	str	r2, [r6, #0]
 8007b98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	e09d      	b.n	8007ce0 <_printf_i+0x1e8>
 8007ba4:	6833      	ldr	r3, [r6, #0]
 8007ba6:	6820      	ldr	r0, [r4, #0]
 8007ba8:	1d19      	adds	r1, r3, #4
 8007baa:	6031      	str	r1, [r6, #0]
 8007bac:	0606      	lsls	r6, r0, #24
 8007bae:	d501      	bpl.n	8007bb4 <_printf_i+0xbc>
 8007bb0:	681d      	ldr	r5, [r3, #0]
 8007bb2:	e003      	b.n	8007bbc <_printf_i+0xc4>
 8007bb4:	0645      	lsls	r5, r0, #25
 8007bb6:	d5fb      	bpl.n	8007bb0 <_printf_i+0xb8>
 8007bb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007bbc:	2d00      	cmp	r5, #0
 8007bbe:	da03      	bge.n	8007bc8 <_printf_i+0xd0>
 8007bc0:	232d      	movs	r3, #45	@ 0x2d
 8007bc2:	426d      	negs	r5, r5
 8007bc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bc8:	4859      	ldr	r0, [pc, #356]	@ (8007d30 <_printf_i+0x238>)
 8007bca:	230a      	movs	r3, #10
 8007bcc:	e011      	b.n	8007bf2 <_printf_i+0xfa>
 8007bce:	6821      	ldr	r1, [r4, #0]
 8007bd0:	6833      	ldr	r3, [r6, #0]
 8007bd2:	0608      	lsls	r0, r1, #24
 8007bd4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007bd8:	d402      	bmi.n	8007be0 <_printf_i+0xe8>
 8007bda:	0649      	lsls	r1, r1, #25
 8007bdc:	bf48      	it	mi
 8007bde:	b2ad      	uxthmi	r5, r5
 8007be0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007be2:	4853      	ldr	r0, [pc, #332]	@ (8007d30 <_printf_i+0x238>)
 8007be4:	6033      	str	r3, [r6, #0]
 8007be6:	bf14      	ite	ne
 8007be8:	230a      	movne	r3, #10
 8007bea:	2308      	moveq	r3, #8
 8007bec:	2100      	movs	r1, #0
 8007bee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007bf2:	6866      	ldr	r6, [r4, #4]
 8007bf4:	60a6      	str	r6, [r4, #8]
 8007bf6:	2e00      	cmp	r6, #0
 8007bf8:	bfa2      	ittt	ge
 8007bfa:	6821      	ldrge	r1, [r4, #0]
 8007bfc:	f021 0104 	bicge.w	r1, r1, #4
 8007c00:	6021      	strge	r1, [r4, #0]
 8007c02:	b90d      	cbnz	r5, 8007c08 <_printf_i+0x110>
 8007c04:	2e00      	cmp	r6, #0
 8007c06:	d04b      	beq.n	8007ca0 <_printf_i+0x1a8>
 8007c08:	4616      	mov	r6, r2
 8007c0a:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c0e:	fb03 5711 	mls	r7, r3, r1, r5
 8007c12:	5dc7      	ldrb	r7, [r0, r7]
 8007c14:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c18:	462f      	mov	r7, r5
 8007c1a:	42bb      	cmp	r3, r7
 8007c1c:	460d      	mov	r5, r1
 8007c1e:	d9f4      	bls.n	8007c0a <_printf_i+0x112>
 8007c20:	2b08      	cmp	r3, #8
 8007c22:	d10b      	bne.n	8007c3c <_printf_i+0x144>
 8007c24:	6823      	ldr	r3, [r4, #0]
 8007c26:	07df      	lsls	r7, r3, #31
 8007c28:	d508      	bpl.n	8007c3c <_printf_i+0x144>
 8007c2a:	6923      	ldr	r3, [r4, #16]
 8007c2c:	6861      	ldr	r1, [r4, #4]
 8007c2e:	4299      	cmp	r1, r3
 8007c30:	bfde      	ittt	le
 8007c32:	2330      	movle	r3, #48	@ 0x30
 8007c34:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c38:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c3c:	1b92      	subs	r2, r2, r6
 8007c3e:	6122      	str	r2, [r4, #16]
 8007c40:	f8cd a000 	str.w	sl, [sp]
 8007c44:	464b      	mov	r3, r9
 8007c46:	aa03      	add	r2, sp, #12
 8007c48:	4621      	mov	r1, r4
 8007c4a:	4640      	mov	r0, r8
 8007c4c:	f7ff fee6 	bl	8007a1c <_printf_common>
 8007c50:	3001      	adds	r0, #1
 8007c52:	d14a      	bne.n	8007cea <_printf_i+0x1f2>
 8007c54:	f04f 30ff 	mov.w	r0, #4294967295
 8007c58:	b004      	add	sp, #16
 8007c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c5e:	6823      	ldr	r3, [r4, #0]
 8007c60:	f043 0320 	orr.w	r3, r3, #32
 8007c64:	6023      	str	r3, [r4, #0]
 8007c66:	4833      	ldr	r0, [pc, #204]	@ (8007d34 <_printf_i+0x23c>)
 8007c68:	2778      	movs	r7, #120	@ 0x78
 8007c6a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c6e:	6823      	ldr	r3, [r4, #0]
 8007c70:	6831      	ldr	r1, [r6, #0]
 8007c72:	061f      	lsls	r7, r3, #24
 8007c74:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c78:	d402      	bmi.n	8007c80 <_printf_i+0x188>
 8007c7a:	065f      	lsls	r7, r3, #25
 8007c7c:	bf48      	it	mi
 8007c7e:	b2ad      	uxthmi	r5, r5
 8007c80:	6031      	str	r1, [r6, #0]
 8007c82:	07d9      	lsls	r1, r3, #31
 8007c84:	bf44      	itt	mi
 8007c86:	f043 0320 	orrmi.w	r3, r3, #32
 8007c8a:	6023      	strmi	r3, [r4, #0]
 8007c8c:	b11d      	cbz	r5, 8007c96 <_printf_i+0x19e>
 8007c8e:	2310      	movs	r3, #16
 8007c90:	e7ac      	b.n	8007bec <_printf_i+0xf4>
 8007c92:	4827      	ldr	r0, [pc, #156]	@ (8007d30 <_printf_i+0x238>)
 8007c94:	e7e9      	b.n	8007c6a <_printf_i+0x172>
 8007c96:	6823      	ldr	r3, [r4, #0]
 8007c98:	f023 0320 	bic.w	r3, r3, #32
 8007c9c:	6023      	str	r3, [r4, #0]
 8007c9e:	e7f6      	b.n	8007c8e <_printf_i+0x196>
 8007ca0:	4616      	mov	r6, r2
 8007ca2:	e7bd      	b.n	8007c20 <_printf_i+0x128>
 8007ca4:	6833      	ldr	r3, [r6, #0]
 8007ca6:	6825      	ldr	r5, [r4, #0]
 8007ca8:	6961      	ldr	r1, [r4, #20]
 8007caa:	1d18      	adds	r0, r3, #4
 8007cac:	6030      	str	r0, [r6, #0]
 8007cae:	062e      	lsls	r6, r5, #24
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	d501      	bpl.n	8007cb8 <_printf_i+0x1c0>
 8007cb4:	6019      	str	r1, [r3, #0]
 8007cb6:	e002      	b.n	8007cbe <_printf_i+0x1c6>
 8007cb8:	0668      	lsls	r0, r5, #25
 8007cba:	d5fb      	bpl.n	8007cb4 <_printf_i+0x1bc>
 8007cbc:	8019      	strh	r1, [r3, #0]
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	6123      	str	r3, [r4, #16]
 8007cc2:	4616      	mov	r6, r2
 8007cc4:	e7bc      	b.n	8007c40 <_printf_i+0x148>
 8007cc6:	6833      	ldr	r3, [r6, #0]
 8007cc8:	1d1a      	adds	r2, r3, #4
 8007cca:	6032      	str	r2, [r6, #0]
 8007ccc:	681e      	ldr	r6, [r3, #0]
 8007cce:	6862      	ldr	r2, [r4, #4]
 8007cd0:	2100      	movs	r1, #0
 8007cd2:	4630      	mov	r0, r6
 8007cd4:	f7f8 fa94 	bl	8000200 <memchr>
 8007cd8:	b108      	cbz	r0, 8007cde <_printf_i+0x1e6>
 8007cda:	1b80      	subs	r0, r0, r6
 8007cdc:	6060      	str	r0, [r4, #4]
 8007cde:	6863      	ldr	r3, [r4, #4]
 8007ce0:	6123      	str	r3, [r4, #16]
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ce8:	e7aa      	b.n	8007c40 <_printf_i+0x148>
 8007cea:	6923      	ldr	r3, [r4, #16]
 8007cec:	4632      	mov	r2, r6
 8007cee:	4649      	mov	r1, r9
 8007cf0:	4640      	mov	r0, r8
 8007cf2:	47d0      	blx	sl
 8007cf4:	3001      	adds	r0, #1
 8007cf6:	d0ad      	beq.n	8007c54 <_printf_i+0x15c>
 8007cf8:	6823      	ldr	r3, [r4, #0]
 8007cfa:	079b      	lsls	r3, r3, #30
 8007cfc:	d413      	bmi.n	8007d26 <_printf_i+0x22e>
 8007cfe:	68e0      	ldr	r0, [r4, #12]
 8007d00:	9b03      	ldr	r3, [sp, #12]
 8007d02:	4298      	cmp	r0, r3
 8007d04:	bfb8      	it	lt
 8007d06:	4618      	movlt	r0, r3
 8007d08:	e7a6      	b.n	8007c58 <_printf_i+0x160>
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	4632      	mov	r2, r6
 8007d0e:	4649      	mov	r1, r9
 8007d10:	4640      	mov	r0, r8
 8007d12:	47d0      	blx	sl
 8007d14:	3001      	adds	r0, #1
 8007d16:	d09d      	beq.n	8007c54 <_printf_i+0x15c>
 8007d18:	3501      	adds	r5, #1
 8007d1a:	68e3      	ldr	r3, [r4, #12]
 8007d1c:	9903      	ldr	r1, [sp, #12]
 8007d1e:	1a5b      	subs	r3, r3, r1
 8007d20:	42ab      	cmp	r3, r5
 8007d22:	dcf2      	bgt.n	8007d0a <_printf_i+0x212>
 8007d24:	e7eb      	b.n	8007cfe <_printf_i+0x206>
 8007d26:	2500      	movs	r5, #0
 8007d28:	f104 0619 	add.w	r6, r4, #25
 8007d2c:	e7f5      	b.n	8007d1a <_printf_i+0x222>
 8007d2e:	bf00      	nop
 8007d30:	08009955 	.word	0x08009955
 8007d34:	08009966 	.word	0x08009966

08007d38 <memmove>:
 8007d38:	4288      	cmp	r0, r1
 8007d3a:	b510      	push	{r4, lr}
 8007d3c:	eb01 0402 	add.w	r4, r1, r2
 8007d40:	d902      	bls.n	8007d48 <memmove+0x10>
 8007d42:	4284      	cmp	r4, r0
 8007d44:	4623      	mov	r3, r4
 8007d46:	d807      	bhi.n	8007d58 <memmove+0x20>
 8007d48:	1e43      	subs	r3, r0, #1
 8007d4a:	42a1      	cmp	r1, r4
 8007d4c:	d008      	beq.n	8007d60 <memmove+0x28>
 8007d4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d56:	e7f8      	b.n	8007d4a <memmove+0x12>
 8007d58:	4402      	add	r2, r0
 8007d5a:	4601      	mov	r1, r0
 8007d5c:	428a      	cmp	r2, r1
 8007d5e:	d100      	bne.n	8007d62 <memmove+0x2a>
 8007d60:	bd10      	pop	{r4, pc}
 8007d62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d6a:	e7f7      	b.n	8007d5c <memmove+0x24>

08007d6c <_sbrk_r>:
 8007d6c:	b538      	push	{r3, r4, r5, lr}
 8007d6e:	4d06      	ldr	r5, [pc, #24]	@ (8007d88 <_sbrk_r+0x1c>)
 8007d70:	2300      	movs	r3, #0
 8007d72:	4604      	mov	r4, r0
 8007d74:	4608      	mov	r0, r1
 8007d76:	602b      	str	r3, [r5, #0]
 8007d78:	f7fb fd9e 	bl	80038b8 <_sbrk>
 8007d7c:	1c43      	adds	r3, r0, #1
 8007d7e:	d102      	bne.n	8007d86 <_sbrk_r+0x1a>
 8007d80:	682b      	ldr	r3, [r5, #0]
 8007d82:	b103      	cbz	r3, 8007d86 <_sbrk_r+0x1a>
 8007d84:	6023      	str	r3, [r4, #0]
 8007d86:	bd38      	pop	{r3, r4, r5, pc}
 8007d88:	20025d50 	.word	0x20025d50

08007d8c <memcpy>:
 8007d8c:	440a      	add	r2, r1
 8007d8e:	4291      	cmp	r1, r2
 8007d90:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d94:	d100      	bne.n	8007d98 <memcpy+0xc>
 8007d96:	4770      	bx	lr
 8007d98:	b510      	push	{r4, lr}
 8007d9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007da2:	4291      	cmp	r1, r2
 8007da4:	d1f9      	bne.n	8007d9a <memcpy+0xe>
 8007da6:	bd10      	pop	{r4, pc}

08007da8 <_realloc_r>:
 8007da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dac:	4680      	mov	r8, r0
 8007dae:	4615      	mov	r5, r2
 8007db0:	460c      	mov	r4, r1
 8007db2:	b921      	cbnz	r1, 8007dbe <_realloc_r+0x16>
 8007db4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007db8:	4611      	mov	r1, r2
 8007dba:	f7ff bc4b 	b.w	8007654 <_malloc_r>
 8007dbe:	b92a      	cbnz	r2, 8007dcc <_realloc_r+0x24>
 8007dc0:	f7ff fbdc 	bl	800757c <_free_r>
 8007dc4:	2400      	movs	r4, #0
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dcc:	f000 f81a 	bl	8007e04 <_malloc_usable_size_r>
 8007dd0:	4285      	cmp	r5, r0
 8007dd2:	4606      	mov	r6, r0
 8007dd4:	d802      	bhi.n	8007ddc <_realloc_r+0x34>
 8007dd6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007dda:	d8f4      	bhi.n	8007dc6 <_realloc_r+0x1e>
 8007ddc:	4629      	mov	r1, r5
 8007dde:	4640      	mov	r0, r8
 8007de0:	f7ff fc38 	bl	8007654 <_malloc_r>
 8007de4:	4607      	mov	r7, r0
 8007de6:	2800      	cmp	r0, #0
 8007de8:	d0ec      	beq.n	8007dc4 <_realloc_r+0x1c>
 8007dea:	42b5      	cmp	r5, r6
 8007dec:	462a      	mov	r2, r5
 8007dee:	4621      	mov	r1, r4
 8007df0:	bf28      	it	cs
 8007df2:	4632      	movcs	r2, r6
 8007df4:	f7ff ffca 	bl	8007d8c <memcpy>
 8007df8:	4621      	mov	r1, r4
 8007dfa:	4640      	mov	r0, r8
 8007dfc:	f7ff fbbe 	bl	800757c <_free_r>
 8007e00:	463c      	mov	r4, r7
 8007e02:	e7e0      	b.n	8007dc6 <_realloc_r+0x1e>

08007e04 <_malloc_usable_size_r>:
 8007e04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e08:	1f18      	subs	r0, r3, #4
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	bfbc      	itt	lt
 8007e0e:	580b      	ldrlt	r3, [r1, r0]
 8007e10:	18c0      	addlt	r0, r0, r3
 8007e12:	4770      	bx	lr

08007e14 <_init>:
 8007e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e16:	bf00      	nop
 8007e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e1a:	bc08      	pop	{r3}
 8007e1c:	469e      	mov	lr, r3
 8007e1e:	4770      	bx	lr

08007e20 <_fini>:
 8007e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e22:	bf00      	nop
 8007e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e26:	bc08      	pop	{r3}
 8007e28:	469e      	mov	lr, r3
 8007e2a:	4770      	bx	lr
