// Seed: 2019290960
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri id_5,
    output supply1 id_6
    , id_9,
    output tri1 id_7
);
  supply0 id_10 = 1;
  assign id_6 = id_0;
  always_ff @(posedge "") id_7 = 1;
  wire id_11;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output uwire id_5,
    output tri1 id_6
);
  always @(posedge 1'b0) begin
    wait (id_3);
  end
  module_0(
      id_3, id_2, id_4, id_2, id_5, id_0, id_1, id_1
  );
endmodule
