
*** Running vivado
    with args -log cvi_ciris.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cvi_ciris.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cvi_ciris.tcl -notrace
Command: synth_design -top cvi_ciris -part xc7a12tcpg238-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6792 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 700.961 ; gain = 237.305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cvi_ciris' [d:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/cvi_ciris.sv:1]
	Parameter BITS_PER_SYMBOL bound to: 8 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter HEIGHT bound to: 600 - type: integer 
	Parameter WIDTH bound to: 800 - type: integer 
	Parameter SYNC_SIGNALS bound to: Embedded - type: string 
	Parameter FAMILY bound to: Cyclone IV E - type: string 
	Parameter FIFO_NUMWORDS bound to: 128 - type: integer 
	Parameter DEF_METASTAB bound to: OFF - type: string 
	Parameter DATA_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bt656_decoder' [d:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt656_decoder.sv:1]
	Parameter WIDTH bound to: 800 - type: integer 
	Parameter HEIGHT bound to: 600 - type: integer 
	Parameter DW bound to: 8 - type: integer 
	Parameter V bound to: 5 - type: integer 
	Parameter H bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt656_decoder.sv:150]
INFO: [Synth 8-6155] done synthesizing module 'bt656_decoder' (1#1) [d:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt656_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bt_to_avst' [d:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt_to_avst.sv:1]
	Parameter BITS_PER_SYMBOL bound to: 8 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter HEIGHT bound to: 600 - type: integer 
	Parameter WIDTH bound to: 800 - type: integer 
	Parameter FIFODEPTH bound to: 128 - type: integer 
	Parameter FIFODW bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'crs_lib_dc_fifo' [d:/Work/GitLab/FPGA_lib/common/common_lib2/fifo/crs_lib_dc_fifo/rtl/crs_lib_dc_fifo.sv:6]
	Parameter DW bound to: 11 - type: integer 
	Parameter AW bound to: 7 - type: integer 
	Parameter N bound to: 1 - type: integer 
	Parameter MAX_SIZE bound to: 128 - type: integer 
	Parameter VENDOR bound to: FPGA - type: string 
INFO: [Synth 8-6157] synthesizing module 'crs_lib_async_ram' [d:/Work/GitLab/FPGA_lib/common/common_lib2/ram/async_ram/rtl/crs_lib_async_ram.sv:3]
	Parameter AW bound to: 7 - type: integer 
	Parameter DW bound to: 11 - type: integer 
	Parameter VENDOR bound to: FPGA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'crs_lib_async_ram' (2#1) [d:/Work/GitLab/FPGA_lib/common/common_lib2/ram/async_ram/rtl/crs_lib_async_ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'crs_lib_dc_fifo' (3#1) [d:/Work/GitLab/FPGA_lib/common/common_lib2/fifo/crs_lib_dc_fifo/rtl/crs_lib_dc_fifo.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'bt_to_avst' (4#1) [d:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt_to_avst.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alt_vipvfr131_common_control_packet_encoder' [d:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v:2]
	Parameter BITS_PER_SYMBOL bound to: 8 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter IDLE bound to: 4'b1111 
	Parameter WAITING bound to: 4'b1110 
	Parameter WIDTH_3 bound to: 4'b0000 
	Parameter WIDTH_2 bound to: 4'b0001 
	Parameter WIDTH_1 bound to: 4'b0010 
	Parameter WIDTH_0 bound to: 4'b0011 
	Parameter HEIGHT_3 bound to: 4'b0100 
	Parameter HEIGHT_2 bound to: 4'b0101 
	Parameter HEIGHT_1 bound to: 4'b0110 
	Parameter HEIGHT_0 bound to: 4'b0111 
	Parameter INTERLACING bound to: 4'b1000 
	Parameter DUMMY_STATE bound to: 4'b1001 
	Parameter DUMMY_STATE2 bound to: 4'b1010 
	Parameter DUMMY_STATE3 bound to: 4'b1100 
	Parameter WAIT_FOR_END bound to: 4'b1011 
	Parameter PACKET_LENGTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v:113]
WARNING: [Synth 8-6014] Unused sequential element end_of_video_valid_reg was removed.  [d:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alt_vipvfr131_common_control_packet_encoder' (5#1) [d:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v:2]
INFO: [Synth 8-6157] synthesizing module 'alt_vipvfr131_common_stream_output' [d:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_stream_output.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alt_vipvfr131_common_stream_output' (6#1) [d:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_stream_output.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cvi_ciris' (7#1) [d:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/cvi_ciris.sv:1]
WARNING: [Synth 8-3331] design crs_lib_async_ram has unconnected port rrst_i
WARNING: [Synth 8-3331] design crs_lib_async_ram has unconnected port wrst_i
WARNING: [Synth 8-3331] design cvi_ciris has unconnected port h_sync_i
WARNING: [Synth 8-3331] design cvi_ciris has unconnected port v_sync_i
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 774.168 ; gain = 310.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 774.168 ; gain = 310.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12tcpg238-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12tcpg238-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 774.168 ; gain = 310.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bt656_decoder'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bt_to_avst'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alt_vipvfr131_common_control_packet_encoder'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
               FIRST_ROW |                              010 |                              010
                    DATA |                              011 |                              011
                     END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bt656_decoder'
INFO: [Synth 8-6430] The Block RAM "crs_lib_async_ram:/mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                     END |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bt_to_avst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0101 |                             1111
                 WAITING |                             1110 |                             1110
                 WIDTH_3 |                             1001 |                             0000
                 WIDTH_2 |                             1000 |                             0001
                 WIDTH_1 |                             0011 |                             0010
                 WIDTH_0 |                             0000 |                             0011
                HEIGHT_3 |                             0001 |                             0100
                HEIGHT_2 |                             0010 |                             0101
                HEIGHT_1 |                             1101 |                             0110
                HEIGHT_0 |                             1011 |                             0111
             INTERLACING |                             1100 |                             1000
             DUMMY_STATE |                             1010 |                             1001
            WAIT_FOR_END |                             0100 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alt_vipvfr131_common_control_packet_encoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 774.168 ; gain = 310.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bt656_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 8     
Module crs_lib_async_ram 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module crs_lib_dc_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module bt_to_avst 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 8     
Module alt_vipvfr131_common_control_packet_encoder 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
Module alt_vipvfr131_common_stream_output 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design cvi_ciris has unconnected port h_sync_i
WARNING: [Synth 8-3331] design cvi_ciris has unconnected port v_sync_i
RAM Pipeline Warning: Read Address Register Found For RAM INST_bt_to_avst/crs_lib_dc_fifo_inst/u0/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM INST_bt_to_avst/crs_lib_dc_fifo_inst/u0/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "cvi_ciris/INST_bt_to_avst/crs_lib_dc_fifo_inst/u0/mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM INST_bt_to_avst/crs_lib_dc_fifo_inst/u0/mem_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM INST_bt_to_avst/crs_lib_dc_fifo_inst/u0/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bt656_decoder/width_o_reg[15] )
INFO: [Synth 8-3886] merging instance 'INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[64]' (FDCE) to 'INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[66]' (FDCE) to 'INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[67]' (FDCE) to 'INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTS_alt_vipvfr131_common_control_packet_encoder/control_data_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 911.488 ; gain = 447.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cvi_ciris   | INST_bt_to_avst/crs_lib_dc_fifo_inst/u0/mem_reg | 128 x 11(NO_CHANGE)    | W |   | 128 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 915.098 ; gain = 451.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cvi_ciris   | INST_bt_to_avst/crs_lib_dc_fifo_inst/u0/mem_reg | 128 x 11(NO_CHANGE)    | W |   | 128 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance INST_bt_to_avst/crs_lib_dc_fifo_inst/u0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 915.273 ; gain = 451.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 915.273 ; gain = 451.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 915.273 ; gain = 451.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 915.273 ; gain = 451.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 915.273 ; gain = 451.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 915.273 ; gain = 451.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 915.273 ; gain = 451.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |     8|
|3     |LUT1     |     3|
|4     |LUT2     |    27|
|5     |LUT3     |    27|
|6     |LUT4     |    25|
|7     |LUT5     |    41|
|8     |LUT6     |    50|
|9     |MUXF7    |     3|
|10    |RAMB18E1 |     1|
|11    |FDCE     |   195|
|12    |FDPE     |    11|
|13    |FDRE     |    16|
|14    |IBUF     |    12|
|15    |OBUF     |    11|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+--------------------------------------------+------+
|      |Instance                                           |Module                                      |Cells |
+------+---------------------------------------------------+--------------------------------------------+------+
|1     |top                                                |                                            |   432|
|2     |  INST_alt_vipvfr131_common_stream_output          |alt_vipvfr131_common_stream_output          |    23|
|3     |  INST_bt_to_avst                                  |bt_to_avst                                  |    96|
|4     |    crs_lib_dc_fifo_inst                           |crs_lib_dc_fifo                             |    80|
|5     |      u0                                           |crs_lib_async_ram                           |    26|
|6     |  INTS_alt_vipvfr131_common_control_packet_encoder |alt_vipvfr131_common_control_packet_encoder |    77|
|7     |  bt656_decoder                                    |bt656_decoder                               |   204|
+------+---------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 915.273 ; gain = 451.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 915.273 ; gain = 451.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 915.273 ; gain = 451.617
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 927.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1022.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.156 ; gain = 583.344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1022.156 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'd:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/syn/Vivado/cvi_ciris.runs/synth_1/cvi_ciris.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cvi_ciris_utilization_synth.rpt -pb cvi_ciris_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 18 22:46:44 2023...
