<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>AESENCWIDE256KL - Perform 14 Rounds of AES Encryption Flow With Key Locker on 8 Blocks Using 256-Bit Key </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › AESENCWIDE256KL - Perform 14 Rounds of AES Encryption Flow With Key Locker on 8 Blocks Using 256-Bit Key </div>
<div id="body">
<h1>AESENCWIDE256KL—Perform 14 Rounds of AES Encryption Flow With Key Locker on 8 Blocks Using 256-Bit Key</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32-bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>F3 0F 38 D8 !(11):010:bbb AESENCWIDE256KL m512, &lt;XMM0-7&gt;</td>
<td>A</td>
<td>V/V</td>
<td>AESKLE WIDE_KL</td>
<td>Encrypt XMM0-7 using 256-bit AES key indicated by handle at m512 and store each resultant block back to its corresponding register.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operands 2—9</th></tr>
<tr>
<td>A</td>
<td>N/A</td>
<td>ModRM:r/m (r)</td>
<td>Implicit XMM0-7 (r, w)</td></tr></table>
<h2>Description</h2>
<p>The AESENCWIDE256KL<sup>1</sup> instruction performs 14 rounds of AES to encrypt each of the eight blocks in XMM0-7 using the 256-bit key indicated by the handle from the second operand. It replaces each input block in XMM0-7 with its corresponding encrypted block if the operation succeeds (e.g., does not run into a handle violation failure).</p>
<h2>Operation</h2>
<p><strong>AESENCWIDE256KL</strong></p>
<pre>Handle := UnalignedLoad of 512 bit (SRC);
                                                    // Load is not guaranteed to be atomic.
Illegal Handle = (
                 HandleReservedBitSet (Handle) ||
                 (Handle[0] AND (CPL &gt; 0)) ||
                 Handle [1] ||
                 HandleKeyType (Handle) != HANDLE_KEY_TYPE_AES256
                 );
IF (Illegal Handle)
    THEN RFLAGS.ZF := 1;
    ELSE
         (UnwrappedKey, Authentic) := UnwrapKeyAndAuthenticate512 (Handle[511:0], IWKey);
         IF (Authentic == 0)
              THEN RFLAGS.ZF := 1;
              ELSE
                    XMM0 := AES256Encrypt (XMM0, UnwrappedKey) ;
                    XMM1 := AES256Encrypt (XMM1, UnwrappedKey) ;
                    XMM2 := AES256Encrypt (XMM2, UnwrappedKey) ;
                    XMM3 := AES256Encrypt (XMM3, UnwrappedKey) ;
                    XMM4 := AES256Encrypt (XMM4, UnwrappedKey) ;
                    XMM5 := AES256Encrypt (XMM5, UnwrappedKey) ;
                    XMM6 := AES256Encrypt (XMM6, UnwrappedKey) ;
                    XMM7 := AES256Encrypt (XMM7, UnwrappedKey) ;
                    RFLAGS.ZF := 0;
         FI;
FI;
RFLAGS.OF, SF, AF, PF, CF := 0;
1.
    Further details on Key Locker and usage of this instruction can be found here:
    https://software.intel.com/content/www/us/en/develop/download/intel-key-locker-specification.html.</pre>
<h2>Flags Affected</h2>
<p>ZF is set to 0 if the operation succeeded and set to 1 if the operation failed due to a handle violation. The other arithmetic flags (OF, SF, AF, PF, CF) are cleared to 0.</p>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<p>AESENCWIDE256KLunsigned char _mm_aesencwide256kl_u8(__m128i odata[8], const __m128i idata[8], const void* h);</p>
<h2>Exceptions (All Operating Modes)</h2>
<p>#UD</p>
<p>If the LOCK prefix is used.</p>
<p>If CPUID.07H:ECX.KL [bit 23] = 0.</p>
<p>If CR4.KL = 0.</p>
<p>If CPUID.19H:EBX.AESKLE [bit 0] = 0.</p>
<p>If CR0.EM = 1.</p>
<p>If CR4.OSFXSR = 0.</p>
<p>If CPUID.19H:EBX.WIDE_KL [bit 2] = 0.</p>
<p>#NM</p>
<p>If CR0.TS = 1.</p>
<p>#PF</p>
<p>If a page fault occurs.</p>
<p>#GP(0)</p>
<p>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</p>
<p>If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.</p>
<p>If the memory address is in a non-canonical form.</p>
<p>#SS(0)</p>
<p>If a memory operand effective address is outside the SS segment limit.</p>
<p>If a memory address referencing the SS segment is in a non-canonical form.</p></div></body></html>