<profile>

<section name = "Vitis HLS Report for 'dut_Pipeline_WRITE_LOOP'" level="0">
<item name = "Date">Thu Dec 19 08:56:14 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">rsa.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.50 ns, 3.368 ns, 2.30 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">35, 35, 0.297 us, 0.297 us, 35, 35, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WRITE_LOOP">33, 33, 4, 2, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 27, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 82, -</column>
<column name="Register">-, -, 75, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln32_fu_82_p2">+, 0, 0, 13, 5, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln32_fu_76_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_x">9, 2, 5, 10</column>
<column name="strm_out_blk_n">9, 2, 1, 2</column>
<column name="strm_out_din">14, 3, 32, 96</column>
<column name="x_5_fu_44">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_119">1, 0, 1, 0</column>
<column name="p_Result_14_1_reg_133">32, 0, 32, 0</column>
<column name="trunc_ln674_reg_128">32, 0, 32, 0</column>
<column name="x_5_fu_44">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_Pipeline_WRITE_LOOP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_Pipeline_WRITE_LOOP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_Pipeline_WRITE_LOOP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_Pipeline_WRITE_LOOP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_Pipeline_WRITE_LOOP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_Pipeline_WRITE_LOOP, return value</column>
<column name="strm_out_din">out, 32, ap_fifo, strm_out, pointer</column>
<column name="strm_out_full_n">in, 1, ap_fifo, strm_out, pointer</column>
<column name="strm_out_write">out, 1, ap_fifo, strm_out, pointer</column>
<column name="num_digits_data_V_address0">out, 5, ap_memory, num_digits_data_V, array</column>
<column name="num_digits_data_V_ce0">out, 1, ap_memory, num_digits_data_V, array</column>
<column name="num_digits_data_V_q0">in, 64, ap_memory, num_digits_data_V, array</column>
</table>
</item>
</section>
</profile>
