// Seed: 1542227374
module module_0;
  assign id_1 = id_1;
  assign module_3.id_4 = 0;
  assign module_2.type_0 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    id_9,
    output tri id_2,
    input supply1 id_3,
    output wand id_4,
    input tri0 id_5,
    output tri1 id_6,
    output tri1 id_7
);
  parameter id_10 = 1'd0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    output supply0 id_0
);
  wire id_3;
  nor primCall (id_0, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  tri0 id_4;
  parameter id_5 = 1, id_6 = id_2, id_7 = -1, id_8 = id_7, id_9 = (-1 ? id_4 : id_7);
  module_0 modCall_1 ();
  wire id_10;
endmodule
