@W: MT529 :"c:\users\tadlau\desktop\vhdl(lab4)\specializuotasregistras.vhdl":23:2:23:3|Found inferred clock spec_register|clk which controls 7 sequential elements including Qreg[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
