Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Tue Aug  5 11:44:13 2025
| Host              : sjlee running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -file /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05/imp_result/route_timing_summary.rpt
| Design            : TIP_HELLO_FPGA
| Device            : xcku19p-ffvj1760
| Speed File        : -3  PRODUCTION 1.34 01-25-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.311        0.000                      0               692051        0.011        0.000                      0               691507        0.206        0.000                       0                162251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
c0_sys_clk_p                                                                                         {0.000 1.666}          3.333           300.030         
  mmcm_clkout0                                                                                       {0.000 3.000}          5.999           166.683         
    pll_clk[0]                                                                                       {0.000 0.375}          0.750           1333.467        
      pll_clk[0]_DIV                                                                                 {0.000 3.000}          5.999           166.683         
    pll_clk[1]                                                                                       {0.000 0.375}          0.750           1333.467        
      pll_clk[1]_DIV                                                                                 {0.000 3.000}          5.999           166.683         
  mmcm_clkout6                                                                                       {0.000 5.999}          11.999          83.342          
c1_sys_clk_p                                                                                         {0.000 1.666}          3.333           300.030         
  mmcm_clkout0_1                                                                                     {0.000 3.000}          5.999           166.683         
    pll_clk[0]_1                                                                                     {0.000 0.375}          0.750           1333.467        
      pll_clk[0]_1_DIV                                                                               {0.000 3.000}          5.999           166.683         
    pll_clk[1]_1                                                                                     {0.000 0.375}          0.750           1333.467        
      pll_clk[1]_1_DIV                                                                               {0.000 3.000}          5.999           166.683         
  mmcm_clkout5_1                                                                                     {0.000 11.999}         23.998          41.671          
  mmcm_clkout6_1                                                                                     {0.000 5.999}          11.999          83.342          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
external_clk_0                                                                                       {0.000 10.000}         20.000          50.000          
pjtag_rclk                                                                                           {0.000 50.000}         100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c0_sys_clk_p                                                                                               1.823        0.000                      0                   23        0.044        0.000                      0                   23        0.500        0.000                       0                    19  
  mmcm_clkout0                                                                                             0.311        0.000                      0               550208        0.012        0.000                      0               550208        0.900        0.000                       0                130474  
    pll_clk[0]                                                                                                                                                                                                                                         0.206        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                                   1.800        0.000                       0                    45  
    pll_clk[1]                                                                                                                                                                                                                                         0.206        0.000                       0                     5  
      pll_clk[1]_DIV                                                                                                                                                                                                                                   1.800        0.000                       0                    20  
  mmcm_clkout6                                                                                             7.241        0.000                      0                 5251        0.014        0.000                      0                 4987        1.779        0.000                       0                  1597  
c1_sys_clk_p                                                                                               2.315        0.000                      0                   23        0.046        0.000                      0                   23        0.500        0.000                       0                    19  
  mmcm_clkout0_1                                                                                           1.560        0.000                      0                30284        0.011        0.000                      0                30284        0.900        0.000                       0                 14152  
    pll_clk[0]_1                                                                                                                                                                                                                                       0.206        0.000                       0                     5  
      pll_clk[0]_1_DIV                                                                                                                                                                                                                                 1.800        0.000                       0                    20  
    pll_clk[1]_1                                                                                                                                                                                                                                       0.206        0.000                       0                     9  
      pll_clk[1]_1_DIV                                                                                                                                                                                                                                 1.800        0.000                       0                    45  
  mmcm_clkout5_1                                                                                          21.363        0.000                      0                 1122        0.019        0.000                      0                 1122       11.531        0.000                       0                   843  
  mmcm_clkout6_1                                                                                           7.658        0.000                      0                 5251        0.017        0.000                      0                 4987        1.845        0.000                       0                  1597  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.847        0.000                      0                  997        0.019        0.000                      0                  997       24.532        0.000                       0                   483  
external_clk_0                                                                                            13.567        0.000                      0                24466        0.013        0.000                      0                24466        9.532        0.000                       0                 12655  
pjtag_rclk                                                                                                16.413        0.000                      0                  351        0.020        0.000                      0                  351       49.725        0.000                       0                   254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  mmcm_clkout5_1                                                                                            49.582        0.000                      0                    8                                                                        
mmcm_clkout5_1                                                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       23.524        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       45.341        0.000                      0                  100        0.085        0.000                      0                  100  
**async_default**                                                                                    external_clk_0                                                                                       external_clk_0                                                                                            16.971        0.000                      0                 7492        0.382        0.000                      0                 7492  
**async_default**                                                                                    mmcm_clkout0                                                                                         mmcm_clkout0                                                                                               2.101        0.000                      0                66356        1.485        0.000                      0                66356  
**async_default**                                                                                    mmcm_clkout5_1                                                                                       mmcm_clkout5_1                                                                                            22.766        0.000                      0                  111        0.096        0.000                      0                  111  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c0_sys_clk_p
  To Clock:  c0_sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (c0_sys_clk_p rise@3.333ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.119ns (9.335%)  route 1.156ns (90.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 4.941 - 3.333 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.972ns (routing 0.156ns, distribution 0.816ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.141ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AD38                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.423     0.523 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.314     0.887    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.915 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=17, routed)          0.972     1.887    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X8Y329         FDRE                                         r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y329         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     1.959 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.908     2.868    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X2Y251         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.047     2.915 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.247     3.162    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X2Y250         FDRE                                         r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      3.333     3.333 r  
    AD38                                              0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     3.412    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.368     3.780 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.820    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.820 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.279     4.099    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.123 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=17, routed)          0.818     4.941    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y250         FDRE                                         r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.140     5.082    
                         clock uncertainty           -0.035     5.046    
    SLICE_X2Y250         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.061     4.985    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          4.985    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                  1.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.242%)  route 0.043ns (44.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Net Delay (Source):      0.596ns (routing 0.096ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.681ns (routing 0.108ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AD38                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.367 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.407    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.551    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.568 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=17, routed)          0.596     1.164    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y251         FDSE                                         r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y251         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.203 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.027     1.230    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X2Y251         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     1.244 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.016     1.260    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X2Y251         FDSE                                         r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AD38                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.386     0.486 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.536    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.717    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.736 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=17, routed)          0.681     1.418    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y251         FDSE                                         r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.248     1.170    
    SLICE_X2Y251         FDSE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.216    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_sys_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { c0_sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.122         3.333       2.211      BUFGCE_X0Y98  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_inst/I
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y4     i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y4     i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y4     i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_sel_ich_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@3.000ns period=5.999ns})
  Destination:            i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_acc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@3.000ns period=5.999ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.999ns  (mmcm_clkout0 rise@5.999ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.374ns (24.709%)  route 4.187ns (75.291%))
  Logic Levels:           14  (CARRY8=1 LUT3=2 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 9.303 - 5.999 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.778ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.710ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD38                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.423     0.523 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.364     0.937    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.810 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.238     1.048    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.076 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y5 (CLOCK_ROOT)    net (fo=130478, routed)      1.923     2.999    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/c0_ddr4_ui_clk
    SLICE_X35Y274        FDCE                                         r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_sel_ich_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y274        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.071 f  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_sel_ich_reg[1]/Q
                         net (fo=70, routed)          0.102     3.173    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_sel_ich_reg[1]_0
    SLICE_X34Y274        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.114     3.287 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/i___360_i_8__5/O
                         net (fo=9, routed)           0.147     3.435    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_sel_ich_reg[0]_1
    SLICE_X33Y272        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     3.549 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/i___360_i_6__5/O
                         net (fo=128, routed)         0.881     4.430    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/sel0[1]
    SLICE_X2Y253         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.032     4.462 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/i___392_i_5__5/O
                         net (fo=1, routed)           0.310     4.772    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/i___392_i_5__5_n_0
    SLICE_X13Y253        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.082     4.854 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/i___392_i_3__5/O
                         net (fo=2, routed)           0.432     5.286    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PE2/w_xnor_50
    SLICE_X22Y270        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.400 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/i___393/O
                         net (fo=4, routed)           0.456     5.856    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_gen_pop_reg[1]_2
    SLICE_X27Y270        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     5.937 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/i___359_i_2__5/O
                         net (fo=2, routed)           0.242     6.179    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_bifmap1_reg[58]
    SLICE_X29Y268        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.047     6.226 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_gen_pop[2]_i_8__31/O
                         net (fo=3, routed)           0.152     6.378    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_gen_pop[2]_i_8__31_n_0
    SLICE_X30Y268        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.120     6.498 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_gen_pop[2]_i_3__31/O
                         net (fo=2, routed)           0.192     6.689    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_gen_pop[2]_i_3__31_n_0
    SLICE_X36Y268        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.133     6.822 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_gen_pop[3]_i_4__31/O
                         net (fo=3, routed)           0.144     6.967    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_gen_pop[3]_i_4__31_n_0
    SLICE_X39Y268        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.098     7.065 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_gen_pop[4]_i_3__31/O
                         net (fo=3, routed)           0.168     7.232    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_gen_pop[4]_i_3__31_n_0
    SLICE_X40Y269        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.134     7.366 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_gen_pop[4]_i_1__31/O
                         net (fo=3, routed)           0.275     7.641    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/w_gen_pop[4]
    SLICE_X41Y270        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.047     7.688 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_acc[7]_i_6__58/O
                         net (fo=1, routed)           0.162     7.850    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_acc[7]_i_6__58_n_0
    SLICE_X41Y271        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[6])
                                                      0.100     7.950 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_acc_reg[7]_i_2__58/O[6]
                         net (fo=1, routed)           0.253     8.203    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/in12[6]
    SLICE_X42Y271        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.086     8.289 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_acc[6]_i_1__58/O
                         net (fo=1, routed)           0.271     8.560    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_acc[6]
    SLICE_X42Y271        FDCE                                         r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.999     5.999 r  
    AD38                                              0.000     5.999 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     6.078    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.368     6.446 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.486    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.486 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.316     6.802    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.560     7.362 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.210     7.572    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.596 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y5 (CLOCK_ROOT)    net (fo=130478, routed)      1.707     9.303    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/c0_ddr4_ui_clk
    SLICE_X42Y271        FDCE                                         r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_acc_reg[6]/C
                         clock pessimism             -0.400     8.904    
                         clock uncertainty           -0.056     8.848    
    SLICE_X42Y271        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.023     8.871    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[6].U_PEA/uut_PER1/uut_PE2/r_acc_reg[6]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[0].U_PEA/uut_PER2/uut_PE1/r_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@3.000ns period=5.999ns})
  Destination:            i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[0].U_PEA/uut_PER2/uut_PE1/r_acc01_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@3.000ns period=5.999ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.756%)  route 0.070ns (64.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      1.201ns (routing 0.483ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.533ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD38                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.367 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.407    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.603    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.833 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.979    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.996 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y5 (CLOCK_ROOT)    net (fo=130478, routed)      1.201     2.197    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[0].U_PEA/uut_PER2/uut_PE1/c0_ddr4_ui_clk
    SLICE_X93Y289        FDCE                                         r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[0].U_PEA/uut_PER2/uut_PE1/r_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y289        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.236 r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[0].U_PEA/uut_PER2/uut_PE1/r_acc_reg[0]/Q
                         net (fo=4, routed)           0.070     2.306    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[0].U_PEA/uut_PER2/uut_PE1/r_acc_reg[15]_0[0]
    SLICE_X94Y289        FDCE                                         r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[0].U_PEA/uut_PER2/uut_PE1/r_acc01_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD38                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.386     0.486 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.536    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.758    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.463 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.629    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.648 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y5 (CLOCK_ROOT)    net (fo=130478, routed)      1.348     1.997    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[0].U_PEA/uut_PER2/uut_PE1/c0_ddr4_ui_clk
    SLICE_X94Y289        FDCE                                         r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[0].U_PEA/uut_PER2/uut_PE1/r_acc01_reg[0]/C
                         clock pessimism              0.252     2.249    
    SLICE_X94Y289        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.295    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[0].U_PEA/uut_PER2/uut_PE1/r_acc01_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 3.000 }
Period(ns):         5.999
Sources:            { i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.587         5.999       4.412      BITSLICE_RX_TX_X0Y208  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        5.999       8.287      PLL_X0Y8               i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN            n/a            2.100         3.000       0.900      PLL_X0Y8               i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN            n/a            2.100         3.000       0.900      PLL_X0Y8               i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.375 }
Period(ns):         0.750
Sources:            { i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.750       0.375      BITSLICE_CONTROL_X0Y32  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.375       0.206      BITSLICE_CONTROL_X0Y32  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.375       0.206      BITSLICE_CONTROL_X0Y32  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.993      1.693      BITSLICE_CONTROL_X0Y38  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 3.000 }
Period(ns):         5.999
Sources:            { i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.999       3.332      BITSLICE_RX_TX_X0Y208  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.000       1.800      BITSLICE_RX_TX_X0Y208  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.000       1.800      BITSLICE_RX_TX_X0Y208  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.375 }
Period(ns):         0.750
Sources:            { i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.750       0.375      BITSLICE_CONTROL_X0Y40  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.375       0.206      BITSLICE_CONTROL_X0Y40  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.375       0.206      BITSLICE_CONTROL_X0Y40  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -2.001      1.701      BITSLICE_CONTROL_X0Y42  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 3.000 }
Period(ns):         5.999
Sources:            { i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.999       3.332      BITSLICE_RX_TX_X0Y260  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.000       1.800      BITSLICE_RX_TX_X0Y260  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.000       1.800      BITSLICE_RX_TX_X0Y260  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        7.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.241ns  (required time - arrival time)
  Source:                 i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.999ns period=11.999ns})
  Destination:            i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@5.999ns period=11.999ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.999ns  (mmcm_clkout6 rise@11.999ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.527ns (12.295%)  route 3.759ns (87.705%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 15.376 - 11.999 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.790ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.721ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD38                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.423     0.523 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.364     0.937    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.810 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.254     1.064    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.092 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y5 (CLOCK_ROOT)    net (fo=1611, routed)        2.036     3.128    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X4Y256         FDRE                                         r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y256         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     3.198 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[27]/Q
                         net (fo=16, routed)          1.194     4.392    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X13Y266        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     4.525 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.014     4.539    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_27
    SLICE_X13Y266        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     4.673 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     4.696    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X13Y267        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.109     4.805 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=27, routed)          0.196     5.001    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Data_Addr[10]
    SLICE_X13Y261        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     5.082 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=25, routed)          2.333     7.415    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y52         RAMB36E2                                     r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     11.999    11.999 r  
    AD38                                              0.000    11.999 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079    12.078    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.368    12.446 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.486    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.486 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.316    12.802    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.560    13.362 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.221    13.583    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.607 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y5 (CLOCK_ROOT)    net (fo=1611, routed)        1.769    15.376    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y52         RAMB36E2                                     r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.392    14.984    
                         clock uncertainty           -0.061    14.923    
    RAMB36_X1Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.267    14.656    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  7.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.999ns period=11.999ns})
  Destination:            i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.999ns period=11.999ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.055ns (25.857%)  route 0.158ns (74.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Net Delay (Source):      1.831ns (routing 0.721ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.071ns (routing 0.790ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD38                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.368     0.447 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.487    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.316     0.803    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.560     1.363 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.221     1.584    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.608 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y5 (CLOCK_ROOT)    net (fo=1611, routed)        1.831     3.439    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X4Y268         FDRE                                         r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y268         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.055     3.494 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.158     3.651    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X6Y266         RAMD32                                       r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD38                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.423     0.523 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.364     0.937    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.810 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.254     1.064    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.092 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y5 (CLOCK_ROOT)    net (fo=1611, routed)        2.071     3.163    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X6Y266         RAMD32                                       r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.395     3.558    
    SLICE_X6Y266         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.079     3.637    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 5.999 }
Period(ns):         11.999
Sources:            { i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         11.999      8.153      BITSLICE_CONTROL_X0Y32  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         5.999       4.268      BITSLICE_CONTROL_X0Y32  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         5.999       4.268      BITSLICE_CONTROL_X0Y32  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  3.318         1.539       1.779      BITSLICE_CONTROL_X0Y33  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  c1_sys_clk_p
  To Clock:  c1_sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by c1_sys_clk_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by c1_sys_clk_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             c1_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (c1_sys_clk_p rise@3.333ns - c1_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.261ns (28.093%)  route 0.668ns (71.907%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 4.687 - 3.333 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.657ns (routing 0.001ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.001ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.524 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.574    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.314     0.888    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=17, routed)          0.657     1.573    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y398         FDSE                                         r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y398         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     1.645 f  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.184     1.829    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X2Y399         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.063     1.892 f  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.219     2.111    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X2Y399         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.126     2.237 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.265     2.502    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X0Y400         FDRE                                         r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_sys_clk_p rise edge)
                                                      3.333     3.333 r  
    M38                                               0.000     3.333 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.079     3.412    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     3.781 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.821    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.821 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.278     4.099    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.123 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=17, routed)          0.564     4.687    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X0Y400         FDRE                                         r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.142     4.829    
                         clock uncertainty           -0.035     4.794    
    SLICE_X0Y400         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.023     4.817    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                          4.817    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  2.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by c1_sys_clk_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by c1_sys_clk_p  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             c1_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_sys_clk_p rise@0.000ns - c1_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.257%)  route 0.045ns (45.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      0.420ns (routing 0.000ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.368 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.408    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.408 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.552    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.569 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=17, routed)          0.420     0.988    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y398         FDSE                                         r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y398         FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.027 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.028     1.055    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X2Y398         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.069 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.017     1.086    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X2Y398         FDSE                                         r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.487 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.537    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.718    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y165        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.737 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=17, routed)          0.478     1.215    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X2Y398         FDSE                                         r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.221     0.994    
    SLICE_X2Y398         FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.040    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1_sys_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { c1_sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.122         3.333       2.211      BUFGCE_X0Y165  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_inst/I
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y6      i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y6      i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y6      i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_1
  To Clock:  mmcm_clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_1/rvx_signal_17_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0_1  {rise@0.000ns fall@3.000ns period=5.999ns})
  Destination:            i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[120]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@3.000ns period=5.999ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.999ns  (mmcm_clkout0_1 rise@5.999ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.500ns (11.617%)  route 3.804ns (88.383%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 8.866 - 5.999 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.375ns (routing 0.624ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.566ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.524 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.574    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.364     0.938    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.811 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.238     1.049    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.077 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y5 (CLOCK_ROOT)    net (fo=14151, routed)       1.375     2.452    i_platform/i_rtl/i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_1/wclk
    SLICE_X5Y391         FDCE                                         r  i_platform/i_rtl/i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_1/rvx_signal_17_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y391         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.070     2.522 r  i_platform/i_rtl/i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_1/rvx_signal_17_reg[0]/Q
                         net (fo=124, routed)         0.334     2.856    i_platform/i_rtl/i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_1/Q[0]
    SLICE_X4Y393         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.063     2.919 r  i_platform/i_rtl/i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_1/i_ddr4_ctrl_axi128_i_228__0/O
                         net (fo=2, routed)           0.000     2.919    i_platform/i_rtl/i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_1/i_ddr4_ctrl_axi128_i_228__0_n_0
    SLICE_X4Y393         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.028     2.947 r  i_platform/i_rtl/i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_1/i_ddr4_ctrl_axi128_i_222__0/O
                         net (fo=1, routed)           0.186     3.133    i_platform/i_rtl/i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_1/i_ddr4_ctrl_axi128_i_222__0_n_0
    SLICE_X5Y392         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.135     3.268 r  i_platform/i_rtl/i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_2/i_munoc_instance_0/i_gen_buffer[0].i_munoc_instance_1/i_ddr4_ctrl_axi128_i_156__0/O
                         net (fo=38, routed)          0.812     4.080    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/c0_ddr4_s_axi_wvalid
    SLICE_X28Y400        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.134     4.214 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_3/O
                         net (fo=69, routed)          1.000     5.214    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wready_reg
    SLICE_X21Y385        LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.070     5.284 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1/O
                         net (fo=288, routed)         1.472     6.756    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_q
    SLICE_X28Y408        FDRE                                         r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[120]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      5.999     5.999 r  
    M38                                               0.000     5.999 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.079     6.078    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     6.447 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.487    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.487 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.316     6.803    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.560     7.363 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.210     7.573    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.597 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y5 (CLOCK_ROOT)    net (fo=14151, routed)       1.269     8.866    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[30]_0
    SLICE_X28Y408        FDRE                                         r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[120]/C
                         clock pessimism             -0.433     8.433    
                         clock uncertainty           -0.056     8.378    
    SLICE_X28Y408        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.062     8.316    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[120]
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  1.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[50]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0_1  {rise@0.000ns fall@3.000ns period=5.999ns})
  Destination:            i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_EN
                            (rising edge-triggered cell RXTX_BITSLICE clocked by mmcm_clkout0_1  {rise@0.000ns fall@3.000ns period=5.999ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_1 rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.039ns (20.207%)  route 0.154ns (79.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      0.884ns (routing 0.391ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.435ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.368 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.408    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.408 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.604    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.834 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.980    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y5 (CLOCK_ROOT)    net (fo=14151, routed)       0.884     1.880    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[6]
    SLICE_X0Y415         FDSE                                         r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y415         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.919 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[50]/Q
                         net (fo=1, routed)           0.154     2.073    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_clb2phy_fifo_rden[0]
    BITSLICE_RX_TX_X0Y362
                         RXTX_BITSLICE                                r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.487 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.537    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.759    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.464 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.630    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.649 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y5 (CLOCK_ROOT)    net (fo=14151, routed)       1.117     1.766    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/div_clk
    BITSLICE_RX_TX_X0Y362
                         RXTX_BITSLICE                                r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
                         clock pessimism              0.252     2.018    
    BITSLICE_RX_TX_X0Y362
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_FIFO_RD_CLK_FIFO_RD_EN)
                                                      0.044     2.062    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0_1
Waveform(ns):       { 0.000 3.000 }
Period(ns):         5.999
Sources:            { i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.587         5.999       4.412      BITSLICE_RX_TX_X0Y286  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        5.999       8.287      PLL_X0Y11              i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN            n/a            2.100         3.000       0.900      PLL_X0Y11              i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN            n/a            2.100         3.000       0.900      PLL_X0Y11              i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_1
  To Clock:  pll_clk[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_1
Waveform(ns):       { 0.000 0.375 }
Period(ns):         0.750
Sources:            { i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.750       0.375      BITSLICE_CONTROL_X0Y44  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.375       0.206      BITSLICE_CONTROL_X0Y44  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.375       0.206      BITSLICE_CONTROL_X0Y44  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -2.008      1.708      BITSLICE_CONTROL_X0Y44  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_1_DIV
  To Clock:  pll_clk[0]_1_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_1_DIV
Waveform(ns):       { 0.000 3.000 }
Period(ns):         5.999
Sources:            { i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.999       3.332      BITSLICE_RX_TX_X0Y286  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.000       1.800      BITSLICE_RX_TX_X0Y286  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.000       1.800      BITSLICE_RX_TX_X0Y286  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_1
  To Clock:  pll_clk[1]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_1
Waveform(ns):       { 0.000 0.375 }
Period(ns):         0.750
Sources:            { i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.750       0.375      BITSLICE_CONTROL_X0Y48  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.375       0.206      BITSLICE_CONTROL_X0Y48  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.375       0.206      BITSLICE_CONTROL_X0Y48  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -2.005      1.705      BITSLICE_CONTROL_X0Y52  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_1_DIV
  To Clock:  pll_clk[1]_1_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_1_DIV
Waveform(ns):       { 0.000 3.000 }
Period(ns):         5.999
Sources:            { i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.999       3.332      BITSLICE_RX_TX_X0Y312  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.000       1.800      BITSLICE_RX_TX_X0Y312  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         3.000       1.800      BITSLICE_RX_TX_X0Y312  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5_1
  To Clock:  mmcm_clkout5_1

Setup :            0  Failing Endpoints,  Worst Slack       21.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.363ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5_1  {rise@0.000ns fall@11.999ns period=23.998ns})
  Destination:            i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5_1  {rise@0.000ns fall@11.999ns period=23.998ns})
  Path Group:             mmcm_clkout5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.998ns  (mmcm_clkout5_1 rise@23.998ns - mmcm_clkout5_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.315ns (12.521%)  route 2.201ns (87.479%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 27.008 - 23.998 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.602ns (routing 0.815ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.739ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5_1 rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.524 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.574    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.364     0.938    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.811 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.231     1.042    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y4 (CLOCK_ROOT)    net (fo=841, routed)         1.602     2.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X21Y307        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y307        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     2.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=88, routed)          1.752     4.493    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[4]
    SLICE_X34Y331        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     4.524 f  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[10]_i_5/O
                         net (fo=1, routed)           0.257     4.781    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[10]_i_5_n_0
    SLICE_X30Y334        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.082     4.863 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[10]_i_3/O
                         net (fo=1, routed)           0.143     5.006    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[10]_i_3_n_0
    SLICE_X27Y334        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.133     5.139 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=1, routed)           0.049     5.188    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[10]
    SLICE_X27Y334        FDRE                                         r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5_1 rise edge)
                                                     23.998    23.998 r  
    M38                                               0.000    23.998 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.079    24.077    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    24.445 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    24.485    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    24.485 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.316    24.801    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.560    25.361 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.203    25.564    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    25.588 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y4 (CLOCK_ROOT)    net (fo=841, routed)         1.420    27.008    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y334        FDRE                                         r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[10]/C
                         clock pessimism             -0.414    26.595    
                         clock uncertainty           -0.067    26.528    
    SLICE_X27Y334        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023    26.551    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[10]
  -------------------------------------------------------------------
                         required time                         26.551    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                 21.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5_1  {rise@0.000ns fall@11.999ns period=23.998ns})
  Destination:            i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5_1  {rise@0.000ns fall@11.999ns period=23.998ns})
  Path Group:             mmcm_clkout5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5_1 rise@0.000ns - mmcm_clkout5_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    -0.224ns
  Clock Net Delay (Source):      1.006ns (routing 0.510ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.566ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5_1 rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.368 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.408    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.408 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.604    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.834 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     0.974    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.991 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y4 (CLOCK_ROOT)    net (fo=841, routed)         1.006     1.996    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y329        FDRE                                         r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y329        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.035 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]/Q
                         net (fo=1, routed)           0.033     2.068    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]_0[15]
    SLICE_X36Y329        FDRE                                         r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5_1 rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.487 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.537    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.759    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.464 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.160     0.624    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.643 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y4 (CLOCK_ROOT)    net (fo=841, routed)         1.135     1.778    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
    SLICE_X36Y329        FDRE                                         r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/C
                         clock pessimism              0.224     2.002    
    SLICE_X36Y329        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.049    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5_1
Waveform(ns):       { 0.000 11.999 }
Period(ns):         23.998
Sources:            { i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.122         23.998      22.876     BUFGCE_X0Y155  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.468         11.999      11.531     SLICE_X18Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         11.999      11.531     SLICE_X18Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6_1
  To Clock:  mmcm_clkout6_1

Setup :            0  Failing Endpoints,  Worst Slack        7.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@5.999ns period=11.999ns})
  Destination:            i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6_1  {rise@0.000ns fall@5.999ns period=11.999ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.999ns  (mmcm_clkout6_1 rise@11.999ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.550ns (13.746%)  route 3.451ns (86.254%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 14.926 - 11.999 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.620ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.561ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.524 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.574    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.364     0.938    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.811 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.256     1.067    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.095 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y5 (CLOCK_ROOT)    net (fo=1611, routed)        1.395     2.490    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X11Y380        FDRE                                         r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y380        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.560 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=50, routed)          0.892     3.452    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X15Y376        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.135     3.587 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.012     3.599    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X15Y376        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.202     3.801 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[6]
                         net (fo=27, routed)          0.869     4.669    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Data_Addr[3]
    SLICE_X8Y380         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.143     4.812 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=25, routed)          1.679     6.491    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y72         RAMB36E2                                     r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                     11.999    11.999 r  
    M38                                               0.000    11.999 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.079    12.078    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    12.446 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.486    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.486 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.316    12.802    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.560    13.362 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.223    13.585    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.609 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y5 (CLOCK_ROOT)    net (fo=1611, routed)        1.316    14.926    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y72         RAMB36E2                                     r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.425    14.501    
                         clock uncertainty           -0.061    14.440    
    RAMB36_X1Y72         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.291    14.149    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.149    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  7.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@5.999ns period=11.999ns})
  Destination:            i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6_1  {rise@0.000ns fall@5.999ns period=11.999ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_1 rise@0.000ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.056ns (24.405%)  route 0.173ns (75.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      1.228ns (routing 0.561ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.620ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.316     0.804    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.560     1.364 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.223     1.587    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.611 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y5 (CLOCK_ROOT)    net (fo=1611, routed)        1.228     2.839    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X11Y386        FDRE                                         r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y386        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.056     2.895 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.173     3.068    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X12Y379        RAMD32                                       r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.524 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.574    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.364     0.938    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.811 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.256     1.067    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.095 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y5 (CLOCK_ROOT)    net (fo=1611, routed)        1.448     2.543    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X12Y379        RAMD32                                       r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.427     2.970    
    SLICE_X12Y379        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR1)
                                                      0.081     3.051    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6_1
Waveform(ns):       { 0.000 5.999 }
Period(ns):         11.999
Sources:            { i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         11.999      8.153      BITSLICE_CONTROL_X0Y44  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         5.999       4.268      BITSLICE_CONTROL_X0Y44  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         5.999       4.268      BITSLICE_CONTROL_X0Y44  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  3.318         1.473       1.845      BITSLICE_CONTROL_X0Y55  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.847ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 0.148ns (3.022%)  route 4.750ns (96.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -10.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    10.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Source):      1.770ns (routing 0.525ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.957     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.770    10.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X12Y299        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y299        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.070    10.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           3.118    13.243    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X163Y97        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.047    13.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.295    13.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X165Y87        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.031    13.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.337    14.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.200    24.800    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.800    
                         arrival time                         -14.953    
  -------------------------------------------------------------------
                         slack                                  9.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.400ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    4.639ns
  Clock Net Delay (Source):      1.096ns (routing 0.319ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.350ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.177     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.096     3.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X15Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y334        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.033     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp
    SLICE_X15Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.852     7.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.229     8.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X15Y334        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
                         clock pessimism             -4.639     3.761    
    SLICE_X15Y334        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.808    
                         arrival time                           3.827    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.122         50.000      48.878     BUFGCE_X0Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X18Y344  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X18Y344  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  external_clk_0
  To Clock:  external_clk_0

Setup :            0  Failing Endpoints,  Worst Slack       13.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.567ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/i_main_core/i_orca/core/D__0/two_cycle.from_decode_instruction_signal_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by external_clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/uc_masters_gen.duc_master/ervp_master/i_write_buffer/rvx_signal_6_reg[1][27]/CE
                            (rising edge-triggered cell FDCE clocked by external_clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             external_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (external_clk_0 rise@20.000ns - external_clk_0 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 0.654ns (10.494%)  route 5.578ns (89.506%))
  Logic Levels:           6  (CARRY8=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 22.949 - 20.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.502ns (routing 1.355ns, distribution 1.147ns)
  Clock Net Delay (Destination): 2.243ns (routing 1.228ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clk_0 rise edge)
                                                      0.000     0.000 r  
    AR23                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    external_clk_0_IBUF_inst/I
    AR23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.590     0.590 r  external_clk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.590    external_clk_0_IBUF_inst/OUT
    AR23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.590 r  external_clk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.924    external_clk_0_IBUF
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.952 r  external_clk_0_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=12676, routed)       2.502     3.454    i_platform/i_rtl/i_main_core/i_orca/core/D__0/external_clk_0_IBUF_BUFG
    SLICE_X6Y413         FDCE                                         r  i_platform/i_rtl/i_main_core/i_orca/core/D__0/two_cycle.from_decode_instruction_signal_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y413         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.068     3.522 r  i_platform/i_rtl/i_main_core/i_orca/core/D__0/two_cycle.from_decode_instruction_signal_reg[31]/Q
                         net (fo=157, routed)         1.773     5.295    i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/light_request_register_gen.slave_oimm_address_held_reg[31][9]
    SLICE_X11Y418        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.064     5.359 r  i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/address_unaligned_carry__0/CO[7]
                         net (fo=1, routed)           0.023     5.382    i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/address_unaligned_carry__0_n_0
    SLICE_X11Y419        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.082     5.464 f  i_platform/i_rtl/i_main_core/i_orca/core/X/ls_unit/address_unaligned_carry__1/O[4]
                         net (fo=6, routed)           0.474     5.938    i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/internal_oimm_register/D[18]
    SLICE_X13Y414        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114     6.052 f  i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/internal_oimm_register/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.917     6.969    i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/internal_oimm_register_n_95
    SLICE_X12Y414        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[6])
                                                      0.151     7.120 f  i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/data_in1_inferred__0/i__carry__0/CO[6]
                         net (fo=5, routed)           0.960     8.080    i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/internal_oimm_register/CO[0]
    SLICE_X2Y412         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.114     8.194 r  i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/dcache_mux/internal_oimm_register/munoc_signal_19_i_2/O
                         net (fo=9, routed)           0.222     8.416    i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/uc_masters_gen.duc_master/ervp_master/i_write_buffer/i_rvx_instance_3/value_reg[1]_1
    SLICE_X3Y412         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.061     8.477 r  i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/uc_masters_gen.duc_master/ervp_master/i_write_buffer/i_rvx_instance_3/rvx_signal_6[1][36]_i_1/O
                         net (fo=36, routed)          1.210     9.687    i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/uc_masters_gen.duc_master/ervp_master/i_write_buffer/rvx_signal_6
    SLICE_X24Y417        FDCE                                         r  i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/uc_masters_gen.duc_master/ervp_master/i_write_buffer/rvx_signal_6_reg[1][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock external_clk_0 rise edge)
                                                     20.000    20.000 r  
    AR23                                              0.000    20.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    20.000    external_clk_0_IBUF_inst/I
    AR23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385    20.385 r  external_clk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.385    external_clk_0_IBUF_inst/OUT
    AR23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.385 r  external_clk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    20.682    external_clk_0_IBUF
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.706 r  external_clk_0_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=12676, routed)       2.243    22.949    i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/uc_masters_gen.duc_master/ervp_master/i_write_buffer/external_clk_0_IBUF_BUFG
    SLICE_X24Y417        FDCE                                         r  i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/uc_masters_gen.duc_master/ervp_master/i_write_buffer/rvx_signal_6_reg[1][27]/C
                         clock pessimism              0.410    23.359    
                         clock uncertainty           -0.061    23.298    
    SLICE_X24Y417        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    23.254    i_platform/i_rtl/i_main_core/i_orca/the_memory_interface/uc_masters_gen.duc_master/ervp_master/i_write_buffer/rvx_signal_6_reg[1][27]
  -------------------------------------------------------------------
                         required time                         23.254    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                 13.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_10_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by external_clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_64_127_0_6/RAMF/I
                            (rising edge-triggered cell RAMD64E clocked by external_clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             external_clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (external_clk_0 rise@0.000ns - external_clk_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.054ns (23.199%)  route 0.179ns (76.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Net Delay (Source):      2.299ns (routing 1.228ns, distribution 1.071ns)
  Clock Net Delay (Destination): 2.580ns (routing 1.355ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clk_0 rise edge)
                                                      0.000     0.000 r  
    AR23                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    external_clk_0_IBUF_inst/I
    AR23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  external_clk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    external_clk_0_IBUF_inst/OUT
    AR23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  external_clk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.682    external_clk_0_IBUF
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.706 r  external_clk_0_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=12676, routed)       2.299     3.005    i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_1/external_clk_0_IBUF_BUFG
    SLICE_X55Y420        FDCE                                         r  i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_10_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y420        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.054     3.059 r  i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_10_reg[8]/Q
                         net (fo=2, routed)           0.179     3.238    i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_64_127_0_6/DIF
    SLICE_X58Y414        RAMD64E                                      r  i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_64_127_0_6/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clk_0 rise edge)
                                                      0.000     0.000 r  
    AR23                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    external_clk_0_IBUF_inst/I
    AR23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.590     0.590 r  external_clk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.590    external_clk_0_IBUF_inst/OUT
    AR23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.590 r  external_clk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.924    external_clk_0_IBUF
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.952 r  external_clk_0_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=12676, routed)       2.580     3.533    i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_64_127_0_6/WCLK
    SLICE_X58Y414        RAMD64E                                      r  i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_64_127_0_6/RAMF/CLK
                         clock pessimism             -0.381     3.151    
    SLICE_X58Y414        RAMD64E (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.074     3.225    i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_64_127_0_6/RAMF
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { external_clk_0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.122         20.000      18.878     BUFGCE_X0Y19   external_clk_0_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.468         10.000      9.532      SLICE_X53Y415  i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.468         10.000      9.532      SLICE_X53Y415  i_platform/i_rtl/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg_0_63_0_6/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pjtag_rclk
  To Clock:  pjtag_rclk

Setup :            0  Failing Endpoints,  Worst Slack       16.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.413ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_2/rvx_port_04_reg/C
                            (falling edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pjtag_rtdo
                            (output port clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pjtag_rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (pjtag_rclk rise@100.000ns - pjtag_rclk fall@50.000ns)
  Data Path Delay:        5.128ns  (logic 1.088ns (21.210%)  route 4.040ns (78.791%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           25.000ns
  Clock Path Skew:        -3.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 53.259 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Source):      2.318ns (routing 1.590ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pjtag_rclk fall edge)
                                                     50.000    50.000 f  
    AU25                                              0.000    50.000 f  pjtag_rtck (IN)
                         net (fo=0)                   0.000    50.000    pjtag_rtck_IBUF_inst/I
    AU25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.578    50.578 f  pjtag_rtck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.578    pjtag_rtck_IBUF_inst/OUT
    AU25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.578 f  pjtag_rtck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335    50.913    pjtag_rtck_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    50.941 f  pjtag_rtck_IBUF_BUFG_inst/O
    X0Y7 (CLOCK_ROOT)    net (fo=253, routed)         2.318    53.259    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_2/pjtag_rtck
    SLICE_X8Y446         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_2/rvx_port_04_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y446         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.070    53.329 r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_2/rvx_port_04_reg/Q
                         net (fo=1, routed)           4.040    57.369    pjtag_rtdo_OBUF
    AU24                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.018    58.386 r  pjtag_rtdo_OBUF_inst/O
                         net (fo=0)                   0.000    58.386    pjtag_rtdo
    AU24                                                              r  pjtag_rtdo (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pjtag_rclk rise edge)
                                                    100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.200    99.800    
                         output delay               -25.000    74.800    
  -------------------------------------------------------------------
                         required time                         74.800    
                         arrival time                         -58.386    
  -------------------------------------------------------------------
                         slack                                 16.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_0_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/synch_value_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pjtag_rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pjtag_rclk rise@0.000ns - pjtag_rclk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Net Delay (Source):      1.454ns (routing 0.987ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.641ns (routing 1.103ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pjtag_rclk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pjtag_rtck (IN)
                         net (fo=0)                   0.000     0.000    pjtag_rtck_IBUF_inst/I
    AU25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.278     0.278 r  pjtag_rtck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.278    pjtag_rtck_IBUF_inst/OUT
    AU25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.278 r  pjtag_rtck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.434    pjtag_rtck_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.451 r  pjtag_rtck_IBUF_BUFG_inst/O
    X0Y7 (CLOCK_ROOT)    net (fo=253, routed)         1.454     1.904    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/pjtag_rtck
    SLICE_X17Y446        FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y446        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.943 r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_0_reg[21]/Q
                         net (fo=1, routed)           0.034     1.977    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_0_reg_n_0_[21]
    SLICE_X17Y446        FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/synch_value_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pjtag_rclk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pjtag_rtck (IN)
                         net (fo=0)                   0.000     0.000    pjtag_rtck_IBUF_inst/I
    AU25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.464     0.464 r  pjtag_rtck_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.464    pjtag_rtck_IBUF_inst/OUT
    AU25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.464 r  pjtag_rtck_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.655    pjtag_rtck_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.674 r  pjtag_rtck_IBUF_BUFG_inst/O
    X0Y7 (CLOCK_ROOT)    net (fo=253, routed)         1.641     2.315    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/pjtag_rtck
    SLICE_X17Y446        FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/synch_value_reg[21]/C
                         clock pessimism             -0.405     1.910    
    SLICE_X17Y446        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.957    i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/synch_value_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pjtag_rclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pjtag_rtck }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         100.000     98.878     BUFGCE_X0Y1    pjtag_rtck_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X10Y446  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_03_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         50.000      49.725     SLICE_X10Y446  i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_03_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  mmcm_clkout5_1

Setup :            0  Failing Endpoints,  Worst Slack       49.582ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5_1  {rise@0.000ns fall@11.999ns period=23.998ns})
  Path Group:             mmcm_clkout5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.442ns  (logic 0.071ns (16.063%)  route 0.371ns (83.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y332                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X14Y332        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.071     0.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.371     0.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X14Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X14Y332        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                 49.582    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       23.524ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.524ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5_1  {rise@0.000ns fall@11.999ns period=23.998ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.998ns  (MaxDelay Path 23.998ns)
  Data Path Delay:        0.498ns  (logic 0.070ns (14.056%)  route 0.428ns (85.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 23.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y344                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X8Y344         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.428     0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X4Y343         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   23.998    23.998    
    SLICE_X4Y343         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.024    24.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.022    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                 23.524    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       45.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.304ns (7.040%)  route 4.014ns (92.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 54.942 - 50.000 ) 
    Source Clock Delay      (SCD):    10.169ns
    Clock Pessimism Removal (CPR):    4.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.884ns (routing 0.525ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.480ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.957     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.884    10.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X164Y88        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y88        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.071    10.240 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.197    10.437    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X164Y88        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135    10.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.217    10.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X160Y89        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.098    10.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.600    14.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X23Y300        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.860    53.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    53.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.593    54.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X23Y300        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.981    59.923    
                         clock uncertainty           -0.035    59.888    
    SLICE_X23Y300        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.060    59.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         59.828    
                         arrival time                         -14.487    
  -------------------------------------------------------------------
                         slack                                 45.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.411ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    4.593ns
  Clock Net Delay (Source):      1.100ns (routing 0.319ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.350ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.177     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.100     3.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y342         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y342         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.084     3.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X4Y342         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.852     7.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.240     8.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y342         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.593     3.818    
    SLICE_X4Y342         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.798    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  external_clk_0
  To Clock:  external_clk_0

Setup :            0  Failing Endpoints,  Worst Slack       16.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.971ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_15_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by external_clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/rvx_signal_100_reg/PRE
                            (recovery check against rising-edge clock external_clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (external_clk_0 rise@20.000ns - external_clk_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.220ns (8.104%)  route 2.495ns (91.896%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.492ns (routing 1.355ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.172ns (routing 1.228ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clk_0 rise edge)
                                                      0.000     0.000 r  
    AR23                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    external_clk_0_IBUF_inst/I
    AR23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.590     0.590 r  external_clk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.590    external_clk_0_IBUF_inst/OUT
    AR23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.590 r  external_clk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.924    external_clk_0_IBUF
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.952 r  external_clk_0_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=12676, routed)       2.492     3.444    i_platform/i_rtl/platform_controller/i_rvx_instance_4/external_clk_0_IBUF_BUFG
    SLICE_X24Y428        FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_15_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y428        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     3.513 r  i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_15_reg[2]/Q
                         net (fo=2, routed)           0.195     3.708    i_platform/i_rtl/platform_controller/i_rvx_instance_4/Q[2]
    SLICE_X24Y428        LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.123     3.831 f  i_platform/i_rtl/platform_controller/i_rvx_instance_4/value[9]_i_6/O
                         net (fo=10, routed)          0.826     4.657    i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_23_reg[2]_1_bufg_place
    BUFGCE_X0Y178        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.685 f  i_platform/i_rtl/platform_controller/i_rvx_instance_4/value[9]_i_6_bufg_place/O
                         net (fo=1575, routed)        1.474     6.159    i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/rvx_signal_07_reg[1][0]
    SLICE_X32Y235        FDPE                                         f  i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/rvx_signal_100_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock external_clk_0 rise edge)
                                                     20.000    20.000 r  
    AR23                                              0.000    20.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    20.000    external_clk_0_IBUF_inst/I
    AR23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385    20.385 r  external_clk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.385    external_clk_0_IBUF_inst/OUT
    AR23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.385 r  external_clk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    20.682    external_clk_0_IBUF
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.706 r  external_clk_0_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=12676, routed)       2.172    22.878    i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/external_clk_0_IBUF_BUFG
    SLICE_X32Y235        FDPE                                         r  i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/rvx_signal_100_reg/C
                         clock pessimism              0.373    23.251    
                         clock uncertainty           -0.061    23.190    
    SLICE_X32Y235        FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.060    23.130    i_platform/i_rtl/external_peri_group/i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/rvx_signal_100_reg
  -------------------------------------------------------------------
                         required time                         23.130    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 16.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_15_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by external_clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/i_mnim_i_main_core_inst/i_munoc_instance_05/i_munoc_instance_0/rvx_signal_02_reg[0][28]/CLR
                            (removal check against rising-edge clock external_clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clk_0 rise@0.000ns - external_clk_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.100ns (22.838%)  route 0.338ns (77.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      1.554ns (routing 0.840ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.931ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clk_0 rise edge)
                                                      0.000     0.000 r  
    AR23                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    external_clk_0_IBUF_inst/I
    AR23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  external_clk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    external_clk_0_IBUF_inst/OUT
    AR23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  external_clk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.445    external_clk_0_IBUF
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.462 r  external_clk_0_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=12676, routed)       1.554     2.016    i_platform/i_rtl/platform_controller/i_rvx_instance_4/external_clk_0_IBUF_BUFG
    SLICE_X23Y427        FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_15_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y427        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.056 r  i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_15_reg[5]/Q
                         net (fo=3, routed)           0.060     2.116    i_platform/i_rtl/platform_controller/i_rvx_instance_4/Q[5]
    SLICE_X23Y426        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.060     2.176 f  i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_0[2]_i_1/O
                         net (fo=191, routed)         0.278     2.454    i_platform/i_rtl/i_mnim_i_main_core_inst/i_munoc_instance_05/i_munoc_instance_0/rvx_signal_0_reg[0]
    SLICE_X8Y407         FDCE                                         f  i_platform/i_rtl/i_mnim_i_main_core_inst/i_munoc_instance_05/i_munoc_instance_0/rvx_signal_02_reg[0][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock external_clk_0 rise edge)
                                                      0.000     0.000 r  
    AR23                                              0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    external_clk_0_IBUF_inst/I
    AR23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  external_clk_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    external_clk_0_IBUF_inst/OUT
    AR23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  external_clk_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.666    external_clk_0_IBUF
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.685 r  external_clk_0_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=12676, routed)       1.727     2.412    i_platform/i_rtl/i_mnim_i_main_core_inst/i_munoc_instance_05/i_munoc_instance_0/external_clk_0_IBUF_BUFG
    SLICE_X8Y407         FDCE                                         r  i_platform/i_rtl/i_mnim_i_main_core_inst/i_munoc_instance_05/i_munoc_instance_0/rvx_signal_02_reg[0][28]/C
                         clock pessimism             -0.320     2.092    
    SLICE_X8Y407         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.072    i_platform/i_rtl/i_mnim_i_main_core_inst/i_munoc_instance_05/i_munoc_instance_0/rvx_signal_02_reg[0][28]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 i_platform/U_BNN_TOP/U_BNN_REG_BLOCK/r_SW_BNN_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@3.000ns period=5.999ns})
  Destination:            i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[1].U_PEA/uut_PER0/uut_PE2/r_weight04_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@3.000ns period=5.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.999ns  (mmcm_clkout0 rise@5.999ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.186ns (5.005%)  route 3.530ns (94.995%))
  Logic Levels:           2  (BUFGCE=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 9.342 - 5.999 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.880ns (routing 0.778ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.710ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD38                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.423     0.523 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.364     0.937    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.810 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.238     1.048    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.076 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y5 (CLOCK_ROOT)    net (fo=130478, routed)      1.880     2.956    i_platform/U_BNN_TOP/U_BNN_REG_BLOCK/c0_ddr4_ui_clk
    SLICE_X61Y367        FDCE                                         r  i_platform/U_BNN_TOP/U_BNN_REG_BLOCK/r_SW_BNN_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y367        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     3.026 f  i_platform/U_BNN_TOP/U_BNN_REG_BLOCK/r_SW_BNN_rst_reg/Q
                         net (fo=4, routed)           0.199     3.226    i_platform/i_rtl/platform_controller/i_rvx_instance_4/w_SW_BNN_rst
    SLICE_X63Y365        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     3.314 f  i_platform/i_rtl/platform_controller/i_rvx_instance_4/FSM_sequential_state[2]_i_2__70/O
                         net (fo=1, routed)           2.015     5.329    i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_23_reg[4]_4
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.357 f  i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_23_reg[4]_4_BUFG_inst/O
                         net (fo=62489, routed)       1.316     6.673    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[1].U_PEA/uut_PER0/uut_PE2/r_acc06_reg[15]_1
    SLICE_X96Y239        FDCE                                         f  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[1].U_PEA/uut_PER0/uut_PE2/r_weight04_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.999     5.999 r  
    AD38                                              0.000     5.999 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     6.078    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.368     6.446 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.486    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.486 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.316     6.802    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.560     7.362 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.210     7.572    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.596 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y5 (CLOCK_ROOT)    net (fo=130478, routed)      1.745     9.342    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[1].U_PEA/uut_PER0/uut_PE2/c0_ddr4_ui_clk
    SLICE_X96Y239        FDCE                                         r  i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[1].U_PEA/uut_PER0/uut_PE2/r_weight04_reg[16]/C
                         clock pessimism             -0.453     8.889    
                         clock uncertainty           -0.056     8.834    
    SLICE_X96Y239        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.060     8.774    i_platform/U_BNN_TOP/U_nnp_top/GEN_PEA[1].U_PEA/uut_PER0/uut_PE2/r_weight04_reg[16]
  -------------------------------------------------------------------
                         required time                          8.774    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  2.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.485ns  (arrival time - required time)
  Source:                 i_platform/U_BNN_TOP/U_BNN_REG_BLOCK/r_SW_BNN_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@3.000ns period=5.999ns})
  Destination:            i_platform/U_BNN_TOP/U_BNN_Ctrl/r_BNN_WDATA_reg[24]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@3.000ns period=5.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.094ns (5.847%)  route 1.514ns (94.153%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      1.167ns (routing 0.483ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.533ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD38                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.367 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.407    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.407 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.603    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.833 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.979    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.996 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y5 (CLOCK_ROOT)    net (fo=130478, routed)      1.167     2.163    i_platform/U_BNN_TOP/U_BNN_REG_BLOCK/c0_ddr4_ui_clk
    SLICE_X61Y367        FDCE                                         r  i_platform/U_BNN_TOP/U_BNN_REG_BLOCK/r_SW_BNN_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y367        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.202 f  i_platform/U_BNN_TOP/U_BNN_REG_BLOCK/r_SW_BNN_rst_reg/Q
                         net (fo=4, routed)           0.111     2.312    i_platform/i_rtl/platform_controller/i_rvx_instance_4/w_SW_BNN_rst
    SLICE_X63Y365        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.038     2.350 f  i_platform/i_rtl/platform_controller/i_rvx_instance_4/state[7]_i_2/O
                         net (fo=1, routed)           0.793     3.143    i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_23_reg[4]_2_bufg_place
    BUFGCE_X0Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.160 f  i_platform/i_rtl/platform_controller/i_rvx_instance_4/state[7]_i_2_bufg_place/O
                         net (fo=3867, routed)        0.610     3.770    i_platform/U_BNN_TOP/U_BNN_Ctrl/FSM_onehot_state_FIOFMAP_RW_reg[2]_rep_0
    SLICE_X22Y373        FDCE                                         f  i_platform/U_BNN_TOP/U_BNN_Ctrl/r_BNN_WDATA_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD38                                              0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.386     0.486 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.536    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.758    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.463 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.629    i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.648 r  i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y5 (CLOCK_ROOT)    net (fo=130478, routed)      1.402     2.051    i_platform/U_BNN_TOP/U_BNN_Ctrl/c0_ddr4_ui_clk
    SLICE_X22Y373        FDCE                                         r  i_platform/U_BNN_TOP/U_BNN_Ctrl/r_BNN_WDATA_reg[24]/C
                         clock pessimism              0.254     2.305    
    SLICE_X22Y373        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.285    i_platform/U_BNN_TOP/U_BNN_Ctrl/r_BNN_WDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  1.485    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5_1
  To Clock:  mmcm_clkout5_1

Setup :            0  Failing Endpoints,  Worst Slack       22.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5_1  {rise@0.000ns fall@11.999ns period=23.998ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5_1  {rise@0.000ns fall@11.999ns period=23.998ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.998ns  (mmcm_clkout5_1 rise@23.998ns - mmcm_clkout5_1 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.151ns (14.789%)  route 0.870ns (85.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 26.992 - 23.998 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.595ns (routing 0.815ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.739ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5_1 rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.524 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.574    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.364     0.938    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.811 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.231     1.042    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y4 (CLOCK_ROOT)    net (fo=841, routed)         1.595     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y339         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y339         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     2.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.225     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X8Y339         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.082     3.041 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.645     3.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X19Y336        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5_1 rise edge)
                                                     23.998    23.998 r  
    M38                                               0.000    23.998 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.079    24.077    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369    24.445 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    24.485    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    24.485 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.316    24.801    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.560    25.361 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.203    25.564    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    25.588 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y4 (CLOCK_ROOT)    net (fo=841, routed)         1.404    26.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y336        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.414    26.579    
                         clock uncertainty           -0.067    26.512    
    SLICE_X19Y336        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.060    26.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.452    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                                 22.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5_1  {rise@0.000ns fall@11.999ns period=23.998ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5_1  {rise@0.000ns fall@11.999ns period=23.998ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5_1 rise@0.000ns - mmcm_clkout5_1 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      1.007ns (routing 0.510ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.566ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5_1 rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.368 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.408    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.408 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.604    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.834 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.140     0.974    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.991 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y4 (CLOCK_ROOT)    net (fo=841, routed)         1.007     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y345         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y345         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.084     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X4Y345         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5_1 rise edge)
                                                      0.000     0.000 r  
    M38                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y154
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.487 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.537    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.759    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.464 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.160     0.624    i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.643 r  i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y4 (CLOCK_ROOT)    net (fo=841, routed)         1.136     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y345         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.266     2.045    
    SLICE_X4Y345         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.096    





