{'Ce': {'CDeps': [],
        'CLines': [],
        'Clocked': False,
        'DDeps': [['Cx']],
        'DLines': ['59:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571e7a50>]},
 'Cn': {'CDeps': [],
        'CLines': [],
        'Clocked': False,
        'DDeps': [['Cx']],
        'DLines': ['58:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571e7810>]},
 'Cs': {'CDeps': [],
        'CLines': [],
        'Clocked': False,
        'DDeps': [['Cx']],
        'DLines': ['61:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571e7ed0>]},
 'Cw': {'CDeps': [],
        'CLines': [],
        'Clocked': False,
        'DDeps': [['Cx']],
        'DLines': ['60:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571e7c90>]},
 'Cx': {'CDeps': [[[], [], ['rst']]],
        'CLines': [[None, None, '70:C']],
        'Clocked': False,
        'DDeps': [[], ['Cx_rst']],
        'DLines': ['44:D', '72:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf57d86090>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf571e6190>]},
 'E1': {'CDeps': [],
        'CLines': [],
        'Clocked': False,
        'DDeps': [['x_cur', 'x_dst']],
        'DLines': ['84:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571e6d10>]},
 'Eport': {'CDeps': [[[], [], ['rst']],
                     [[], [], ['rst', 'empty'], ['flit_id']]],
           'CLines': [[None, None, '70:C'], [None, None, '92:C', '95:C']],
           'Clocked': False,
           'DDeps': [[],
                     [],
                     ['E1',
                      'N1',
                      'S1',
                      'E1',
                      'N1',
                      'Ren',
                      'E1',
                      'S1',
                      'Res',
                      'Ce']],
           'DLines': ['38:D', '75:D', '97:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf57d1acd0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf571e6590>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf57d3e690>]},
 'Lport': {'CDeps': [[[], [], ['rst']],
                     [[], [], ['rst', 'empty'], ['flit_id']]],
           'CLines': [[None, None, '70:C'], [None, None, '92:C', '95:C']],
           'Clocked': False,
           'DDeps': [[], [], ['N1', 'E1', 'W1', 'S1']],
           'DLines': ['40:D', '78:D', '100:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf57d8fc50>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf571e6950>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf57d10490>]},
 'N1': {'CDeps': [],
        'CLines': [],
        'Clocked': False,
        'DDeps': [['y_dst', 'y_cur']],
        'DLines': ['83:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571e6ad0>]},
 'Nport': {'CDeps': [[[], [], ['rst']],
                     [[], [], ['rst', 'empty'], ['flit_id']],
                     [[], [], ['rst', 'empty']]],
           'CLines': [[None, None, '70:C'],
                      [None, None, '92:C', '95:C'],
                      [None, None, '92:C']],
           'Clocked': False,
           'DDeps': [[],
                     [],
                     ['N1',
                      'E1',
                      'W1',
                      'N1',
                      'E1',
                      'Rne',
                      'N1',
                      'W1',
                      'Rnw',
                      'Cn'],
                     []],
           'DLines': ['36:D', '74:D', '96:D', '93:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf57d25c90>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf571e6450>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf57186e90>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf57186790>]},
 'Ren': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['Rxy']],
         'DLines': ['50:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf57d86a50>]},
 'Res': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['Rxy']],
         'DLines': ['51:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf57d86c90>]},
 'Rne': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['Rxy']],
         'DLines': ['48:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf57d865d0>]},
 'Rnw': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['Rxy']],
         'DLines': ['49:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf57d86810>]},
 'Rse': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['Rxy']],
         'DLines': ['54:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571e7390>]},
 'Rsw': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['Rxy']],
         'DLines': ['55:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571e75d0>]},
 'Rwn': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['Rxy']],
         'DLines': ['52:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf57d86ed0>]},
 'Rws': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['Rxy']],
         'DLines': ['53:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571e7150>]},
 'Rxy': {'CDeps': [[[], [], ['rst']]],
         'CLines': [[None, None, '70:C']],
         'Clocked': False,
         'DDeps': [[], ['Rxy_rst']],
         'DLines': ['43:D', '71:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf57947cd0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf571e6050>]},
 'S1': {'CDeps': [],
        'CLines': [],
        'Clocked': False,
        'DDeps': [['y_cur', 'y_dst']],
        'DLines': ['86:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571861d0>]},
 'Sport': {'CDeps': [[[], [], ['rst']],
                     [[], [], ['rst', 'empty'], ['flit_id']]],
           'CLines': [[None, None, '70:C'], [None, None, '92:C', '95:C']],
           'Clocked': False,
           'DDeps': [[],
                     [],
                     ['S1',
                      'E1',
                      'W1',
                      'S1',
                      'E1',
                      'Rse',
                      'S1',
                      'W1',
                      'Rsw',
                      'Cs']],
           'DLines': ['39:D', '77:D', '99:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf5824a9d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf571e6810>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf57d10350>]},
 'W1': {'CDeps': [],
        'CLines': [],
        'Clocked': False,
        'DDeps': [['x_dst', 'x_cur']],
        'DLines': ['85:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571e6f50>]},
 'Wport': {'CDeps': [[[], [], ['rst']],
                     [[], [], ['rst', 'empty'], ['flit_id']]],
           'CLines': [[None, None, '70:C'], [None, None, '92:C', '95:C']],
           'Clocked': False,
           'DDeps': [[],
                     [],
                     ['W1',
                      'N1',
                      'S1',
                      'W1',
                      'N1',
                      'Rwn',
                      'W1',
                      'S1',
                      'Rws',
                      'Cw']],
           'DLines': ['37:D', '76:D', '98:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf57d1ab90>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf571e66d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf57d3ecd0>]},
 'cur_addr': {'CDeps': [[[], [], ['rst']]],
              'CLines': [[None, None, '70:C']],
              'Clocked': False,
              'DDeps': [[], ['cur_addr_rst']],
              'DLines': ['45:D', '73:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf57d86310>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf571e6310>]},
 'x_cur': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['cur_addr']],
           'DLines': ['64:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571f2250>]},
 'x_dst': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['dst_addr']],
           'DLines': ['66:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571f28d0>]},
 'y_cur': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['cur_addr']],
           'DLines': ['65:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571f2590>]},
 'y_dst': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['dst_addr']],
           'DLines': ['67:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdf571f2c10>]}}
