Haitham Akkary , Michael A. Driscoll, A dynamic multithreading processor, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.226-236, November 1998, Dallas, Texas, USA
Arvind , David E. Culler, Dataflow architectures, Annual review of computer science vol. 1, 1986, Annual Reviews Inc., Palo Alto, CA, 1986
Emery D. Berger , Kathryn S. McKinley , Robert D. Blumofe , Paul R. Wilson, Hoard: a scalable memory allocator for multithreaded applications, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.117-128, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379232]
Anasua Bhowmik , Manoj Franklin, A general compiler framework for speculative multithreading, Proceedings of the fourteenth annual ACM symposium on Parallel algorithms and architectures, August 10-13, 2002, Winnipeg, Manitoba, Canada[doi>10.1145/564870.564885]
Christopher B. Colohan , Anastassia Ailamaki , J. Gregory Steffan , Todd C. Mowry, Tolerating Dependences Between Large Speculative Threads Via Sub-Threads, Proceedings of the 33rd annual international symposium on Computer Architecture, p.216-226, June 17-21, 2006[doi>10.1109/ISCA.2006.43]
Christopher B. Colohan , Todd C. Mowry , Anastassia Ailamaki, Applying thread-level speculation to database transactions, Carnegie Mellon University, Pittsburgh, PA, 2005
C. B. Colohan , A. C. Ailamaki , J. G. Steffan , T. C. Mowry, CMP Support for Large and Dependent Speculative Threads, IEEE Transactions on Parallel and Distributed Systems, v.18 n.8, p.1041-1054, August 2007[doi>10.1109/TPDS.2007.1081]
Eggers, S. and Jeremiassen, T. 1991. Eliminating false sharing. In Proceedings of the 1991 International Conference on Parallel Processing. Vol. I. 377--381.
Manoj Franklin , Gurindar S. Sohi, ARB: A Hardware Mechanism for Dynamic Reordering of Memory References, IEEE Transactions on Computers, v.45 n.5, p.552-571, May 1996[doi>10.1109/12.509907]
Hector Garcia-Molina , Kenneth Salem, Sagas, Proceedings of the 1987 ACM SIGMOD international conference on Management of data, p.249-259, May 27-29, 1987, San Francisco, California, USA[doi>10.1145/38713.38742]
María Jesús Garzarán , Milos Prvulovic , José María Llabería , Víctor Viñals , Lawrence Rauchwerger , Josep Torrellas, Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.191, February 08-12, 2003
Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th annual international symposium on Computer Architecture, p.15-26, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325102]
S. Gopal , T. Vijaykumar , J. Smith , G. Sohi, Speculative Versioning Cache, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.195, January 31-February 04, 1998
Jim Gray, Benchmark Handbook: For Database and Transaction Processing Systems, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1992
Manish Gupta , Rahul Nim, Techniques for speculative run-time parallelization of loops, Proceedings of the 1998 ACM/IEEE conference on Supercomputing, p.1-12, November 07-13, 1998, San Jose, CA
Robert H. Halstead, Jr., MULTILISP: a language for concurrent symbolic computation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.7 n.4, p.501-538, Oct. 1985[doi>10.1145/4472.4478]
Lance Hammond , Brian D. Carlstrom , Vicky Wong , Ben Hertzberg , Mike Chen , Christos Kozyrakis , Kunle Olukotun, Programming with transactional coherence and consistency (TCC), Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024395]
Lance Hammond , Benedict A. Hubbert , Michael Siu , Manohar K. Prabhu , Michael Chen , Kunle Olukotun, The Stanford Hydra CMP, IEEE Micro, v.20 n.2, p.71-84, March 2000[doi>10.1109/40.848474]
Lance Hammond , Vicky Wong , Mike Chen , Brian D. Carlstrom , John D. Davis , Ben Hertzberg , Manohar K. Prabhu , Honggo Wijaya , Christos Kozyrakis , Kunle Olukotun, Transactional Memory Coherence and Consistency, Proceedings of the 31st annual international symposium on Computer architecture, p.102, June 19-23, 2004, München, Germany
Maurice Herlihy , J. Eliot B. Moss, Transactional memory: architectural support for lock-free data structures, Proceedings of the 20th annual international symposium on computer architecture, p.289-300, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165164]
IBM Corporation. 2004. IBM DB2 Universal Database Administration Guide: Performance. IBM Corporation, Yorktown Heights, NY.
Tor E. Jeremiassen , Susan J. Eggers, Reducing false sharing on shared memory multiprocessors through compile time data transformations, Proceedings of the fifth ACM SIGPLAN symposium on Principles and practice of parallel programming, p.179-188, July 19-21, 1995, Santa Barbara, California, USA[doi>10.1145/209936.209955]
Troy A. Johnson , Rudolf Eigenmann , T. N. Vijaykumar, Min-cut program decomposition for thread-level speculation, Proceedings of the ACM SIGPLAN 2004 conference on Programming language design and implementation, June 09-11, 2004, Washington DC, USA[doi>10.1145/996841.996851]
H. Kaufmann , H.-J. Schek, Extending TP—monitors for intra-transaction parallelism, Proceedings of the fourth international conference on on Parallel and distributed information systems, p.250-261, December 18-20, 1996, Miami Beach, Florida, USA
Tom Knight, An architecture for mostly functional languages, Proceedings of the 1986 ACM conference on LISP and functional programming, p.105-112, August 1986, Cambridge, Massachusetts, USA[doi>10.1145/319838.319854]
H. T. Kung , John T. Robinson, On optimistic methods for concurrency control, ACM Transactions on Database Systems (TODS), v.6 n.2, p.213-226, June 1981[doi>10.1145/319566.319567]
S. A. Mahlke , W. Y. Chen , J. C. Gyllenhaal , W.-M. W. Hwu, Compiler code transformations for superscalar-based high performance systems, Proceedings of the 1992 ACM/IEEE conference on Supercomputing, p.808-817, November 16-20, 1992, Minneapolis, Minnesota, USA
Pedro Marcuello , Antonio González, Clustered speculative multithreaded processors, Proceedings of the 13th international conference on Supercomputing, p.365-372, June 20-25, 1999, Rhodes, Greece[doi>10.1145/305138.305214]
José F. Martínez , Josep Torrellas, Speculative synchronization: applying thread-level speculation to explicitly parallel applications, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605400]
McFarling, S. 1993. Combining branch predictors. Tech. rep. TN-36. Digital Western Research Laboratory, Palo Alto, CA.
David T. McWherter , Bianca Schroeder , Anastassia Ailamaki , Mor Harchol-Balter, Priority Mechanisms for OLTP and Transactional Web Applications, Proceedings of the 20th International Conference on Data Engineering, p.535, March 30-April 02, 2004
David T. McWherter , Bianca Schroeder , Anastassia Ailamaki , Mor Harchol-Balter, Improving Preemptive Prioritization via Statistical Characterization of OLTP Locking, Proceedings of the 21st International Conference on Data Engineering, p.446-457, April 05-08, 2005[doi>10.1109/ICDE.2005.78]
Miller, J. and Lau, H. 2001. Microsoft SQL Server 2000 Resource Kit. Chapter RDBMS: Performance Tuning Guide for Data Warehousing. Microsoft Press: Redmond, WA. 575--653.
C. Mohan , Don Haderle , Bruce Lindsay , Hamid Pirahesh , Peter Schwarz, ARIES: a transaction recovery method supporting fine-granularity locking and partial rollbacks using write-ahead logging, ACM Transactions on Database Systems (TODS), v.17 n.1, p.94-162, March 1992[doi>10.1145/128765.128770]
Morrisett, G. and Herlihy, M. 1993. Optimistic parallelization. Tech. rep. CMU-CS-93-171. School of Computer Science, Carnegie Mellon University, Pittsburgh, PA.
Michael A. Olson , Keith Bostic , Margo Seltzer, Berkeley DB, Proceedings of the annual conference on USENIX Annual Technical Conference, p.43-43, June 06-11, 1999, Monterey, California
Kunle Olukotun , Lance Hammond , Mark Willey, Improving the performance of speculatively parallel applications on the Hydra CMP, Proceedings of the 13th international conference on Supercomputing, p.21-30, June 20-25, 1999, Rhodes, Greece[doi>10.1145/305138.305155]
Chong-Liang Ooi , Seon Wook Kim , Il Park , Rudolf Eigenmann , Babak Falsafi , T. N. Vijaykumar, Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor, Proceedings of the 15th international conference on Supercomputing, p.368-380, June 2001, Sorrento, Italy[doi>10.1145/377792.377863]
Jeffrey T. Oplinger , David L. Heine , Monica S. Lam, In Search of Speculative Thread-Level Parallelism, Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, p.303, October 12-16, 1999
Manohar K. Prabhu , Kunle Olukotun, Using thread-level speculation to simplify manual parallelization, Proceedings of the ninth ACM SIGPLAN symposium on Principles and practice of parallel programming, June 11-13, 2003, San Diego, California, USA[doi>10.1145/781498.781500]
Milos Prvulovic , María Jesús Garzarán , Lawrence Rauchwerger , Josep Torrellas, Removing architectural bottlenecks to the scalability of speculative parallelization, Proceedings of the 28th annual international symposium on Computer architecture, p.204-215, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379264]
Ravi Rajwar , James R. Goodman, Speculative lock elision: enabling highly concurrent multithreaded execution, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Lawrence Rauchwerger , David A. Padua, The LRPD Test: Speculative Run-Time Parallelization of Loops with Privatization and Reduction Parallelization, IEEE Transactions on Parallel and Distributed Systems, v.10 n.2, p.160-180, February 1999[doi>10.1109/71.752782]
Eric Rotenberg , Quinn Jacobson , Yiannakis Sazeides , Jim Smith, Trace processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.138-148, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Rundberg, P. and Stenstrom, P. 2000. Low-cost thread-level data dependence speculation on multiprocessors. In Proceedings of the Fourth Workshop on Multithreaded Execution, Architecture and Compilation.
Michael Rys , Moira C. Norrie , Hans-Jörg Schek, Intra-Transaction Parallelism in the Mapping of an Object Model to a Relational Multi-Processor System, Proceedings of the 22th International Conference on Very Large Data Bases, p.460-471, September 03-06, 1996
Dennis Shasha , Francois Llirbat , Eric Simon , Patrick Valduriez, Transaction chopping: algorithms and performance studies, ACM Transactions on Database Systems (TODS), v.20 n.3, p.325-363, Sept. 1995[doi>10.1145/211414.211427]
Shinnar, A., Tarditi, D., Plesko, M., and Steensgaard, B. 2004. Integrating support for undo with exception handling. Tech. rep. MSR-TR-2004-140. Microsoft Research. Redmond, WA.
Abraham Silberschatz , Peter Baer Galvin, Operating System Concepts, John Wiley & Sons, Inc., New York, NY, 1999
Gurindar S. Sohi , Scott E. Breach , T. N. Vijaykumar, Multiscalar processors, Proceedings of the 22nd annual international symposium on Computer architecture, p.414-425, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224451]
Steffan, J., Colohan, C., and Mowry, T. 1997. Architectural support for thread-level data speculation. Tech. rep. CMU-CS-97-188. School of Computer Science, Carnegie Mellon University, Pittsburgh, PA.
J. Greggory Steffan , Christopher B. Colohan , Antonia Zhai , Todd C. Mowry, A scalable approach to thread-level speculation, Proceedings of the 27th annual international symposium on Computer architecture, p.1-12, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339650]
J. Gregory Steffan , Christopher B. Colohan , Antonia Zhai , Todd C. Mowry, Improving Value Communication for Thread-Level Speculation, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.65, February 02-06, 2002
J. Steffan , T Mowry, The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.2, January 31-February 04, 1998
J. Gregory Steffan , Christopher Colohan , Antonia Zhai , Todd C. Mowry, The STAMPede approach to thread-level speculation, ACM Transactions on Computer Systems (TOCS), v.23 n.3, p.253-300, August 2005[doi>10.1145/1082469.1082471]
Torrellas, J., Lam, M., and Hennessy, J. 1990. Shared data placement optimizations to reduce multiprocessor cache miss rates. In Proceedings of the 1990 International Conference on Parallel Processing. Vol. II. 266--270.
Transaction Processing Performance Council. 2005. TPC benchmark C standard specification revision 5.4. Go online to http://www.tpc.org.
Tremblay, M. 1999. MAJC: Microprocessor architecture for Java computing. In Proceedings of HotChips '99.
T. N. Vijaykumar , Gurindar S. Sohi, Compiling for the multiscalar architecture, The University of Wisconsin - Madison, 1998
Kenneth C. Yeager, The MIPS R10000 Superscalar Microprocessor, IEEE Micro, v.16 n.2, p.28-40, April 1996[doi>10.1109/40.491460]
Antonia Zhai , Christopher B. Colohan , J. Gregory Steffan , Todd C. Mowry, Compiler optimization of scalar value communication between speculative threads, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605416]
Antonia Zhai , Christopher B. Colohan , J. Gregory Steffan , Todd C. Mowry, Compiler Optimization of Memory-Resident Value Communication Between Speculative Threads, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.39, March 20-24, 2004, Palo Alto, California
Y. Zhang , L. Rauchwerger , J. Torrellas, Hardware for Speculative Parallelization of Partially-Parallel Loops in DSM Multiprocessors, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.135, January 09-12, 1999
Zuzarte, C. 2005. Personal communication.
