module ext_mem (
    input  clk,  // clock
    input  rst,  // reset
    output ram_ce,
    output ram_clk,
    inout  ram_sio[4],
    
    output debug[16]
  ) {
  
  .clk(clk), .rst(rst) {
    fsm state = { INIT };
  }

  always {
    ram_ce = 0;
    ram_clk = 0;
    ram_sio.enable = 0;
    ram_sio.write = 4h0;
    debug = 16h0000;
    
    
    case(state.q) {
      state.INIT:
        state.d = state.INIT;
    }
  }
}
