================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.1
  Build 1846317 on Thu Jun 22 18:17:09 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/tools/xilinx/SDx/2017.1/Vivado_HLS/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'blaok' on host 'u19-blaok' (Linux_x86_64 version 4.4.0-79-generic) on Fri Sep 15 00:55:53 PDT 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/blaok/ssd/blaok/git/sdaccel-stencil/_xocc_compile_jacobi3d_kernel-tile200-unroll1_jacobi3d-hw-tile200-unroll1-burst100032.dir/impl/kernels/jacobi3d_kernel'
INFO: [HLS 200-10] Creating and opening project '/home/blaok/ssd/blaok/git/sdaccel-stencil/_xocc_compile_jacobi3d_kernel-tile200-unroll1_jacobi3d-hw-tile200-unroll1-burst100032.dir/impl/kernels/jacobi3d_kernel/jacobi3d_kernel'.
INFO: [HLS 200-10] Adding design file '/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/blaok/ssd/blaok/git/sdaccel-stencil/_xocc_compile_jacobi3d_kernel-tile200-unroll1_jacobi3d-hw-tile200-unroll1-burst100032.dir/impl/kernels/jacobi3d_kernel/jacobi3d_kernel/solution_OCL_REGION_0'.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
INFO: [HLS 200-10] Analyzing design file '/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 348.445 ; gain = 12.586 ; free physical = 22088 ; free virtual = 81473
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 348.445 ; gain = 12.586 ; free physical = 22065 ; free virtual = 81467
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'compute_load_channel' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:195) in function 'compute(bool, float (*) [100032], float (*) [100032], float (*) [0], float (*) [1][19999], float (*) [30][2], float (*) [7][199], float (*) [1][19798], float (*) [5][197], float (*) [1][19597], float (*) [3][195], float (*) [1][19396], float (*) [1][193], float (*) [1][19197], float (*) [1][19398], float (*) [1][19599], float (*) [1][19800], int*, int*, int*, int*, int, int, int)' completely.
INFO: [XFORM 203-501] Unrolling loop 'compute_load_unrolled' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:199) in function 'compute(bool, float (*) [100032], float (*) [100032], float (*) [0], float (*) [1][19999], float (*) [30][2], float (*) [7][199], float (*) [1][19798], float (*) [5][197], float (*) [1][19597], float (*) [3][195], float (*) [1][19396], float (*) [1][193], float (*) [1][19197], float (*) [1][19398], float (*) [1][19599], float (*) [1][19800], int*, int*, int*, int*, int, int, int)' completely.
INFO: [XFORM 203-501] Unrolling loop 'compute_unrolled' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:318) in function 'compute(bool, float (*) [100032], float (*) [100032], float (*) [0], float (*) [1][19999], float (*) [30][2], float (*) [7][199], float (*) [1][19798], float (*) [5][197], float (*) [1][19597], float (*) [3][195], float (*) [1][19396], float (*) [1][193], float (*) [1][19197], float (*) [1][19398], float (*) [1][19599], float (*) [1][19800], int*, int*, int*, int*, int, int, int)' completely.
INFO: [XFORM 203-501] Unrolling loop 'bases_init' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:631) in function 'jacobi3d_kernel' completely.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 348.707 ; gain = 12.848 ; free physical = 22023 ; free virtual = 81439
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:65: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 348.707 ; gain = 12.848 ; free physical = 22035 ; free virtual = 81454
INFO: [XFORM 203-510] Pipelining loop 'memset_FIFO_ptrs' in function 'jacobi3d_kernel' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'store_channel' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:54) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'load_channel' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:30) in function 'load' automatically.
INFO: [XFORM 203-501] Unrolling loop 'store_channel' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:54) in function 'store' completely.
INFO: [XFORM 203-501] Unrolling loop 'store_coalesced' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:62) in function 'store' completely.
INFO: [XFORM 203-501] Unrolling loop 'load_channel' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:30) in function 'load' completely.
INFO: [XFORM 203-501] Unrolling loop 'load_coalesced' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:38) in function 'load' completely.
WARNING: [XFORM 203-105] Ignored array partition directive (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:579:1) : cannot locate the real object(s).
INFO: [XFORM 203-101] Partitioning array 'input_0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_1' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:554) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:555) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_1' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:556) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19999' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:558) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_2' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:559) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_199' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:560) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19798' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:561) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_197' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:562) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19597' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:563) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_195' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:564) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19396' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:565) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_193' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:566) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19197' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:567) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19398' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19599' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:569) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19800' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:570) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_ptrs' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'i_base' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:618) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'j_base' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:619) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_base' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:620) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_points' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buffer' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_0.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:553) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'input_1.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:554) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'output_0.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:555) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'output_1.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:556) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19999.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:558) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_2.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:559) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_199.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:560) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19798.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:561) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_197.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:562) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19597.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:563) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_195.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:564) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19396.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:565) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_193.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:566) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19197.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:567) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19398.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:568) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19599.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:569) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FIFO_19800.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:570) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_points.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buffer.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_points.0.0' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:656:9) to (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:639:85) in function 'jacobi3d_kernel'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:441:17) to (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:175:50) in function 'compute'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 482.078 ; gain = 146.219 ; free physical = 21950 ; free virtual = 81396
INFO: [XFORM 203-811] Inferring bus burst write of length 6252 on port 'to.V' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:67:17).
INFO: [XFORM 203-811] Inferring bus burst read of length 6252 on port 'from.V' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:35:86).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FF' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:75).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_19999' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:76).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[22]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[21]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[2]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[1]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[0]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[29]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[6]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[5]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[4]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[3]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[28]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[27]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[26]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[25]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[24]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[20]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[19]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[18]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[17]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[16]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[15]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[14]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[13]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[12]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[11]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[10]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[8]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[7]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[9]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_2[23]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_199[4]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_199[3]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_199[2]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_199[1]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_199[0]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_199[6]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_199[5]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:78).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_19798' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:79).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_197[4]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:80).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_197[3]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:80).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_197[2]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:80).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_197[1]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:80).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_197[0]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:80).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_19597' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:81).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_195[2]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_195[1]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_195[0]' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_19396' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:83).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_193' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:84).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_19197' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_19398' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:86).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_19599' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:87).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'FIFO_19800' (/home/blaok/ssd/blaok/git/sdaccel-stencil/src/jacobi3d_kernel-tile200-unroll1.cpp:88).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 483.082 ; gain = 147.223 ; free physical = 21942 ; free virtual = 81396
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'jacobi3d_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_epoch'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.13 seconds; current allocated memory: 107.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 108.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_epoch'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 56.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 111.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 114.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_epoch'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 115.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 116.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jacobi3d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memset_FIFO_ptrs'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 117.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 118.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 120.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 8962 from HDL expression: (ap_block_pp0_stage0_11001 == 1'b0)
INFO: [RTGEN 206-100] Generating core module 'jacobi3d_kernel_fadd_32ns_32ns_32_8_full_dsp': 54 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi3d_kernel_fmul_32ns_32ns_32_5_max_dsp': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi3d_kernel_mux_164_32_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 129.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store'.
INFO: [HLS 200-111]  Elapsed time: 3.33 seconds; current allocated memory: 140.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jacobi3d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi3d_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi3d_kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi3d_kernel/var_output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi3d_kernel/var_input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi3d_kernel/tile_num_dim_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi3d_kernel/tile_num_dim_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi3d_kernel/input_size_dim_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi3d_kernel/tile_burst_num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi3d_kernel/extra_space_i_coalesed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi3d_kernel/extra_space_o_coalesed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi3d_kernel/total_burst_num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jacobi3d_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'var_output_V', 'var_input_V', 'tile_num_dim_1', 'input_size_dim_2', 'tile_burst_num', 'extra_space_i_coalesed', 'extra_space_o_coalesed' and 'total_burst_num' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'jacobi3d_kernel_mux_164_32_1' is changed to 'jacobi3d_kernel_mux_164_32_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'jacobi3d_kernel_mux_164_32_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jacobi3d_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 150.358 MB.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_input_0_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_FIFO_19999_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_FIFO_2_0_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_FIFO_199_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_FIFO_19798_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_FIFO_197_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_FIFO_19597_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_FIFO_195_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_FIFO_19396_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_FIFO_193_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_FIFO_19197_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_FIFO_19398_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_FIFO_19599_0_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'jacobi3d_kernel_FIFO_19800_0_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 547.082 ; gain = 211.223 ; free physical = 21655 ; free virtual = 81168
INFO: [SYSC 207-301] Generating SystemC RTL for jacobi3d_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for jacobi3d_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for jacobi3d_kernel.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.


****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/curr/blaok/.Xilinx/Vivado/2017.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
INFO: [Common 17-1460] Use of init.tcl in /opt/tools/xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/tools/xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/SDx/2017.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'jacobi3d_kernel_ap_fmul_3_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'jacobi3d_kernel_ap_fmul_3_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'jacobi3d_kernel_ap_fmul_3_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'jacobi3d_kernel_ap_fadd_6_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'jacobi3d_kernel_ap_fadd_6_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'jacobi3d_kernel_ap_fadd_6_full_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/SDx/2017.1/Vivado/data/ip'.
WARNING: [Vivado 12-4404] The CPU emulation flow is not supported when using a packaged XO file with XOCC.
Add Instance compute grp_compute_fu_810 810
Add Instance store grp_store_fu_919 919
Add Instance load grp_load_fu_945 945
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 00:57:26 2017...
CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/curr/blaok/.Xilinx/Vivado/2017.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
Vivado HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 170.28 seconds; peak allocated memory: 150.358 MB.
