{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621939018038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621939018046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 12:36:57 2021 " "Processing started: Tue May 25 12:36:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621939018046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939018046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp78 -c tp78 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp78 -c tp78" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939018046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621939018711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621939018711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/tp78-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/tp78-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp78-rtl " "Found design unit 1: tp78-rtl" {  } { { "../architectures/tp78-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/tp78-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/system-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/system-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system-rtl " "Found design unit 1: system-rtl" {  } { { "../architectures/system-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/system-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/light_manager-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/light_manager-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light_manager-rtl " "Found design unit 1: light_manager-rtl" {  } { { "../architectures/light_manager-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029422 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" light_manager_rush-rtl.vhd(7) " "VHDL syntax error at light_manager_rush-rtl.vhd(7) near text \";\";  expecting \")\", or \",\"" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 7 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029426 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" light_manager_rush-rtl.vhd(28) " "VHDL syntax error at light_manager_rush-rtl.vhd(28) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029426 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \"<=\" light_manager_rush-rtl.vhd(30) " "VHDL syntax error at light_manager_rush-rtl.vhd(30) near text \"THEN\";  expecting \"<=\"" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029426 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" light_manager_rush-rtl.vhd(44) " "VHDL syntax error at light_manager_rush-rtl.vhd(44) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029426 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \"<=\" light_manager_rush-rtl.vhd(46) " "VHDL syntax error at light_manager_rush-rtl.vhd(46) near text \"THEN\";  expecting \"<=\"" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029426 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" light_manager_rush-rtl.vhd(60) " "VHDL syntax error at light_manager_rush-rtl.vhd(60) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029426 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \"<=\" light_manager_rush-rtl.vhd(62) " "VHDL syntax error at light_manager_rush-rtl.vhd(62) near text \"THEN\";  expecting \"<=\"" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029426 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" light_manager_rush-rtl.vhd(76) " "VHDL syntax error at light_manager_rush-rtl.vhd(76) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 76 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029426 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \"<=\" light_manager_rush-rtl.vhd(78) " "VHDL syntax error at light_manager_rush-rtl.vhd(78) near text \"THEN\";  expecting \"<=\"" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 78 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029426 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" light_manager_rush-rtl.vhd(92) " "VHDL syntax error at light_manager_rush-rtl.vhd(92) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029426 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \"<=\" light_manager_rush-rtl.vhd(94) " "VHDL syntax error at light_manager_rush-rtl.vhd(94) near text \"THEN\";  expecting \"<=\"" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029426 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" light_manager_rush-rtl.vhd(108) " "VHDL syntax error at light_manager_rush-rtl.vhd(108) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "../architectures/light_manager_rush-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_rush-rtl.vhd" 108 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/light_manager_rush-rtl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/light_manager_rush-rtl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/light_manager_normal-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/light_manager_normal-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light_manager_normal-rtl " "Found design unit 1: light_manager_normal-rtl" {  } { { "../architectures/light_manager_normal-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/light_manager_normal-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/led_driver-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/led_driver-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_driver-rtl " "Found design unit 1: led_driver-rtl" {  } { { "../architectures/led_driver-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/led_driver-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/cycle_manager-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/cycle_manager-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cycle_manager-rtl " "Found design unit 1: cycle_manager-rtl" {  } { { "../architectures/cycle_manager-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/cycle_manager-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/clock_divider-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/clock_divider-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "../architectures/clock_divider-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/clock_divider-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/bin_to_bcd-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/bin_to_bcd-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_bcd-rtl " "Found design unit 1: bin_to_bcd-rtl" {  } { { "../architectures/bin_to_bcd-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/bin_to_bcd-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/bcd_to_7seg-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/architectures/bcd_to_7seg-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-rtl " "Found design unit 1: bcd_to_7seg-rtl" {  } { { "../architectures/bcd_to_7seg-rtl.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/architectures/bcd_to_7seg-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/packages/parameters.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/packages/parameters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parameters " "Found design unit 1: parameters" {  } { { "../packages/parameters.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/packages/parameters.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/tp78-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/tp78-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 tp78 " "Found entity 1: tp78" {  } { { "../entities/tp78-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/tp78-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/system-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/system-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "../entities/system-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/system-entity.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/light_manager-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/light_manager-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 light_manager " "Found entity 1: light_manager" {  } { { "../entities/light_manager-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/light_manager-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/light_manager_rush-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/light_manager_rush-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 light_manager_rush " "Found entity 1: light_manager_rush" {  } { { "../entities/light_manager_rush-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/light_manager_rush-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/light_manager_normal-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/light_manager_normal-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 light_manager_normal " "Found entity 1: light_manager_normal" {  } { { "../entities/light_manager_normal-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/light_manager_normal-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/led_driver-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/led_driver-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../entities/led_driver-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/led_driver-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/cycle_manager-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/cycle_manager-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cycle_manager " "Found entity 1: cycle_manager" {  } { { "../entities/cycle_manager-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/cycle_manager-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/clock_divider-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/clock_divider-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../entities/clock_divider-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/clock_divider-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/bin_to_bcd-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/bin_to_bcd-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "../entities/bin_to_bcd-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/bin_to_bcd-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/bcd_to_7seg-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/documents/epfl/ba first year/ba2/dsd/graded_tp/tp78/tp78/entities/bcd_to_7seg-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "../entities/bcd_to_7seg-entity.vhd" "" { Text "C:/Users/aniru/Documents/EPFL/BA First Year/BA2/DSD/Graded_TP/TP78/tp78/entities/bcd_to_7seg-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621939029496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029496 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621939029623 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 25 12:37:09 2021 " "Processing ended: Tue May 25 12:37:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621939029623 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621939029623 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621939029623 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939029623 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621939030226 ""}
