Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Wed Apr 16 09:38:47 2014
| Host         : ubuntu running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file dma_wrapper_timing_summary_routed.rpt -pb dma_wrapper_timing_summary_routed.pb
| Design       : dma_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.08 2013-09-28
----------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 0 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 6 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.348        0.000                      0                21385        0.017        0.000                      0                21385        4.500        0.000                       0                  9205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.227        0.000                      0                   33        0.238        0.000                      0                   33        4.500        0.000                       0                    34  
clk_fpga_2          4.348        0.000                      0                21122        0.017        0.000                      0                21122        8.750        0.000                       0                  9171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_2          4.637        0.000                      0                   32        1.095        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_2         clk_fpga_2               9.793        0.000                      0                  198        0.184        0.000                      0                  198  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 dma_i/ADC_emul_0/inst/acc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_i/ADC_emul_0/inst/redirect_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.890ns (19.400%)  route 3.698ns (80.600%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 13.945 - 10.000 ) 
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.881 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.652     4.533    dma_i/ADC_emul_0/clk
    SLICE_X38Y56                                                      r  dma_i/ADC_emul_0/inst/acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.518     5.051 f  dma_i/ADC_emul_0/inst/acc_reg[13]/Q
                         net (fo=5, routed)           2.542     7.594    dma_i/ADC_emul_0/link[13]
    SLICE_X40Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.718 r  dma_i/ADC_emul_0/redirect_flag_i_9/O
                         net (fo=1, routed)           0.303     8.020    dma_i/ADC_emul_0/n_0_redirect_flag_i_9
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.144 r  dma_i/ADC_emul_0/redirect_flag_i_3/O
                         net (fo=1, routed)           0.853     8.997    dma_i/ADC_emul_0/n_0_redirect_flag_i_3
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.124     9.121 r  dma_i/ADC_emul_0/redirect_flag_i_1/O
                         net (fo=1, routed)           0.000     9.121    dma_i/ADC_emul_0/n_0_redirect_flag_i_1
    SLICE_X41Y57         FDRE                                         r  dma_i/ADC_emul_0/inst/redirect_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0                                          0.000    10.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    12.376    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.467 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.478    13.945    dma_i/ADC_emul_0/clk
    SLICE_X41Y57                                                      r  dma_i/ADC_emul_0/inst/redirect_flag_reg/C
                         clock pessimism              0.528    14.473    
                         clock uncertainty           -0.154    14.319    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)        0.029    14.348    dma_i/ADC_emul_0/inst/redirect_flag_reg
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dma_i/ADC_emul_0/inst/acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_i/ADC_emul_0/inst/acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.195 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.556     1.751    dma_i/ADC_emul_0/clk
    SLICE_X38Y53                                                      r  dma_i/ADC_emul_0/inst/acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     1.915 r  dma_i/ADC_emul_0/inst/acc_reg[2]/Q
                         net (fo=5, routed)           0.079     1.994    dma_i/ADC_emul_0/link[2]
    SLICE_X38Y53         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.123 r  dma_i/ADC_emul_0/acc_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.123    dma_i/ADC_emul_0/n_4_acc_reg[3]_i_1
    SLICE_X38Y53         FDRE                                         r  dma_i/ADC_emul_0/inst/acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.373 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.824     2.197    dma_i/ADC_emul_0/clk
    SLICE_X38Y53                                                      r  dma_i/ADC_emul_0/inst/acc_reg[3]/C
                         clock pessimism             -0.446     1.751    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.134     1.885    dma_i/ADC_emul_0/inst/acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y17  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X38Y60    dma_i/ADC_emul_0/inst/acc_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X38Y57    dma_i/ADC_emul_0/inst/acc_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[95].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        14.938ns  (logic 2.324ns (15.557%)  route 12.614ns (84.443%))
  Logic Levels:           10  (LUT2=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 22.847 - 20.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9172, routed)        1.636     2.930    dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/s_axi_aclk
    SLICE_X52Y61                                                      r  dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  dma_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/Q
                         net (fo=27, routed)          1.857     5.243    dma_i/axi_mem_intercon/xbar/s_axi_wvalid[0]
    SLICE_X31Y62         LUT4 (Prop_lut4_I0_O)        0.152     5.395 f  dma_i/axi_mem_intercon/xbar/m_axi_wvalid[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.267     5.661    dma_i/axi_mem_intercon/xbar/n_0_m_axi_wvalid[1]_INST_0_i_2
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.332     5.993 f  dma_i/axi_mem_intercon/xbar/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.584     6.577    dma_i/axi_mem_intercon/xbar/n_0_m_axi_wvalid[1]_INST_0_i_1
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.701 r  dma_i/axi_mem_intercon/xbar/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           1.977     8.679    dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_wvalid
    SLICE_X65Y54         LUT2 (Prop_lut2_I0_O)        0.118     8.797 r  dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/m_axi_wvalid_INST_0/O
                         net (fo=3, routed)           1.399    10.196    dma_i/axi_crossbar_0/s_axi_wvalid[0]
    SLICE_X45Y79         LUT6 (Prop_lut6_I5_O)        0.326    10.522 r  dma_i/axi_crossbar_0/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.470    10.992    dma_i/axi_bram_ctrl_0/s_axi_wvalid
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    11.116 f  dma_i/axi_bram_ctrl_0/bram_en_a_INST_0_i_2/O
                         net (fo=4, routed)           0.450    11.565    dma_i/axi_bram_ctrl_0/n_0_bram_en_a_INST_0_i_2
    SLICE_X39Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.689 r  dma_i/axi_bram_ctrl_0/bram_en_a_INST_0_i_1/O
                         net (fo=6, routed)           0.756    12.446    dma_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt_inc
    SLICE_X46Y80         LUT2 (Prop_lut2_I0_O)        0.116    12.562 r  dma_i/axi_bram_ctrl_0/bram_en_a_INST_0/O
                         net (fo=32, routed)          0.870    13.432    dma_i/axi_bram_ctrl_0_bram/ena
    SLICE_X56Y81         LUT6 (Prop_lut6_I2_O)        0.328    13.760 r  dma_i/axi_bram_ctrl_0_bram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__22/O
                         net (fo=4, routed)           3.299    17.059    dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ram_ena
    SLICE_X94Y7          LUT2 (Prop_lut2_I0_O)        0.124    17.183 r  dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[95].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_gate_123/O
                         net (fo=1, routed)           0.685    17.868    dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[95].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_sig_123
    RAMB36_X5Y1          RAMB36E1                                     r  dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[95].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0                                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    21.088    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9172, routed)        1.668    22.847    dma_i/axi_bram_ctrl_0_bram/clka
    RAMB36_X5Y1                                                       r  dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[95].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    22.962    
                         clock uncertainty           -0.302    22.660    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.217    dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[95].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -17.868    
  -------------------------------------------------------------------
                         slack                                  4.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dma_i/init_cdma_0/inst/mydatagen_v1_0_M00_AXI_inst/addr_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/reg_status_0/inst/reg_status_v1_0_S00_AXI_inst/slv_reg0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.560%)  route 0.207ns (59.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9172, routed)        0.637     0.973    dma_i/init_cdma_0/m00_axi_aclk
    SLICE_X48Y105                                                     r  dma_i/init_cdma_0/inst/mydatagen_v1_0_M00_AXI_inst/addr_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  dma_i/init_cdma_0/inst/mydatagen_v1_0_M00_AXI_inst/addr_buff_reg[6]/Q
                         net (fo=1, routed)           0.207     1.321    dma_i/reg_status_0/reg_0[6]
    SLICE_X52Y104        FDRE                                         r  dma_i/reg_status_0/inst/reg_status_v1_0_S00_AXI_inst/slv_reg0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9172, routed)        0.906     1.272    dma_i/reg_status_0/s00_axi_aclk
    SLICE_X52Y104                                                     r  dma_i/reg_status_0/inst/reg_status_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y104        FDRE (Hold_fdre_C_D)         0.070     1.303    dma_i/reg_status_0/inst/reg_status_v1_0_S00_AXI_inst/slv_reg0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 10 }
Period:             20.000
Sources:            { dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.000  17.424  RAMB36_X5Y15  dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X46Y56  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X26Y34  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 dma_i/ADC_emul_0/inst/acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.084ns  (logic 0.518ns (16.798%)  route 2.566ns (83.202%))
  Logic Levels:           0  
  Clock Path Skew:        -1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    4.533ns = ( 14.533 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780    12.780    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.881 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.652    14.533    dma_i/ADC_emul_0/clk
    SLICE_X38Y53                                                      r  dma_i/ADC_emul_0/inst/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518    15.051 r  dma_i/ADC_emul_0/inst/acc_reg[0]/Q
                         net (fo=5, routed)           2.566    17.617    dma_i/acp_0/C_M00_AXI_DATA_ADC[0]
    SLICE_X40Y54         FDRE                                         r  dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0                                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    21.088    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9172, routed)        1.479    22.658    dma_i/acp_0/m00_axi_aclk
    SLICE_X40Y54                                                      r  dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[0]/C
                         clock pessimism              0.000    22.658    
                         clock uncertainty           -0.337    22.321    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)       -0.067    22.254    dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -17.617    
  -------------------------------------------------------------------
                         slack                                  4.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 dma_i/ADC_emul_0/inst/acc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.164ns (17.549%)  route 0.771ns (82.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.195 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.554     1.749    dma_i/ADC_emul_0/clk
    SLICE_X38Y60                                                      r  dma_i/ADC_emul_0/inst/acc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164     1.913 r  dma_i/ADC_emul_0/inst/acc_reg[30]/Q
                         net (fo=5, routed)           0.771     2.684    dma_i/acp_0/C_M00_AXI_DATA_ADC[30]
    SLICE_X36Y60         FDRE                                         r  dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9172, routed)        0.822     1.188    dma_i/acp_0/m00_axi_aclk
    SLICE_X36Y60                                                      r  dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[30]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.337     1.525    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.063     1.588    dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  1.095    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        9.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.793ns  (required time - arrival time)
  Source:                 dma_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 0.580ns (6.123%)  route 8.893ns (93.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9172, routed)        1.638     2.932    dma_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X40Y79                                                      r  dma_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  dma_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=49, routed)          3.585     6.973    dma_i/axi_mem_intercon/m00_couplers/auto_pc/aresetn
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.097 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/S_AXI_AID_Q[0]_i_1/O
                         net (fo=310, routed)         5.308    12.405    dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[0]_i_1
    SLICE_X24Y16         FDPE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0                                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    21.088    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9172, routed)        1.565    22.744    dma_i/axi_mem_intercon/m00_couplers/auto_pc/aclk
    SLICE_X24Y16                                                      r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism              0.115    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X24Y16         FDPE (Recov_fdpe_C_PRE)     -0.359    22.198    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         22.198    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  9.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.572%)  route 0.188ns (53.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9172, routed)        0.586     0.921    dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_aclk
    SLICE_X66Y48                                                      r  dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.086 f  dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.188     1.274    dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/RD_RST
    SLICE_X65Y50         FDPE                                         f  dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9172, routed)        0.849     1.215    dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_aclk
    SLICE_X65Y50                                                      r  dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.030     1.185    
    SLICE_X65Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.090    dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.184    





