# First turn off all LEDs so we know we loaded successfully
e3 a0 06 f2 # mov r0, 0x0f200000
e2 80 02 03 # add r0, 0x30000000
e2 80 00 10 # add r0, 0x00000010

# load the value at the address in r0 into r1
e5 90 10 00 # ldr r1, [r0]

e3 c1 16 0e # bic r1, 0x00E00000
e3 81 16 02 # orr r1, 0x00200000

# store the value in r1 into the address in r0
e5 80 10 00 # str r1, [r0]

# subtract 4 from r0 to leave 0x3f20000c
e2 40 00 04 # sub r0, 0x00000004

# load again then modify and save
e5 90 10 00 # ldr r1, [r0]
e3 a0 20 07 # mov r2, 0x07
e1 c1 17 82 # bic r1, (r2 << 15)
e3 81 19 02 # orr r1, 0x00008000
e5 80 10 00 # str r1, [r0]

# set r0 to 0x3F20002C by adding 20
e2 80 00 20 # add r0, 0x00000020
e3 a0 20 80 # mov r2, 0x80
e1 a0 14 02 # mov r1, (r2 << 8)
e5 90 10 00 # ldr r1, [r0]

e3 a0 10 08 # mov r1, 0x00000008
e5 90 10 00 # ldr r1, [r0]

# Now set up UART

# Registers for Setup
# --------- --- -----
# 0x3F215004 AUX_ENABLES <- 1
# 0x3F215044 AUX_MU_IER_REG <- 0
# 0x3F215060 AUX_MU_CNTL_REG <- 0
# 0x3F21504C AUX_MU_LCR_REG <- 3
# 0x3F215050 AUX_MU_MCR_REG <- 0
# 0x3F215044 AUX_MU_IER_REG <- 0
# 0x3F215048 AUX_MU_IIR_REG <- 0xC6
# 0x3F215068 AUX_MU_BAUD_REG <- 270, 0x10E

# Do setup
# AUX_ENABLES
# mov r1, 0x3F215004
e3 a0 16 f2 # mov r1, 0x0f200000
e2 81 12 03 # add r1, 0x30000000
e2 81 1A 15 # add r1, 0x00015000
e2 81 10 04 # add r1, 0x00000004

e3 a0 00 01 # mov r0, 1
e5 81 00 00 # str r0, [r1]

# AUX_MU_IER_REG
e2 81 10 40 # add r1, 0x40
e3 a0 00 00 # mov r0, 0
e5 81 00 00 # str r0, [r1]

# AUX_MU_CNTL_REG
e2 81 10 1c # add r1, 0x1c
e5 81 00 00 # str r0, [r1]

# AUX_MU_LCR_REG
e2 41 10 14 # sub r1, 0x14
e3 a0 00 03 # mov r0, 3
e5 81 00 00 # str r0, [r1]

# AUX_MU_MCR_REG
e2 81 10 04 # add r1, 0x4
e3 a0 00 00 # mov r0, 0
e5 81 00 00 # str r0, [r1]

# AUX_MU_IER_REG
e2 41 10 0C # sub r1, C
e5 81 00 00 # str r0, [r1]

# AUX_MU_IIR_REG
e2 81 10 04 # add r1, 4
e3 a0 00 c6 # mov r0, c6
e5 81 00 00 # str r0, [r1]

# AUX_MU_BAUD_REG gets value 270 (0x10E)
e2 81 10 20 # add r1, 0x20
e3 a0 00 0e # mov r0, e
e2 80 0C 01 # add r0, r0, 1 rrot 24
e5 81 00 00 # str r0, [r1]

# Initial registers done, now some bit manipulation
e3 a0 16 f2 # mov r1, 0x0F200000
e2 81 12 03 # add r1, 0x30000000
e2 81 10 04 # add r1, 0x00000004
e5 91 00 00 # ldr r0, [r1]

e3 d0 0d 07 # bic r0, 7 rrot 14
e3 a0 0d 02 # orr r0, 2 rrot 14
e3 d0 06 0e # bic r0, e rrot 12
e3 a0 06 04 # orr r0, 4 rrot 12

e5 81 00 00 # str r0, [r1]

# Put a 0 into GPPUD, 0x3F200094
e2 81 10 90 # add r1, r1, 0x90
e3 a0 00 00 # mov r0, 0
e5 81 00 00 # str r0, [r1]

# dummy for a while
e3 a0 20 96 # mov r2, 0x96
e2 52 20 01 # sub r2, r2, 1
4a ff ff fd # bmi -1 byte (branch -3, must include 8 byte prefetch)

# put 3 << 14 into GPPUDCLK0 0x3F200098
e2 81 10 04 # add r1, r1, 0x4
e3 a0 09 03 # mov r0, 3 << 14
e5 81 00 00 # str r0, [r1]

# dummy again
e3 a0 20 96 # mov r2, 0x96
e2 52 20 01 # sub r2, r2, 1
4a ff ff fd # bmi -1 byte (branch -3, must include 8 byte prefetch)

# put 0 into GPPUDCLK0
e3 a0 00 00 # mov r0, 0
e5 81 00 00 # str r0, [r1]

# put 3 into AUX_MU_CNTL_REG 0x3F215060
e3 a0 00 03 # mov r0, 3
e3 a0 16 f2 # mov r1, 0x0f200000
e2 81 12 03 # add r1, 0x30000000
e2 81 1A 15 # add r1, 0x00015000
e2 81 10 04 # add r1, 0x00000004
e5 81 00 00 # str r0, [r1]

# send over uart
# load r2 with AUX_MU_IO_REG             (0x3F215040)
# load r1 with r2 + 0x14 (AUX_MU_LSR_REG (0x3F215054))
# if AUX_MU_LSR_REG & 0x20, write val to AUX_MU_IO_REG else check again
e3 a0 26 f2 # mov r2, 0x0F200000
e2 82 22 03 # add r2, 0x30000000
e2 82 2a 15 # add r2, 0x00015000
e2 82 20 40 # add r2, 0x00000040

e2 82 10 14 # add r1, r2, 14
e5 91 00 00 # ldr r0, [r1]
e2 00 00 20 # and r0, r0, 0x20
e3 50 00 20 # cmp r0, 0x20
1a ff ff fb # bne -5 bytes (3 back to ldr + 2 from prefetch)

e3 a0 00 71 # mov r0, 0x71
e5 82 00 00 # str r0, [r2]