$date
	Mon Oct 15 22:12:03 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_encoder $end
$var wire 4 ! a [0:3] $end
$var reg 16 " d [0:15] $end
$var reg 1 # en $end
$var integer 32 $ i [31:0] $end
$scope module ins $end
$var wire 16 % d [0:15] $end
$var wire 1 # en $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 4 * a [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
0)
0(
0'
0&
b1000000000000000 %
b0 $
1#
b1000000000000000 "
b0 !
$end
#200
b1000 !
b1000 *
1)
b100000000000000 "
b100000000000000 %
b1 $
#400
b100 !
b100 *
1(
0)
b10000000000000 "
b10000000000000 %
b10 $
#600
b1100 !
b1100 *
1)
b1000000000000 "
b1000000000000 %
b11 $
#800
b10 !
b10 *
1'
0(
0)
b100000000000 "
b100000000000 %
b100 $
#1000
b1010 !
b1010 *
1)
b10000000000 "
b10000000000 %
b101 $
#1200
b110 !
b110 *
1(
0)
b1000000000 "
b1000000000 %
b110 $
#1400
b1110 !
b1110 *
1)
b100000000 "
b100000000 %
b111 $
#1600
b1 !
b1 *
1&
0'
0(
0)
b10000000 "
b10000000 %
b1000 $
#1800
b1001 !
b1001 *
1)
b1000000 "
b1000000 %
b1001 $
#2000
b101 !
b101 *
1(
0)
b100000 "
b100000 %
b1010 $
#2200
b1101 !
b1101 *
1)
b10000 "
b10000 %
b1011 $
#2400
b11 !
b11 *
1'
0(
0)
b1000 "
b1000 %
b1100 $
#2600
b1011 !
b1011 *
1)
b100 "
b100 %
b1101 $
#2800
b111 !
b111 *
1(
0)
b10 "
b10 %
b1110 $
#3000
b1111 !
b1111 *
1)
b1 "
b1 %
b1111 $
