
---------- Begin Simulation Statistics ----------
host_inst_rate                                 357658                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406232                       # Number of bytes of host memory used
host_seconds                                    55.92                       # Real time elapsed on the host
host_tick_rate                              320929968                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017946                       # Number of seconds simulated
sim_ticks                                 17946248500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4256969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 27558.192114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 23997.658164                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4233306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      652109500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                23663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              9785                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    333039500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13878                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 64715.263603                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 71453.457934                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3350373912                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018155                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25503                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1876939433                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26268                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 18251.592593                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 43798.323264                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.288888                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4050                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8541                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     73918950                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    374081479                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108579                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 53059.408383                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 55048.546132                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7033145                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      4002483412                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010612                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 75434                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              35288                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2209978933                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965719                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.896673                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108579                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 53059.408383                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 55048.546132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7033145                       # number of overall hits
system.cpu.dcache.overall_miss_latency     4002483412                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010612                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                75434                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             35288                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2209978933                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28098                       # number of replacements
system.cpu.dcache.sampled_refs                  29122                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.896673                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7055937                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505714772000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25300                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11167854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14263.421165                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11384.964328                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11092786                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1070726500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006722                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75068                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2319                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828222000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        19250                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.480254                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        38500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11167854                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14263.421165                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11384.964328                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11092786                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1070726500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006722                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75068                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2319                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828222000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006514                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809531                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.479693                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11167854                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14263.421165                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11384.964328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11092786                       # number of overall hits
system.cpu.icache.overall_miss_latency     1070726500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006722                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75068                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2319                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828222000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006514                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.479693                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11092786                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 92505.694561                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1238096216                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 13384                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     122449.065203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 114724.142377                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         6134                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1115510984                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.597612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       9110                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    1075                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       921808484                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.527093                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  8035                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       70698.607699                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  64211.504425                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          84185                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              172646000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.028190                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         2442                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       745                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         108838500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.019567                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    1695                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11024                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57673.904390                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41765.252268                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           635797122                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11024                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      460420141                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11024                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25300                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25300                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.183196                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101871                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        111509.434211                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   105924.664337                       # average overall mshr miss latency
system.l2.demand_hits                           90319                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1288156984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.113398                       # miss rate for demand accesses
system.l2.demand_misses                         11552                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1820                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1030646984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.095513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     9730                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.061072                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.241374                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1000.604175                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3954.669914                       # Average occupied blocks per context
system.l2.overall_accesses                     101871                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       111509.434211                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  98154.503764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          90319                       # number of overall hits
system.l2.overall_miss_latency             1288156984                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.113398                       # miss rate for overall accesses
system.l2.overall_misses                        11552                       # number of overall misses
system.l2.overall_mshr_hits                      1820                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2268743200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.226895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   23114                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.360356                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4823                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         8792                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        25743                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            13961                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         2990                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9139                       # number of replacements
system.l2.sampled_refs                          17151                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4955.274089                       # Cycle average of tags in use
system.l2.total_refs                            88897                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8516                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29513495                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         255915                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       417606                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40182                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       479730                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         496047                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5832                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371204                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5996096                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.695358                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.409878                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3045376     50.79%     50.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       904422     15.08%     65.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415932      6.94%     72.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       402905      6.72%     79.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403586      6.73%     86.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192431      3.21%     89.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       147280      2.46%     91.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       112960      1.88%     93.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371204      6.19%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5996096                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40153                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1037544                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.637900                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.637900                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       987834                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           33                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10450                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12626100                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3194196                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1801936                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       199217                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12129                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3937823                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3936410                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1413                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2386515                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2386245                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              270                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1551308                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1550165                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1143                       # DTB write misses
system.switch_cpus_1.fetch.Branches            496047                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1167757                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3006603                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41843                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12794868                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        130825                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077762                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1167757                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       261747                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.005779                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6195313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.065250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.353068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4356487     70.32%     70.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          32483      0.52%     70.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76107      1.23%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          52557      0.85%     72.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         168221      2.72%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          52191      0.84%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          49844      0.80%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39787      0.64%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1367636     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6195313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                183688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         379862                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179069                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.672667                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4155988                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1600445                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7533484                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10440327                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753088                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5673378                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.636671                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10445240                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42232                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         67272                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2627347                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       330736                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1748124                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11205355                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2555543                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       116648                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10669945                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1505                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          196                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       199217                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4584                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       218203                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36789                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3084                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       314294                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       278228                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3084                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3503                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38729                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.567645                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.567645                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3986424     36.96%     36.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389693      3.61%     40.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331310     12.34%     52.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18193      0.17%     53.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851259      7.89%     60.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6162      0.06%     61.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2585632     23.97%     85.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1617921     15.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10786594                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       371514                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.034442                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51535     13.87%     13.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52740     14.20%     28.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.43%     32.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     32.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     32.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96812     26.06%     58.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       108962     29.33%     87.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        44992     12.11%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6195313                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.741089                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.015500                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2614243     42.20%     42.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       984129     15.89%     58.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       652400     10.53%     68.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       590046      9.52%     78.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       616517      9.95%     88.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       348591      5.63%     93.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       246098      3.97%     97.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104396      1.69%     99.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        38893      0.63%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6195313                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.690953                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11026286                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10786594                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1026097                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        35692                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       690418                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1167779                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1167757                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       607424                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       443817                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2627347                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1748124                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6379001                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       494253                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58237                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3301325                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       432424                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          370                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18653340                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12309610                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9469658                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1703164                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       199217                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497353                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1457121                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       952365                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28795                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
