{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603843238966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603843238970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 01:00:38 2020 " "Processing started: Wed Oct 28 01:00:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603843238970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603843238970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GPC-Verilog -c GPC-Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off GPC-Verilog -c GPC-Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603843238970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1603843239305 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GPC-Verilog.v(48) " "Verilog HDL information at GPC-Verilog.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1603843248086 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GPC-Verilog.v(534) " "Verilog HDL warning at GPC-Verilog.v(534): extended using \"x\" or \"z\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 534 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1603843248086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpc-verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file gpc-verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpc_cpu " "Found entity 1: gpc_cpu" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603843248087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603843248087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpc-test.v 0 0 " "Found 0 design units, including 0 entities, in source file gpc-test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603843248088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocache.v 1 1 " "Found 1 design units, including 1 entities, in source file videocache.v" { { "Info" "ISGN_ENTITY_NAME" "1 videoCache " "Found entity 1: videoCache" {  } { { "videoCache.v" "" { Text "E:/Development/Hardware/GPC-Verilog/videoCache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603843248090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603843248090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "E:/Development/Hardware/GPC-Verilog/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603843248091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603843248091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603843248127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpc_cpu gpc_cpu:CPU " "Elaborating entity \"gpc_cpu\" for hierarchy \"gpc_cpu:CPU\"" {  } { { "main.v" "CPU" { Text "E:/Development/Hardware/GPC-Verilog/main.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603843248161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 GPC-Verilog.v(488) " "Verilog HDL assignment warning at GPC-Verilog.v(488): truncated value with size 16 to match size of target (8)" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603843248168 "|main|gpc_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 GPC-Verilog.v(491) " "Verilog HDL assignment warning at GPC-Verilog.v(491): truncated value with size 16 to match size of target (8)" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603843248168 "|main|gpc_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 GPC-Verilog.v(533) " "Verilog HDL assignment warning at GPC-Verilog.v(533): truncated value with size 16 to match size of target (8)" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603843248168 "|main|gpc_cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoCache videoCache:vc " "Elaborating entity \"videoCache\" for hierarchy \"videoCache:vc\"" {  } { { "main.v" "vc" { Text "E:/Development/Hardware/GPC-Verilog/main.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603843248168 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iData videoCache.v(3) " "Verilog HDL or VHDL warning at videoCache.v(3): object \"iData\" assigned a value but never read" {  } { { "videoCache.v" "" { Text "E:/Development/Hardware/GPC-Verilog/videoCache.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1603843248169 "|main|videoCache:vc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeEnable videoCache.v(5) " "Verilog HDL or VHDL warning at videoCache.v(5): object \"writeEnable\" assigned a value but never read" {  } { { "videoCache.v" "" { Text "E:/Development/Hardware/GPC-Verilog/videoCache.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1603843248169 "|main|videoCache:vc"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "address\[8\] GND " "Pin \"address\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Development/Hardware/GPC-Verilog/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603843251570 "|main|address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[9\] GND " "Pin \"address\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Development/Hardware/GPC-Verilog/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603843251570 "|main|address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[10\] GND " "Pin \"address\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Development/Hardware/GPC-Verilog/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603843251570 "|main|address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[11\] GND " "Pin \"address\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Development/Hardware/GPC-Verilog/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603843251570 "|main|address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[12\] GND " "Pin \"address\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Development/Hardware/GPC-Verilog/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603843251570 "|main|address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[13\] GND " "Pin \"address\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Development/Hardware/GPC-Verilog/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603843251570 "|main|address[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[14\] GND " "Pin \"address\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Development/Hardware/GPC-Verilog/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603843251570 "|main|address[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[15\] GND " "Pin \"address\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Development/Hardware/GPC-Verilog/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603843251570 "|main|address[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1603843251570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1603843251639 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Development/Hardware/GPC-Verilog/output_files/GPC-Verilog.map.smsg " "Generated suppressed messages file E:/Development/Hardware/GPC-Verilog/output_files/GPC-Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1603843252945 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603843253017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603843253017 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rw " "No output dependent on input pin \"rw\"" {  } { { "main.v" "" { Text "E:/Development/Hardware/GPC-Verilog/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603843253057 "|main|rw"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1603843253057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "494 " "Implemented 494 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603843253058 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603843253058 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1603843253058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "468 " "Implemented 468 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603843253058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603843253058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603843253076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 01:00:53 2020 " "Processing ended: Wed Oct 28 01:00:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603843253076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603843253076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603843253076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603843253076 ""}
