// Seed: 2883764007
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_16 = 32'd58,
    parameter id_30 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_15;
  wire _id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28;
  logic [id_16 : 1] id_29 = -1'b0 & 1, _id_30;
  assign id_7[id_30] = 1 ? 1 : -1 ? id_18 : id_26;
  module_0 modCall_1 (
      id_8,
      id_27,
      id_18,
      id_14,
      id_12,
      id_23
  );
endmodule
