#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Oct 15 08:49:21 2019
# Process ID: 7540
# Current directory: E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/top.vds
# Journal file: E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to 'D:/Xilinx/Vivado/2018.1/data/XilinxTclStore'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
source top.tcl -notrace
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.36) then the current supported version (0.35).
Data could be potentially be lost
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/WorkSpace/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.36) then the current supported version (0.35).
Data could be potentially be lost
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.36) then the current supported version (0.35).
Data could be potentially be lost
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_processing_system7_0_axi_periph_0
design_1_axi_mem_intercon_0
design_1_axi_gpio_0_1
design_1_axi_smc_0
design_1_clk_wiz_0_0
design_1_axi_vdma_0_1
design_1_axi_vdma_1_0
design_1_axi_interconnect_0_0
design_1_axi_vdma_0_2
design_1_axi_vdma_0_0
design_1_axi_vdma_imgCapture1_0
design_1_axi_smc_1_0
design_1_xbar_0
design_1_xbar_1
design_1_xbar_2
design_1_auto_pc_2
design_1_auto_pc_1

add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 380.703 ; gain = 80.074
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 514.941 ; gain = 126.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:29]
	Parameter RAW_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
INFO: [Synth 8-6157] synthesizing module 'design_1' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/synth/design_1_axi_gpio_0_1.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 6 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 6 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/synth/design_1_axi_gpio_0_1.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 6 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 6 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1295]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (2#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (2#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (2#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (2#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (3#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (4#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (5#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 6 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 6 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 6 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 6 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (6#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:882]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:691]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:691]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].reg1_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:691]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].reg1_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:691]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].reg1_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:691]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].reg1_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:691]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:720]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:720]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:720]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:720]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].reg3_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:720]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg' in module 'GPIO_Core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:720]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (7#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (8#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (9#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/synth/design_1_axi_gpio_0_1.vhd:85]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:1505]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:3791]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi3_conv' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b_downsizer' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b_downsizer' (10#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_a_axi3_conv' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_axic_fifo' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_fifo_gen' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (11#1) [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_fifo_gen' (29#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_axic_fifo' (30#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_a_axi3_conv' (31#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_w_axi3_conv' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_w_axi3_conv' (32#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_a_axi3_conv__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_axic_fifo__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_fifo_gen__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_fifo_gen__parameterized0' (32#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_axic_fifo__parameterized0' (32#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_a_axi3_conv__parameterized0' (32#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_r_axi3_conv' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_r_axi3_conv' (33#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi3_conv' (34#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' (35#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (36#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (37#1) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:3791]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:5759]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (38#1) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:5759]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:5863]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (39#1) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:5863]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 2 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b10 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b01 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_crossbar' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b10 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b01 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 2 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000010 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111110 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111011111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_si_transactor' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 69 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (40#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (41#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' (42#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_axic_srl_fifo' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_ndeep_srl' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50859]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (43#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50859]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_ndeep_srl' (44#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_axic_srl_fifo' (45#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (46#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_si_transactor' (47#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_si_transactor__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b1 
	Parameter C_HIGH_ID bound to: 1'b1 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (47#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_si_transactor__parameterized0' (47#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_splitter' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_splitter' (48#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_wdata_router' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo' (49#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_wdata_router' (50#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_decoder__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b001 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_decoder__parameterized0' (50#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_decoder__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b010 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_decoder__parameterized1' (50#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_ndeep_srl__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_ndeep_srl__parameterized0' (50#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0' (50#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_wdata_mux' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized0' (50#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (50#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_wdata_mux' (51#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' (52#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' (52#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' (52#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' (52#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (53#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (54#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' (55#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_decoder__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_decoder__parameterized2' (55#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized1' (55#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_wdata_mux__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized1' (55#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_wdata_mux__parameterized0' (55#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_decerr_slave' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_decerr_slave' (56#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_arbiter' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 64 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (56#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (56#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_arbiter' (57#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_crossbar' (58#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar' (59#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_2' (60#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:59]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_2' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:2080]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_2' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:2097]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_2' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:2098]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_2' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:2100]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_2' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:2101]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_2' requires 78 connections, but only 76 given [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:2030]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (61#1) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:1505]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_0' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:2109]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1R706YB' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:4196]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi3_conv__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi3_conv__parameterized0' (61#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0' (61#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (62#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1R706YB' (63#1) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:4196]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7HNO1D' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:5634]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7HNO1D' (64#1) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:5634]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1W60HW0' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:5988]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1W60HW0' (65#1) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:5988]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 0 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b0 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b00 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_crossbar__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b00 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b0 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b10 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000000 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111011111111111111111111111111111110 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_si_transactor__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_si_transactor__parameterized1' (65#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' (65#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' (65#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3327]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_crossbar__parameterized0' (65#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar__parameterized0' (65#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (66#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 78 connections, but only 59 given [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:2530]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_0' (67#1) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:2109]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_5Y9LOC' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:451]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_one_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (68#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_one_0' (69#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (70#1) [D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (70#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[1].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:984]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[2].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[3].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
INFO: [Synth 8-256] done synthesizing module 'lpf' (71#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (72#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (73#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (74#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (75#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' requires 10 connections, but only 6 given [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:486]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:467]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_5Y9LOC' (76#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:451]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:495]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00e_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00e_0' (90#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (91#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:495]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00s2a_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00s2a_0' (93#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00a2s_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00a2s_0' (95#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_USCCV8' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:706]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00mmu_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00mmu_0' (99#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00sic_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00sic_0' (102#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00tr_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00tr_0' (105#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_afc3_s00tr_0' requires 46 connections, but only 44 given [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1002]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (106#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:706]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_Y7M43I' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1049]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sawn_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (111#1) [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (112#1) [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sawn_0' (121#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sbn_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (121#1) [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (121#1) [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sbn_0' (122#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_swn_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3392 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 106 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 106 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 106 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (122#1) [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (122#1) [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_swn_0' (123#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_Y7M43I' (124#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1049]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3' (125#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (126#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/synth/design_1_axi_smc_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_a878' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_G6MO4E' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:451]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_one_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_a878_one_0.v:57]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_one_0' (127#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_a878_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_a878_psr_aclk_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_a878_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_a878_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_a878_psr_aclk_0' (128#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_a878_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_a878_psr_aclk_0' requires 10 connections, but only 6 given [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:486]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_G6MO4E does not have driver. [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:467]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_G6MO4E' (129#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:451]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_m00e_0' (130#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/synth/bd_a878_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1I3LT8L' (131#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:495]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_m00s2a_0' (132#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/synth/bd_a878_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_s00a2s_0' (133#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/synth/bd_a878_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_s00mmu_0' (134#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_a878_s00mmu_0.sv:58]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_a878_s00tr_0' requires 46 connections, but only 44 given [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:1002]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_1_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd:109]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:69407' bound to instance 'U0' of component 'axi_vdma' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd:345]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:69846]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16461]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16599]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16600]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16602]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:14866]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (143#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (143#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (144#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:14866]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (145#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16461]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39914]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 4'b0110 
	Parameter C_VERSION_MINOR bound to: 8'b00100000 
	Parameter C_VERSION_REVISION bound to: 4'b0000 
	Parameter C_REVISION_NUMBER bound to: Build Number: P80 - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39968]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39969]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39970]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39971]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39972]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39973]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39974]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39975]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39976]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39977]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16956]
	Parameter C_MM2S_IS bound to: 0 - type: integer 
	Parameter C_S2MM_IS bound to: 1 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_NUM_CE bound to: 62 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:17040]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:17041]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:17045]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:17046]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:17050]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:17051]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:17084]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:17085]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (145#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (146#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16956]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (146#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (147#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39914]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:40640]
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (148#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:40640]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:41497]
	Parameter C_WDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:41522]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:41523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:41526]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:41527]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (149#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:41497]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39068]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 1 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:18716]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (150#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:18716]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:20530]
	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (151#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:20530]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:29593]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:29629]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (152#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:29593]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (153#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39068]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64170]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:61831]
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (154#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:61831]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:63047]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (155#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:63047]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:63554]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (156#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:63554]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:56009]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:53895]
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (157#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:53895]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:55486]
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (158#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:55486]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (159#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:56009]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58552]
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:57290]
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (160#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:57290]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58265]
	Parameter C_DWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (161#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58265]
INFO: [Synth 8-3936] Found unconnected internal register 'DYNAMIC_GENLOCK_FOR_MASTER.grey_frmstr_adjusted_reg' and it is trimmed from '6' to '1' bits. [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:59800]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (162#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58552]
WARNING: [Synth 8-6014] Unused sequential element initial_frame_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64332]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.all_idle_d1_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64356]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.late_idle_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64372]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64386]
WARNING: [Synth 8-6014] Unused sequential element DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:65272]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (163#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64170]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:53024]
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_SOF_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (164#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:53024]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:13253]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_GENLOCK_MSTR_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_GENLOCK_SLVE_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:13276]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:13277]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:13278]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:13279]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:13281]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:13282]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (165#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:13253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:41250]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (166#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:41250]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:49206]
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_LINEBUFFER_AF_THRESH bound to: 1 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:49272]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:49273]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:49280]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:49281]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:51371]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:51372]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:42052]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 9 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (177#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:42052]
WARNING: [Synth 8-6014] Unused sequential element s_axis_fifo_ainit_nosync_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:49343]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (178#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:49206]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:53202]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (179#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:53202]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (180#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (181#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (182#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (183#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (184#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (185#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (185#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (185#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (185#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (185#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (186#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:17703]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (186#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (186#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (186#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (186#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (186#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (186#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (186#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (186#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (186#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (187#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:17703]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:25729]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 8 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:26149]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:26150]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:26372]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:26576]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:27032]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:27577]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:28076]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:28169]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:28170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (188#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:25729]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:47004]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (188#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (188#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (188#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (188#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:45111]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:45332]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44161]
	Parameter C_WDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44188]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44189]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44191]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44213]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44214]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44215]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44216]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:42601]
	Parameter C_STRB_WIDTH bound to: 1 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (189#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:42601]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (190#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44161]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 1 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (191#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44850]
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (192#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44850]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (192#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (192#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (192#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (192#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (192#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-4471] merging register 'sig_fifo_mssai_reg[0:0]' into 'sig_next_strt_offset_reg[0:0]' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:45670]
WARNING: [Synth 8-6014] Unused sequential element sig_fifo_mssai_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:45670]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (193#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:45111]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:47503]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:47503]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (194#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:47004]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:28428]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:23408]
	Parameter C_STROBE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (195#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:23408]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 144 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 9 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 9 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:457]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1284]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1160]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1217]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1256]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:498]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:925]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (201#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (202#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 66 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8448 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8448 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 66 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 66 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 66 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 66 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 66 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 66 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 66 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1284]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1160]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1217]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1256]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:498]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:925]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (202#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (202#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:23408]
	Parameter C_STROBE_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (202#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:23408]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
	Parameter C_WDATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19520]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19521]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19524]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (203#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.lsig_packer_empty_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:29315]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0] was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:29385]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1] was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:29385]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2] was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:29385]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3] was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:29385]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.DO_REG_SLICES[4].lsig_strb_slice_reg_reg[4] was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:29385]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg_reg[5] was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:29385]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6] was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:29385]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.DO_REG_SLICES[7].lsig_strb_slice_reg_reg[7] was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:29385]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (204#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:28428]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (204#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (204#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (204#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (204#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (205#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (205#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (205#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (205#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (205#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (205#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:16964]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:16969]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (206#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:18996]
	Parameter C_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19021]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19022]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19025]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (207#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (208#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:18996]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (209#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (210#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_after_fsize_less_err_flag_00_01_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:72761]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.after_vcount_flag_sel_00_01_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:72779]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_sel_00_01_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:72791]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clrd_sel_00_01_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:72820]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_00_01_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:72849]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.all_vount_rcvd_no_dwidth_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:73262]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (211#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:69846]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_1_0' (212#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd:109]
WARNING: [Synth 8-350] instance 'axi_vdma_imgCapture0' of module 'design_1_axi_vdma_1_0' requires 45 connections, but only 43 given [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:862]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/synth/design_1_axi_vdma_0_0.vhd:109]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:69407' bound to instance 'U0' of component 'axi_vdma' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/synth/design_1_axi_vdma_0_0.vhd:345]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_0_0' (213#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/synth/design_1_axi_vdma_0_0.vhd:109]
WARNING: [Synth 8-350] instance 'axi_vdma_imgCapture1' of module 'design_1_axi_vdma_0_0' requires 45 connections, but only 43 given [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:906]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_imgCapture1_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_imgCapture1_0/synth/design_1_axi_vdma_imgCapture1_0.vhd:109]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:69407' bound to instance 'U0' of component 'axi_vdma' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_imgCapture1_0/synth/design_1_axi_vdma_imgCapture1_0.vhd:345]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_imgCapture1_0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_imgCapture1_0/synth/design_1_axi_vdma_imgCapture1_0.vhd:109]
WARNING: [Synth 8-350] instance 'axi_vdma_imgCapture2' of module 'design_1_axi_vdma_imgCapture1_0' requires 45 connections, but only 43 given [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:950]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_2/synth/design_1_axi_vdma_0_2.vhd:131]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:69407' bound to instance 'U0' of component 'axi_vdma' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_2/synth/design_1_axi_vdma_0_2.vhd:395]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:69846]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16461]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16518]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16519]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16521]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16461]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39914]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 4'b0110 
	Parameter C_VERSION_MINOR bound to: 8'b00100000 
	Parameter C_VERSION_REVISION bound to: 4'b0000 
	Parameter C_REVISION_NUMBER bound to: Build Number: P80 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16956]
	Parameter C_MM2S_IS bound to: 1 - type: integer 
	Parameter C_S2MM_IS bound to: 1 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_NUM_CE bound to: 62 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:16956]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39914]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:40640]
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:40640]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39068]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:18716]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:18716]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:20530]
	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:20530]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:29593]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:29593]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39068]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64170]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:61831]
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:61831]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:63047]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:63047]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58552]
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:57290]
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:57290]
INFO: [Synth 8-3936] Found unconnected internal register 'DYNAMIC_GENLOCK_FOR_SLAVE.grey_frmstr_adjusted_reg' and it is trimmed from '6' to '1' bits. [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:60505]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58552]
WARNING: [Synth 8-6014] Unused sequential element DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_sync_d1_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64617]
WARNING: [Synth 8-6014] Unused sequential element DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_sync_d2_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64618]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64170]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:53024]
	Parameter C_USE_FSYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_SOF_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:53024]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:13253]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_GENLOCK_MSTR_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_GENLOCK_SLVE_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:13253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:46218]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_AE_THRESH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:46299]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:46300]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:46323]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:46324]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:42052]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 34 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:42052]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:41497]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf__parameterized0' (214#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:41497]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_NO_SOF.m_skid_reset_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:47342]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:47382]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (215#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:46218]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39068]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:18716]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 1 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized1' (215#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:18716]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized1' (215#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39068]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64170]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58552]
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 1 - type: integer 
INFO: [Synth 8-3936] Found unconnected internal register 'DYNAMIC_GENLOCK_FOR_MASTER.grey_frmstr_adjusted_reg' and it is trimmed from '6' to '1' bits. [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:59800]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized1' (215#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58552]
WARNING: [Synth 8-6014] Unused sequential element initial_frame_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64332]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.all_idle_d1_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64356]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.late_idle_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64372]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64386]
WARNING: [Synth 8-6014] Unused sequential element DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:65272]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized1' (215#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64170]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:49206]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_AF_THRESH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:42052]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 33 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized1' (215#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:42052]
WARNING: [Synth 8-6014] Unused sequential element s_axis_fifo_ainit_nosync_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:49343]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf__parameterized0' (215#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:49206]
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (215#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (215#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (215#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (215#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (215#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (216#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (216#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (217#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (217#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (218#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (218#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (218#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (218#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (218#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_strt_strb_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:12818]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:12819]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (219#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 67 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 67 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 67 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 67 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 67 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 67 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 67 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 67 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 67 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8576 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 67 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 67 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 67 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 67 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 67 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 67 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 67 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 67 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 67 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 67 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 67 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 67 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 67 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1284]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1160]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1217]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1256]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (219#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (219#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (220#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:25729]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc__parameterized0' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:25729]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:47004]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:45111]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44161]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:42601]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set__parameterized0' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:42601]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf__parameterized0' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44161]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized2' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44850]
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice__parameterized0' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44850]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter__parameterized0' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:45111]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:47503]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign__parameterized0' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:47004]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:28428]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:23408]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized1' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:23408]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt__parameterized0' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:28428]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap__parameterized0' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized0' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized2' (221#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:69846]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_0_2' (222#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_2/synth/design_1_axi_vdma_0_2.vhd:131]
WARNING: [Synth 8-350] instance 'axi_vdma_memCopy' of module 'design_1_axi_vdma_0_2' requires 67 connections, but only 64 given [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:994]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/synth/design_1_axi_vdma_0_1.vhd:109]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 4 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:69407' bound to instance 'U0' of component 'axi_vdma' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/synth/design_1_axi_vdma_0_1.vhd:345]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized4' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:69846]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 4 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39068]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 4 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 4 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 1 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:18716]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 4 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 4 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized2' (222#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:18716]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:20530]
	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
	Parameter C_NUM_FSTORES bound to: 4 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 4 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized1' (222#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:20530]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:29593]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 4 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 4 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized1' (222#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:29593]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized2' (222#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:39068]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64170]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 4 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:56009]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 4 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:53895]
	Parameter C_NUM_FSTORES bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister__parameterized0' (222#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:53895]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:55486]
	Parameter C_NUM_FSTORES bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux__parameterized0' (222#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:55486]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module__parameterized0' (222#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:56009]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58552]
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58265]
	Parameter C_DWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (222#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized1' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58265]
	Parameter C_DWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized1' (222#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58265]
INFO: [Synth 8-3936] Found unconnected internal register 'DYNAMIC_GENLOCK_FOR_MASTER.grey_frmstr_adjusted_reg' and it is trimmed from '6' to '2' bits. [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:59800]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized2' (222#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:58552]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized2' (222#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:64170]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized4' (222#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:69846]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_0_1' (223#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/synth/design_1_axi_vdma_0_1.vhd:109]
WARNING: [Synth 8-350] instance 'axi_vdma_videoStream' of module 'design_1_axi_vdma_0_1' requires 45 connections, but only 44 given [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:1059]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.250000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 41.875000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 3 given [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:1104]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:892]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 250 connections, but only 213 given [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:1108]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000011000001000000000000000000000000000000000000000000000000000100001100000011000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000011000000100000000000000000000000000000000000000000000000000100001100000001000000000000000000000000000000000000000000000000010000110000000000000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000011000001000000000000000000000000000000000000000000000000000100001100000011000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000011000000100000000000000000000000000000000000000000000000000100001100000001000000000000000000000000000000000000000000000000010000110000000000000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000011000001001111111111111111000000000000000000000000000000000100001100000011111111111111111100000000000000000000000000000000010000010010000011111111111111110000000000000000000000000000000001000011000000101111111111111111000000000000000000000000000000000100001100000001111111111111111100000000000000000000000000000000010000110000000011111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000011000001000000000000000000000000000000000000000000000000000100001100000011000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000011000000100000000000000000000000000000000000000000000000000100001100000001000000000000000000000000000000000000000000000000010000110000000000000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000011000001001111111111111111000000000000000000000000000000000100001100000011111111111111111100000000000000000000000000000000010000010010000011111111111111110000000000000000000000000000000001000011000000101111111111111111000000000000000000000000000000000100001100000001111111111111111100000000000000000000000000000000010000110000000011111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (21) of module 'design_1_xbar_0' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:3752]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (21) of module 'design_1_xbar_0' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:3756]
WARNING: [Synth 8-689] width (20) of port connection 'm_axi_wstrb' does not match port width (28) of module 'design_1_xbar_0' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:3768]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[1].exr_lpf_reg' in module 'lpf__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:984]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[2].exr_lpf_reg' in module 'lpf__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[3].exr_lpf_reg' in module 'lpf__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[1].asr_lpf_reg' in module 'lpf__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1045]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[2].asr_lpf_reg' in module 'lpf__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[3].asr_lpf_reg' in module 'lpf__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (256#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (256#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (257#1) [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'design_1_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/synth/design_1.v:1495]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/SC30_v1_0_S00_AXI.v:717]
WARNING: [Synth 8-689] width (32) of port connection 'S_AXI_AWADDR' does not match port width (7) of module 'SC30_v1_0_S00_AXI' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:356]
WARNING: [Synth 8-689] width (32) of port connection 'S_AXI_ARADDR' does not match port width (7) of module 'SC30_v1_0_S00_AXI' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:367]
	Parameter HL bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/Trgger.v:14]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/Trgger.v:15]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/Trgger.v:16]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/Trgger.v:17]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/Trgger.v:18]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/Trgger.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/Trgger.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/Trgger.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/Trgger.v:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/Trgger.v:32]
INFO: [Synth 8-226] default block is never used [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/Trgger.v:47]
	Parameter RAW_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter HL bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/cmos_sampling.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/cmos_sampling.v:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/cmos_sampling.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/cmos_sampling.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/cmos_sampling.v:35]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/cmos_sampling.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/cmos_sampling.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/cmos_sampling.v:38]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/video_caputure.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/video_caputure.v:35]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/video_caputure.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/video_caputure.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/video_caputure.v:38]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/isp_model_axis.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/isp_model_axis.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/isp_model_axis.v:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/isp_model_axis.v:46]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter HL bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter LH bound to: 2'b01 
	Parameter HL bound to: 2'b10 
WARNING: [Synth 8-3936] Found unconnected internal register 'tlast_reg_reg' and it is trimmed from '7' to '6' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/dpc_axis.v:336]
WARNING: [Synth 8-3936] Found unconnected internal register 'tuser_reg_reg' and it is trimmed from '7' to '6' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/dpc_axis.v:333]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter LH bound to: 2'b01 
	Parameter HL bound to: 2'b10 
WARNING: [Synth 8-3936] Found unconnected internal register 'guas_out_reg_reg' and it is trimmed from '16' to '8' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'guas_tmp1_reg' and it is trimmed from '16' to '8' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_raw_out_reg_reg' and it is trimmed from '16' to '8' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_raw_delay2_reg' and it is trimmed from '16' to '8' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:131]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_raw_delay1_reg' and it is trimmed from '16' to '8' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:130]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-689] width (8) of port connection 'sharp_threlode_in' does not match port width (10) of module 'gaus_sharp_axis' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/isp_model_axis.v:343]
WARNING: [Synth 8-3848] Net gamma_axis_tlast in module/entity isp_model_axis does not have driver. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/isp_model_axis.v:132]
WARNING: [Synth 8-3848] Net gamma_axis_tuser in module/entity isp_model_axis does not have driver. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/isp_model_axis.v:133]
WARNING: [Synth 8-3848] Net gamma_axis_tvalid in module/entity isp_model_axis does not have driver. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/isp_model_axis.v:134]
WARNING: [Synth 8-3848] Net gamma_axis_tdata in module/entity isp_model_axis does not have driver. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/isp_model_axis.v:135]
WARNING: [Synth 8-689] width (4) of port connection 'gaus_sharp_factor' does not match port width (8) of module 'isp_model_axis' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:491]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/opencv_model.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/opencv_model.v:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/opencv_model.v:46]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter HL bound to: 2'b10 
INFO: [Synth 8-4471] merging register 'line_buff_1_wr_ctrl_reg' into 's_axis_tvalid_dly3_reg' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/maxtri7x7_shift.v:431]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-4471] merging register 'matrix_data_x_6_reg[7:0]' into 'matrix2_tdata_dly6_reg[7:0]' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel5x5_algorithm.v:138]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-4471] merging register 'tdata_raw_out_reg_reg[7:0]' into 'matrix_tdata_x_20_reg[7:0]' [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:97]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter WIDTH bound to: 3840 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_0_i'. This will prevent further optimization [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_conv_model.v:156]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LH bound to: 2'b01 
	Parameter HL bound to: 2'b10 
WARNING: [Synth 8-3848] Net R0_reg0 in module/entity top does not have driver. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:113]
WARNING: [Synth 8-3848] Net R0_reg5 in module/entity top does not have driver. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:113]
WARNING: [Synth 8-3848] Net R0_reg6 in module/entity top does not have driver. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:113]
WARNING: [Synth 8-3848] Net R0_reg7 in module/entity top does not have driver. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:113]
WARNING: [Synth 8-3331] design data_conv_model has unconnected port debug_cmd[3]
WARNING: [Synth 8-3331] design data_conv_model has unconnected port debug_cmd[2]
WARNING: [Synth 8-3331] design data_conv_model has unconnected port debug_cmd[1]
WARNING: [Synth 8-3331] design data_conv_model has unconnected port debug_cmd[0]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[7]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[6]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[5]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[4]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[3]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[2]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[1]
WARNING: [Synth 8-3331] design sobel7x7_algorithm has unconnected port threshold[0]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[7]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[6]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[5]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[4]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[3]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[2]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[1]
WARNING: [Synth 8-3331] design sobel5x5_algorithm has unconnected port threshold[0]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[7]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[6]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[5]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[4]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[3]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[2]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[1]
WARNING: [Synth 8-3331] design sobel3x3_algorithm has unconnected port threshold[0]
WARNING: [Synth 8-3331] design opencv_model has unconnected port resetn
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[9]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[8]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[7]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[6]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[5]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[4]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[3]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[2]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[1]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port dpc_threshold[0]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port gaus_shrap_threshold[9]
WARNING: [Synth 8-3331] design isp_model_axis has unconnected port gaus_shrap_threshold[8]
WARNING: [Synth 8-3331] design SC30_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design SC30_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design SC30_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design SC30_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design SC30_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design SC30_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized5 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_decerr_slave__parameterized0 has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_decerr_slave__parameterized0 has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_decerr_slave__parameterized0 has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_addr_decoder__parameterized3 has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_addr_decoder__parameterized3 has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_BID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_BID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_BID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_RID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_RID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_RID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_18_axi_crossbar__parameterized1 has unconnected port s_axi_awcache[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:18:44 ; elapsed = 00:18:49 . Memory (MB): peak = 1063.742 ; gain = 675.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-5543] Port 'pixel_clk_out' in module 'cmos_sampling' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'm_0_axis_tlast' in module 'axis_switch' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'm_1_axis_tlast' in module 'axis_switch' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[31] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[30] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[29] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[28] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[27] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[26] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[25] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[24] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[23] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[22] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[21] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[20] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[19] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[18] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[17] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[16] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[15] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[14] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[13] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[12] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[11] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[10] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[9] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[8] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[7] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[6] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[5] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[4] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[3] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[2] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[1] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg1[0] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[31] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[30] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[29] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[28] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[27] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[26] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[25] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[24] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[23] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[22] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[21] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[20] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[19] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[18] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[17] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[16] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[15] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[14] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[13] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[12] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[11] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[10] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[9] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[8] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[7] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[6] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[5] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[4] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[2] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg2[0] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[31] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[30] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[29] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[28] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[27] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[26] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[25] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[24] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[23] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[22] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[21] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[20] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[19] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[18] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[17] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[16] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[15] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[14] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[13] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[12] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[11] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[10] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[9] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[8] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[7] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg5[6] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg6[31] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg6[30] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg6[29] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg6[28] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg6[27] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg6[26] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg6[25] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg6[24] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg6[23] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg6[22] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg6[21] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
WARNING: [Synth 8-3295] tying undriven pin SC30_v1_0_S00_AXI_inst:PSRO_reg6[20] to constant 0 [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/imports/new/top.v:318]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:18:47 ; elapsed = 00:18:52 . Memory (MB): peak = 1063.742 ; gain = 675.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:18:47 ; elapsed = 00:18:52 . Memory (MB): peak = 1063.742 ; gain = 675.293
---------------------------------------------------------------------------------
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:80]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:107]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:55]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:56]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:57]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:58]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
INFO: [Netlist 29-17] Analyzing 1031 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'data_conv_model_i/fifo_0_i'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'data_conv_model_i/fifo_0_i'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_gaus_i/line_buff_1'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_gaus_i/line_buff_1'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_gaus_i/line_buff_2'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'isp_model_axis_i/maxtri3x3_gaus_i/line_buff_2'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_1'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_1'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_2'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_2'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_5'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_5'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_6'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/ip/fifo_maxtrix/fifo_maxtrix/fifo_maxtrix_in_context.xdc] for cell 'opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_6'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_2/design_1_axi_vdma_0_2.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_2/design_1_axi_vdma_0_2.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_0/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_0/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_imgCapture1_0/design_1_axi_vdma_imgCapture1_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_imgCapture1_0/design_1_axi_vdma_imgCapture1_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-507] No nets matched 'CMOS_FSYNC_IBUF'. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc:82]
WARNING: [Vivado 12-507] No nets matched 'CMOS_PIXCLK_IBUF'. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc:83]
Finished Parsing XDC File [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_2/design_1_axi_vdma_0_2_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_2/design_1_axi_vdma_0_2_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_imgCapture1_0/design_1_axi_vdma_imgCapture1_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_imgCapture1_0/design_1_axi_vdma_imgCapture1_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 887 instances were transformed.
  FDR => FDRE: 882 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 2070.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:20:05 ; elapsed = 00:20:10 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:20:05 ; elapsed = 00:20:10 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 125).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 126).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 127).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 128).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 129).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 130).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 131).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 132).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 133).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 134).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 135).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 136).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 137).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 138).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 139).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 140).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_shrap_threshold_dely_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 141).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_sharp_axis_i/sharp_threlode_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 142).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 143).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 144).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_shrap_threshold_dely_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 145).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_sharp_axis_i/sharp_threlode_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 146).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 147).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 148).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_shrap_threshold_dely_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 149).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_sharp_axis_i/sharp_threlode_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 150).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 151).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 152).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_shrap_threshold_dely_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 153).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_sharp_axis_i/sharp_threlode_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 154).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 155).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 156).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_shrap_threshold_dely_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 157).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_sharp_axis_i/sharp_threlode_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 158).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 159).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 160).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 161).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 162).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 163).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 164).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_shrap_threshold_dely_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 165).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_sharp_axis_i/sharp_threlode_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 166).
Applied set_property ASYNC_REG = true for opencv_model_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 167).
Applied set_property ASYNC_REG = true for data_conv_model_i/data_put_together_i/m_axis_tdata_reg_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 168).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_shrap_threshold_dely_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 169).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_sharp_axis_i/sharp_threlode_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 170).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_shrap_threshold_dely_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 171).
Applied set_property ASYNC_REG = true for isp_model_axis_i/gaus_sharp_axis_i/sharp_threlode_reg. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/constrs_1/new/system.xdc, line 172).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_videoStream. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_memCopy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_smc_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/processing_system7_0/inst. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/dont_touch.xdc, line 142).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/rst_processing_system7_0_100M/U0. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/dont_touch.xdc, line 145).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/clk_wiz_0/inst. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/dont_touch.xdc, line 161).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/dont_touch.xdc, line 169).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/dont_touch.xdc, line 177).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_gpio_0/U0. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/dont_touch.xdc, line 185).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/dont_touch.xdc, line 201).
Applied set_property DONT_TOUCH = true for data_conv_model_i/fifo_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for isp_model_axis_i/maxtri3x3_gaus_i/line_buff_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for isp_model_axis_i/maxtri3x3_gaus_i/line_buff_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:20:06 ; elapsed = 00:20:11 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_18_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_6_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:18756]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:18181]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_psm_halt_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_sstrb_stop_mask_reg[0:0]' into 'sig_stop_request_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44266]
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_offset_cntr_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_sstrb_stop_mask_reg[0:0]' into 'sig_stop_request_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:41580]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:62419]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:63119]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:72692]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:73260]
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_offset_cntr_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:72692]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:73260]
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_offset_cntr_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:72692]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:73260]
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc3_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc2_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_xfer_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:21643]
INFO: [Synth 8-5546] ROM "sig_token_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc__parameterized0'
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_psm_halt_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign__parameterized0'
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:62419]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:63119]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:72692]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:73260]
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:72692]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:73260]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm'
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5545] ROM "exposure_width_reg_reg0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_Trggerio" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "line_buff_1_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buff_1_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/dpc_axis.v:115]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/dpc_axis.v:125]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/dpc_axis.v:134]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/dpc_axis.v:144]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/dpc_axis.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/dpc_axis.v:164]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/dpc_axis.v:174]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/dpc_axis.v:183]
INFO: [Synth 8-5546] ROM "line_buff_1_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buff_1_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_sharp_axis.v:80]
INFO: [Synth 8-5546] ROM "line_buff_1_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buff_1_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel3x3_algorithm.v:195]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel3x3_algorithm.v:217]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel5x5_algorithm.v:499]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel5x5_algorithm.v:461]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel5x5_algorithm.v:403]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel5x5_algorithm.v:622]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel5x5_algorithm.v:583]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel5x5_algorithm.v:524]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:623]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:603]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:582]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:564]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:547]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:530]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:512]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:493]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:475]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:456]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:418]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:842]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:821]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:799]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:782]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:765]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:749]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:731]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:714]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:697]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/sobel7x7_algorithm.v:647]
INFO: [Synth 8-5546] ROM "tlast_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_18_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_6_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:20:28 ; elapsed = 00:20:36 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |sc_util_v1_0_3_axi_reg_stall       |          12|      6610|
|2     |sc_exit_v1_0_7_top__GC0            |           1|      4064|
|3     |sc_mmu_v1_0_6_top__GC0             |           1|      2210|
|4     |s00_entry_pipeline_imp_USCCV8__GC0 |           1|       203|
|5     |bd_afc3__GC0                       |           1|      1684|
|6     |s00_entry_pipeline_imp_I9HTTY__GC0 |           1|       203|
|7     |bd_a878__GC0                       |           1|      1684|
|8     |design_1_clk_wiz_0_0_clk_wiz__GC0  |           1|         4|
|9     |design_1__GCB0                     |           1|     38868|
|10    |design_1__GCB1                     |           1|     31361|
|11    |top__GC0                           |           1|     29019|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     22 Bit       Adders := 1     
	  12 Input     21 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 9     
	   3 Input     17 Bit       Adders := 54    
	   4 Input     17 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 11    
	   2 Input     16 Bit       Adders := 7     
	   9 Input     16 Bit       Adders := 1     
	   6 Input     16 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 22    
	   2 Input     14 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 17    
	   2 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 3     
	   4 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 58    
	   2 Input      8 Bit       Adders := 48    
	   4 Input      8 Bit       Adders := 24    
	   3 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 22    
	   4 Input      7 Bit       Adders := 30    
	   3 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 52    
	   2 Input      5 Bit       Adders := 60    
	   3 Input      5 Bit       Adders := 12    
	   4 Input      5 Bit       Adders := 20    
	   2 Input      4 Bit       Adders := 63    
	   3 Input      4 Bit       Adders := 21    
	   4 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 29    
	   3 Input      3 Bit       Adders := 31    
	   2 Input      2 Bit       Adders := 25    
	   4 Input      2 Bit       Adders := 11    
	   3 Input      1 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 497   
+---Registers : 
	             2178 Bit    Registers := 48    
	             1024 Bit    Registers := 4     
	              156 Bit    Registers := 2     
	              106 Bit    Registers := 2     
	               72 Bit    Registers := 22    
	               68 Bit    Registers := 6     
	               67 Bit    Registers := 2     
	               66 Bit    Registers := 14    
	               64 Bit    Registers := 15    
	               47 Bit    Registers := 4     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 141   
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 27    
	               16 Bit    Registers := 99    
	               14 Bit    Registers := 16    
	               13 Bit    Registers := 35    
	               12 Bit    Registers := 25    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 98    
	                8 Bit    Registers := 334   
	                7 Bit    Registers := 52    
	                6 Bit    Registers := 79    
	                5 Bit    Registers := 175   
	                4 Bit    Registers := 241   
	                3 Bit    Registers := 123   
	                2 Bit    Registers := 188   
	                1 Bit    Registers := 2952  
+---RAMs : 
	               8K Bit         RAMs := 6     
	              144 Bit         RAMs := 5     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 24    
	   2 Input     72 Bit        Muxes := 17    
	   2 Input     68 Bit        Muxes := 6     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     47 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 78    
	  11 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  25 Input     32 Bit        Muxes := 24    
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 54    
	   3 Input     16 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 57    
	   4 Input     16 Bit        Muxes := 10    
	   2 Input     14 Bit        Muxes := 20    
	   2 Input     13 Bit        Muxes := 28    
	   8 Input     12 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 184   
	   8 Input      8 Bit        Muxes := 15    
	   3 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 46    
	   7 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 13    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 51    
	   5 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 87    
	   4 Input      4 Bit        Muxes := 10    
	   9 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 155   
	   5 Input      3 Bit        Muxes := 13    
	   9 Input      3 Bit        Muxes := 12    
	   4 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 561   
	   3 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 82    
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 223   
	   4 Input      1 Bit        Muxes := 128   
	  10 Input      1 Bit        Muxes := 72    
	   7 Input      1 Bit        Muxes := 63    
	  12 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1713  
	   3 Input      1 Bit        Muxes := 63    
	  11 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
Module sc_util_v1_0_3_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_7_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module sc_util_v1_0_3_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_7_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module sc_exit_v1_0_7_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module sc_util_v1_0_3_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_7_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_7_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_util_v1_0_3_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_7_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_7_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_6_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_6_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_3_axic_reg_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_6_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_6_top__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_7_top__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_3_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	              106 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_xpm_memory_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_6_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_6_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_7_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_3_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              106 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module axi_protocol_converter_v2_1_17_b_downsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_17_a_axi3_conv__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_17_w_axi3_conv__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xpm_cdc_async_rst__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_17_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_18_decerr_slave__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_18_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_18_addr_arbiter__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_18_splitter__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_addr_decoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_si_transactor__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_splitter__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_16_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_18_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_addr_decoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_addr_decoder__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_addr_decoder__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_addr_decoder__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_18_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_18_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_18_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module cdc_sync__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_reset__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_vdma_rst_module__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__parameterized3__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_lite_if__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module axi_vdma_reg_if__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_reset__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_mssai_skid_buf__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_datamover_s2mm_realign__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	              144 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf__6 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
Module axi_datamover_s2mm_full_wrap__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_vdma_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_reg_mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module rd_bin_cntr__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module compare__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized0__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rd_status_flags_ss__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module dc_ss_fwft__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module compare__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module wr_status_flags_ss__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_s2mm_linebuf__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma_skid_buf__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_sm__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if__5 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vidreg_module__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_genlock_mux__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module axi_vdma_genlock_mngr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_mngr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module cdc_sync__parameterized1__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_reset__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_vdma_rst_module__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__parameterized3__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_lite_if__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module axi_vdma_reg_if__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_reset__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module cntr_incr_decr_addn_f__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_mssai_skid_buf__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_datamover_s2mm_realign__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	              144 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf__5 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
Module axi_datamover_s2mm_full_wrap__xdcDup__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_vdma_register__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_reg_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module rd_bin_cntr__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module compare__parameterized0__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized0__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rd_status_flags_ss__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module dc_ss_fwft__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module compare__parameterized0__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized0__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module wr_status_flags_ss__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_s2mm_linebuf__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma_skid_buf__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_sm__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if__4 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vidreg_module__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_genlock_mux__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module axi_vdma_genlock_mngr__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_mngr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module cdc_sync__parameterized1__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_reset__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_vdma_rst_module__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__parameterized3__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_lite_if__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module axi_vdma_reg_if__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_reset__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module cntr_incr_decr_addn_f__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_mssai_skid_buf__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_datamover_s2mm_realign__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	              144 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf__4 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
Module axi_datamover_s2mm_full_wrap__xdcDup__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_vdma_register__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_reg_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module rd_bin_cntr__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module compare__parameterized0__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized0__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rd_status_flags_ss__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module dc_ss_fwft__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module compare__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module wr_status_flags_ss__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_s2mm_linebuf__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma_skid_buf__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_sm__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if__3 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vidreg_module__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_genlock_mux__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module axi_vdma_genlock_mngr__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_mngr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module cdc_sync__parameterized1__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_vdma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module axi_vdma_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	              144 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized4__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_vdma_register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_reg_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module compare__parameterized0__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rd_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module dc_ss_fwft 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module compare__parameterized0__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module compare__parameterized0__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module wr_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_s2mm_linebuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vaddrreg_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module axi_vdma_vidreg_module__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_genlock_mux 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module axi_vdma_greycoder__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_greycoder__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module axi_vdma_genlock_mngr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_mngr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 9     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module axi_vdma__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module cdc_sync__parameterized1__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_reset__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module cdc_sync__parameterized1__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized1__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_reset__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_vdma_rst_module__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__parameterized3__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized3__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_lite_if__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 126   
Module axi_vdma_reg_if__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_vdma_intrpt__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module axi_datamover_reset__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 40    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module cntr_incr_decr_addn_f__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_ms_strb_set__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_datamover_s2mm_realign__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	              144 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized4__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__15 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__15 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__15 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__14 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__14 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__14 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_stbs_set__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf__7 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module axi_datamover_s2mm_full_wrap__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_vdma_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_reg_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_vdma_skid_buf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_ss__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module updn_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module dc_ss_fwft__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module wr_status_flags_ss__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_mm2s_linebuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_reg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_reg_module__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_vdma_fsync_gen__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_vid_cdc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module rd_bin_cntr__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__parameterized1__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_ss__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module updn_cntr__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module dc_ss_fwft__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__parameterized1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module wr_status_flags_ss__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_vdma_s2mm_linebuf__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_vdma_sm__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vidreg_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_genlock_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module axi_vdma_genlock_mngr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_mngr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_skid_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_sm__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module axi_vdma_cmdsts_if__6 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_sts_mngr__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_vregister__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vidreg_module__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_genlock_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module axi_vdma_genlock_mngr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_mngr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_17_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_17_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_17_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_18_addr_arbiter__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_18_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_18_splitter__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_splitter__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_16_axic_reg_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_18_addr_decoder__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_16_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_18_addr_decoder__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_addr_decoder__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_addr_decoder__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_crossbar__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SC30_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 25    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	  25 Input     32 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 4     
Module Trgger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module cmos_sampling 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module video_caputure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module maxtri3x3_shift__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module dpc_axis 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 8     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 34    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 1     
Module maxtri3x3_shift 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module gaus_filter_axis 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 10    
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gaus_sharp_axis 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module isp_model_axis 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module maxtri7x7_shift 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 26    
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module sobel3x3_algorithm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 3     
Module sobel5x5_algorithm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   6 Input     16 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 22    
	   2 Input     14 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 16    
+---Registers : 
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 12    
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 34    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
Module sobel7x7_algorithm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	  12 Input     21 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 54    
	   2 Input     17 Bit       Adders := 8     
	   4 Input     17 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 36    
+---Registers : 
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 24    
	                9 Bit    Registers := 36    
	                8 Bit    Registers := 61    
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 54    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
Module sobel_axis 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module opencv_model 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module data_put_together 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module data_conv_model 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module axis_switch 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:17861]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19062]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg_reg[3:0]' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:26363]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_user_type_reg_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cache_type_reg_reg[3:0]' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:27028]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_user_type_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_cache_type_reg[3:0]' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:27081]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_user_reg_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg_reg[3:0]' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:26212]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44270]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44265]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19802]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19581]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19576]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:18849]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:18850]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:18794]
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:65026]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:65059]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:65060]
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:17861]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19062]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg_reg[3:0]' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:26363]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_user_type_reg_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cache_type_reg_reg[3:0]' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:27028]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_user_type_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_cache_type_reg[3:0]' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:27081]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_user_reg_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg_reg[3:0]' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:26212]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44270]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:44265]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19802]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19581]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:19576]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:18849]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:18850]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:18794]
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:65026]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:65059]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/b37e/hdl/axi_vdma_v6_3_rfs.vhd:65060]
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/bd/design_1/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "exposure_width_reg_reg0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_Trggerio" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'gaus_filter_axis_i/guas_tmp0_reg' and it is trimmed from '16' to '12' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:99]
WARNING: [Synth 8-3936] Found unconnected internal register 'gaus_filter_axis_i/matrix_gaus01_reg' and it is trimmed from '16' to '12' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'gaus_filter_axis_i/matrix_gaus02_reg' and it is trimmed from '16' to '12' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'gaus_filter_axis_i/matrix_gaus03_reg' and it is trimmed from '16' to '12' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'gaus_filter_axis_i/matrix_gaus11_reg' and it is trimmed from '16' to '11' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'gaus_filter_axis_i/matrix_gaus12_reg' and it is trimmed from '16' to '11' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'gaus_filter_axis_i/matrix_gaus13_reg' and it is trimmed from '16' to '11' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'gaus_filter_axis_i/matrix_gaus21_reg' and it is trimmed from '16' to '12' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:94]
WARNING: [Synth 8-3936] Found unconnected internal register 'gaus_filter_axis_i/matrix_gaus22_reg' and it is trimmed from '16' to '12' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:94]
WARNING: [Synth 8-3936] Found unconnected internal register 'gaus_filter_axis_i/matrix_gaus23_reg' and it is trimmed from '16' to '12' bits. [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/gaus_filter_axis.v:94]
DSP Report: Generating DSP gaus_sharp_axis_i/data_factor_reg, operation Mode is: (A2*B'')'.
DSP Report: register gaus_sharp_factor_dely_reg is absorbed into DSP gaus_sharp_axis_i/data_factor_reg.
DSP Report: register gaus_sharp_axis_i/sharp_factor_reg is absorbed into DSP gaus_sharp_axis_i/data_factor_reg.
DSP Report: register gaus_sharp_axis_i/data_abs_reg is absorbed into DSP gaus_sharp_axis_i/data_factor_reg.
DSP Report: register gaus_sharp_axis_i/data_factor_reg is absorbed into DSP gaus_sharp_axis_i/data_factor_reg.
DSP Report: operator gaus_sharp_axis_i/data_factor0 is absorbed into DSP gaus_sharp_axis_i/data_factor_reg.
DSP Report: Generating DSP gaus_sharp_axis_i/data_tmp20, operation Mode is: C'+(A2*B'')'.
DSP Report: register gaus_sharp_factor_dely_reg is absorbed into DSP gaus_sharp_axis_i/data_tmp20.
DSP Report: register gaus_sharp_axis_i/data_abs_reg is absorbed into DSP gaus_sharp_axis_i/data_tmp20.
DSP Report: register gaus_sharp_axis_i/data_raw_delay3_reg is absorbed into DSP gaus_sharp_axis_i/data_tmp20.
DSP Report: register gaus_sharp_axis_i/sharp_factor_reg is absorbed into DSP gaus_sharp_axis_i/data_tmp20.
DSP Report: register gaus_sharp_axis_i/data_factor_reg is absorbed into DSP gaus_sharp_axis_i/data_tmp20.
DSP Report: operator gaus_sharp_axis_i/data_factor0 is absorbed into DSP gaus_sharp_axis_i/data_tmp20.
DSP Report: operator gaus_sharp_axis_i/data_tmp20 is absorbed into DSP gaus_sharp_axis_i/data_tmp20.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 67 bits, new ram width 66 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'sc_exit_v1_0_7_top:/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top:/i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[2] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_6_top:/i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_6_top:/i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_6_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_6_top:/i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/axi_smc/insti_1/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'design_1_wrapper_i/design_1_i/axi_smc/insti_1/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /axi_smc/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /axi_smc/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /axi_smc/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_9_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_9_top__parameterized0__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_9_top__parameterized1__xdcDup__1.
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/axi_smc_1/insti_1/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'design_1_wrapper_i/design_1_i/axi_smc_1/insti_1/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /axi_smc_1/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /axi_smc_1/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /axi_smc_1/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_9_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_9_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_9_top__parameterized1.
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/rst_processing_system7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_1_wrapper_i/design_1_i/i_0/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_1_wrapper_i/design_1_i/i_0/rst_processing_system7_0_100M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[0]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[1]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[2]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[3]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[0]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[1]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[2]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[3]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[0]' (FD) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[1]' (FD) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[7]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[13]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[14]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[15]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[16]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[17]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[18]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[19]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[20]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[21]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[22]' (FDRE) to 'design_1_wrapper_i/design_1_i/i_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[23]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]) is unused and will be removed from module fifo_generator_v13_2_2__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]) is unused and will be removed from module fifo_generator_v13_2_2__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]) is unused and will be removed from module fifo_generator_v13_2_2__xdcDup__2.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]) is unused and will be removed from module fifo_generator_v13_2_2__xdcDup__2.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]) is unused and will be removed from module fifo_generator_v13_2_2__parameterized0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14]) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[0]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[0]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i_reg[0]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[63]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[52]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[45]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot_reg[1]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[63]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[45]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[0]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/M_VALID_i_reg) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/M_VALID_i_reg) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[67]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[67]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[15]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[14]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[13]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[12]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[11]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[10]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[9]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].w_issuing_cnt_reg[7]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].w_issuing_cnt_reg[6]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].w_issuing_cnt_reg[5]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].w_issuing_cnt_reg[4]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[15]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[14]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[13]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[12]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[11]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[10]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt_reg[9]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt_reg[7]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt_reg[6]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt_reg[5]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt_reg[4]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/M_VALID_i_reg) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[2]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/M_VALID_i_reg) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.qual_reg_reg[0]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module design_1_auto_pc_2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_NO_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[26] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:25:45 ; elapsed = 00:25:56 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 66(NO_CHANGE)    | W |   | 128 x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 66(NO_CHANGE)    | W |   | 128 x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 66(NO_CHANGE)    | W |   | 128 x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 66(NO_CHANGE)    | W |   | 128 x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized4: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 67(NO_CHANGE)    | W |   | 128 x 67(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 66(NO_CHANGE)    | W |   | 128 x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                                               | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\design_1_wrapper_i/design_1_i /axi_smc/insti_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                     | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M x 26    | 
|\design_1_wrapper_i/design_1_i /axi_smc/insti_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                      | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 23              | RAM32M x 4     | 
|\design_1_wrapper_i/design_1_i /axi_smc/insti_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                      | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 106             | RAM32M x 18    | 
|\design_1_wrapper_i/design_1_i /axi_smc_1/insti_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M x 26    | 
|\design_1_wrapper_i/design_1_i /axi_smc_1/insti_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 23              | RAM32M x 4     | 
|\design_1_wrapper_i/design_1_i /axi_smc_1/insti_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 106             | RAM32M x 18    | 
|\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                        | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                                           | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2     | 
|\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2     | 
|\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2     | 
|\design_1_wrapper_i/design_1_i /i_1/axi_vdma_videoStream/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2     | 
|\design_1_wrapper_i/design_1_i /i_1/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2     | 
|\design_1_wrapper_i/design_1_i /i_1/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|\design_1_wrapper_i/design_1_i /i_1/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|isp_model_axis | (A2*B'')'    | 20     | 8      | -      | -      | 20     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|isp_model_axis | C'+(A2*B'')' | 20     | 8      | 8      | -      | 20     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |sc_exit_v1_0_7_top__GC0            |           2|       811|
|2     |sc_mmu_v1_0_6_top__GC0             |           2|       350|
|3     |s00_entry_pipeline_imp_USCCV8__GC0 |           1|       178|
|4     |bd_afc3__GC0                       |           1|      1382|
|5     |s00_entry_pipeline_imp_I9HTTY__GC0 |           1|       178|
|6     |bd_a878__GC0                       |           1|      1382|
|7     |design_1_clk_wiz_0_0_clk_wiz__GC0  |           1|         4|
|8     |design_1__GCB0                     |           1|     23836|
|9     |design_1__GCB1                     |           1|     19046|
|10    |top__GC0                           |           1|     16347|
|11    |sc_util_v1_0_3_axi_reg_stall__1    |           2|       282|
|12    |sc_util_v1_0_3_axi_reg_stall__2    |           4|       412|
|13    |sc_util_v1_0_3_axi_reg_stall__3    |           2|        24|
|14    |sc_util_v1_0_3_axi_reg_stall__4    |           2|        57|
|15    |sc_util_v1_0_3_axi_reg_stall__5    |           2|        41|
|16    |sc_util_v1_0_3_axi_reg_stall__6    |           2|       319|
|17    |sc_util_v1_0_3_axi_reg_stall__7    |           2|        30|
|18    |sc_util_v1_0_3_axi_reg_stall__8    |           2|       317|
|19    |sc_util_v1_0_3_axi_reg_stall__9    |           2|        28|
|20    |sc_util_v1_0_3_axi_reg_stall__10   |           2|        57|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1' to pin 'processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:26:01 ; elapsed = 00:26:14 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:26:08 ; elapsed = 00:26:20 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 66(NO_CHANGE)    | W |   | 128 x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 66(NO_CHANGE)    | W |   | 128 x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 66(NO_CHANGE)    | W |   | 128 x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 66(NO_CHANGE)    | W |   | 128 x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized4: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 67(NO_CHANGE)    | W |   | 128 x 67(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 66(NO_CHANGE)    | W |   | 128 x 66(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                                               | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\design_1_wrapper_i/design_1_i /axi_smc/insti_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                     | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M x 26    | 
|\design_1_wrapper_i/design_1_i /axi_smc/insti_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                      | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 23              | RAM32M x 4     | 
|\design_1_wrapper_i/design_1_i /axi_smc/insti_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                      | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 106             | RAM32M x 18    | 
|\design_1_wrapper_i/design_1_i /axi_smc_1/insti_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M x 26    | 
|\design_1_wrapper_i/design_1_i /axi_smc_1/insti_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 23              | RAM32M x 4     | 
|\design_1_wrapper_i/design_1_i /axi_smc_1/insti_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 106             | RAM32M x 18    | 
|\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                        | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|\design_1_wrapper_i/design_1_i /i_0/axi_interconnect_0/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                                           | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2     | 
|\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2     | 
|\design_1_wrapper_i/design_1_i /i_0/axi_vdma_imgCapture2/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2     | 
|\design_1_wrapper_i/design_1_i /i_1/axi_vdma_videoStream/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2     | 
|\design_1_wrapper_i/design_1_i /i_1/axi_vdma_memCopy/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2     | 
|\design_1_wrapper_i/design_1_i /i_1/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|\design_1_wrapper_i/design_1_i /i_1/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |sc_exit_v1_0_7_top__GC0            |           2|       811|
|2     |sc_mmu_v1_0_6_top__GC0             |           2|       350|
|3     |s00_entry_pipeline_imp_USCCV8__GC0 |           1|       178|
|4     |bd_afc3__GC0                       |           1|      1382|
|5     |s00_entry_pipeline_imp_I9HTTY__GC0 |           1|       178|
|6     |bd_a878__GC0                       |           1|      1382|
|7     |design_1_clk_wiz_0_0_clk_wiz__GC0  |           1|         4|
|8     |design_1__GCB0                     |           1|     23836|
|9     |design_1__GCB1                     |           1|     19046|
|10    |top__GC0                           |           1|     16347|
|11    |sc_util_v1_0_3_axi_reg_stall__1    |           2|       282|
|12    |sc_util_v1_0_3_axi_reg_stall__2    |           4|       412|
|13    |sc_util_v1_0_3_axi_reg_stall__3    |           2|        24|
|14    |sc_util_v1_0_3_axi_reg_stall__4    |           2|        57|
|15    |sc_util_v1_0_3_axi_reg_stall__5    |           2|        41|
|16    |sc_util_v1_0_3_axi_reg_stall__6    |           2|       319|
|17    |sc_util_v1_0_3_axi_reg_stall__7    |           2|        30|
|18    |sc_util_v1_0_3_axi_reg_stall__8    |           2|       317|
|19    |sc_util_v1_0_3_axi_reg_stall__9    |           2|        28|
|20    |sc_util_v1_0_3_axi_reg_stall__10   |           2|        57|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tvalid_dly1_reg__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tvalid_dly1_reg ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:65]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tuser_dly1_reg__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tuser_dly1_reg ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:64]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[31]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[31] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[30]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[30] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[29]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[29] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[28]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[28] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[27]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[27] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[26]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[26] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[25]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[25] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[24]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[24] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[23]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[23] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[22]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[22] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[21]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[21] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[20]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[20] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[19]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[19] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[18]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[18] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[17]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[17] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[16]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[16] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[15]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[15] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[14]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[14] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[13]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[13] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[12]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[12] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[11]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[11] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[10]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[10] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[9]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[9] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[8]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[8] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[7]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[7] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[6]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[6] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[5]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[5] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[4]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[4] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[3]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[3] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[2]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[2] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[1]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[1] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tdata_dly1_reg[0]__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tdata_dly1_reg[0] ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:62]
INFO: [Synth 8-4765] Removing register instance (\data_put_together_i/s_axis_tlast_dly1_reg__0 ) from module (data_conv_model) as it is equivalent to (\data_put_together_i/s_axis_tlast_dly1_reg ) and driving same net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/data_put_together.v:71]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:26:30 ; elapsed = 00:26:43 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.srcs/sources_1/new/cmos_sampling.v:65]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:26:33 ; elapsed = 00:26:46 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:26:33 ; elapsed = 00:26:46 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'axi_vdma__parameterized2' to reference 'axi_vdma_vid_cdc__parameterized0' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:26:39 ; elapsed = 00:26:52 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:26:39 ; elapsed = 00:26:52 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5543] Port 'pixel_clk_out' in module 'cmos_sampling' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'm_0_axis_tlast' in module 'axis_switch' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
CRITICAL WARNING: [Synth 8-5543] Port 'm_1_axis_tlast' in module 'axis_switch' has MARK_DEBUG and also connected to other port(s) having MARK_DEBUG; consider putting MARK_DEBUG on one only
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:26:40 ; elapsed = 00:26:53 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:26:40 ; elapsed = 00:26:53 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_vdma       | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg | 6      | 4     | NO           | NO                 | NO                | 4      | 0       | 
|axi_vdma       | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg     | 3      | 4     | NO           | NO                 | NO                | 4      | 0       | 
|axi_vdma       | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg           | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|axi_vdma       | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg               | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|isp_model_axis | dpc_axis_i/tuser_delay_reg                                                                                                              | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis | dpc_axis_i/tvalid_reg_reg[5]                                                                                                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis | dpc_axis_i/matrix_12_delay4_reg[7]                                                                                                      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|isp_model_axis | dpc_axis_i/data_Aver_delay3_reg[7]                                                                                                      | 4      | 8     | NO           | YES                | YES               | 8      | 0       | 
|isp_model_axis | dpc_axis_i/tlast_out_reg_reg                                                                                                            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis | gaus_filter_axis_i/tlast_out_reg_reg                                                                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis | gaus_filter_axis_i/tuser_delay3_reg                                                                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis | gaus_filter_axis_i/tvalid_delay3_reg                                                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis | gaus_sharp_axis_i/tlast_delay5_reg                                                                                                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis | gaus_sharp_axis_i/tuser_delay5_reg                                                                                                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis | gaus_sharp_axis_i/tvalid_delay5_reg                                                                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|isp_model_axis | gaus_sharp_axis_i/data_gaus_delay4_reg[7]                                                                                               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|opencv_model   | sobel_axis_i/sobel3x3_algorithm_i/s_axis_tlast_dly5_reg                                                                                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|opencv_model   | sobel_axis_i/sobel3x3_algorithm_i/tuser_out_reg_reg                                                                                     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|opencv_model   | sobel_axis_i/sobel3x3_algorithm_i/s_axis_tvalid_dly5_reg                                                                                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|opencv_model   | sobel_axis_i/sobel5x5_algorithm_i/s_axis_tlast_dly6_reg                                                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|opencv_model   | sobel_axis_i/sobel5x5_algorithm_i/tuser_out_reg_reg                                                                                     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|opencv_model   | sobel_axis_i/sobel5x5_algorithm_i/s_axis_tvalid_dly6_reg                                                                                | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|opencv_model   | sobel_axis_i/sobel7x7_algorithm_i/s_axis_tlast_dly7_reg                                                                                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|opencv_model   | sobel_axis_i/sobel7x7_algorithm_i/tuser_out_reg_reg                                                                                     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|opencv_model   | sobel_axis_i/sobel7x7_algorithm_i/s_axis_tvalid_dly7_reg                                                                                | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        |                           | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 4      | 68         | 68     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]  | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]  | 8      | 23         | 23     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 4      | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3]  | 4      | 36         | 36     | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3]  | 4      | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[15] | 16     | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__9     | INFERRED_GEN.data_reg[3]  | 4      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__10    | INFERRED_GEN.data_reg[3]  | 4      | 38         | 38     | 0       | 0      | 0      | 0      | 
|dsrl__11    | INFERRED_GEN.data_reg[3]  | 4      | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__12    | INFERRED_GEN.data_reg[15] | 16     | 5          | 5      | 0       | 0      | 0      | 0      | 
|dsrl__13    | memory_reg[3]             | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__14    | memory_reg[3]             | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__15    | memory_reg[31]            | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__16    | memory_reg[31]            | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_maxtrix     |        10|
|2     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |fifo_generator_0 |     1|
|2     |fifo_maxtrix     |     1|
|3     |fifo_maxtrix__10 |     1|
|4     |fifo_maxtrix__2  |     1|
|5     |fifo_maxtrix__3  |     1|
|6     |fifo_maxtrix__4  |     1|
|7     |fifo_maxtrix__5  |     1|
|8     |fifo_maxtrix__6  |     1|
|9     |fifo_maxtrix__7  |     1|
|10    |fifo_maxtrix__8  |     1|
|11    |fifo_maxtrix__9  |     1|
|12    |BIBUF            |   130|
|13    |BUFG             |     5|
|14    |CARRY4           |  1116|
|15    |DSP48E1          |     2|
|16    |LUT1             |  1768|
|17    |LUT2             |  3031|
|18    |LUT3             |  3967|
|19    |LUT4             |  3108|
|20    |LUT5             |  2412|
|21    |LUT6             |  3505|
|22    |MMCME2_ADV       |     1|
|23    |MUXCY            |   136|
|24    |MUXF7            |    65|
|25    |PS7              |     1|
|26    |RAM32M           |   110|
|27    |RAM32X1D         |     1|
|28    |RAMB18E1         |     2|
|29    |RAMB36E1_1       |     4|
|30    |RAMB36E1_2       |     6|
|31    |SRL16            |     3|
|32    |SRL16E           |   951|
|33    |SRLC32E          |   102|
|34    |FDCE             |   115|
|35    |FDPE             |    55|
|36    |FDR              |   604|
|37    |FDRE             | 18141|
|38    |FDSE             |   649|
|39    |IBUF             |    15|
|40    |IOBUF            |     2|
|41    |OBUF             |     5|
+------+-----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|      |Instance                                                                                                  |Module                                                                |Cells |
+------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|1     |top                                                                                                       |                                                                      | 40178|
|2     |  Trgger                                                                                                  |Trgger                                                                |   180|
|3     |  cmos_sampling_i                                                                                         |cmos_sampling                                                         |    32|
|4     |  vcap_i                                                                                                  |video_caputure                                                        |    58|
|5     |  isp_model_axis_i                                                                                        |isp_model_axis                                                        |  1412|
|6     |    dpc_axis_i                                                                                            |dpc_axis                                                              |   703|
|7     |    gaus_filter_axis_i                                                                                    |gaus_filter_axis                                                      |   262|
|8     |    gaus_sharp_axis_i                                                                                     |gaus_sharp_axis                                                       |   234|
|9     |    maxtri3x3_dpc_i                                                                                       |maxtri3x3_shift__xdcDup__1                                            |    87|
|10    |    maxtri3x3_gaus_i                                                                                      |maxtri3x3_shift                                                       |    89|
|11    |  opencv_model_i                                                                                          |opencv_model                                                          |  5327|
|12    |    sobel_axis_i                                                                                          |sobel_axis                                                            |  5271|
|13    |      maxtri7x7_shift_i                                                                                   |maxtri7x7_shift                                                       |   176|
|14    |      sobel3x3_algorithm_i                                                                                |sobel3x3_algorithm                                                    |   372|
|15    |      sobel5x5_algorithm_i                                                                                |sobel5x5_algorithm                                                    |  1226|
|16    |      sobel7x7_algorithm_i                                                                                |sobel7x7_algorithm                                                    |  3407|
|17    |  data_conv_model_i                                                                                       |data_conv_model                                                       |   246|
|18    |    data_put_together_i                                                                                   |data_put_together                                                     |   140|
|19    |  axis_switch_i                                                                                           |axis_switch                                                           |    16|
|20    |  SC30_v1_0_S00_AXI_inst                                                                                  |SC30_v1_0_S00_AXI                                                     |  1316|
|21    |  design_1_wrapper_i                                                                                      |design_1_wrapper                                                      | 31571|
|22    |    design_1_i                                                                                            |design_1                                                              | 31563|
|23    |      axi_smc                                                                                             |design_1_axi_smc_0                                                    |  2148|
|24    |        inst                                                                                              |bd_afc3                                                               |  2148|
|25    |          clk_map                                                                                         |clk_map_imp_5Y9LOC                                                    |    41|
|26    |            psr_aclk                                                                                      |bd_afc3_psr_aclk_0                                                    |    41|
|27    |              U0                                                                                          |proc_sys_reset_652                                                    |    41|
|28    |                EXT_LPF                                                                                   |lpf_653                                                               |     9|
|29    |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                              |cdc_sync__parameterized0_656                                          |     5|
|30    |                SEQ                                                                                       |sequence_psr_654                                                      |    31|
|31    |                  SEQ_COUNTER                                                                             |upcnt_n_655                                                           |    13|
|32    |          m00_exit_pipeline                                                                               |m00_exit_pipeline_imp_1TZX5BB                                         |   776|
|33    |            m00_exit                                                                                      |bd_afc3_m00e_0                                                        |   776|
|34    |              inst                                                                                        |sc_exit_v1_0_7_top__1                                                 |   776|
|35    |                aw_reg                                                                                    |sc_util_v1_0_3_axi_reg_stall_637                                      |   119|
|36    |                b_reg                                                                                     |sc_util_v1_0_3_axi_reg_stall_638                                      |    19|
|37    |                exit_inst                                                                                 |sc_exit_v1_0_7_exit_639                                               |    33|
|38    |                  \gen_r_cmd_fifo.r_cmd_fifo                                                              |sc_util_v1_0_3_axic_reg_srl_fifo__parameterized1_650                  |     5|
|39    |                  \gen_w_cmd_fifo.w_cmd_fifo                                                              |sc_util_v1_0_3_axic_reg_srl_fifo__parameterized2_651                  |    28|
|40    |                splitter_inst                                                                             |sc_exit_v1_0_7_splitter_640                                           |   363|
|41    |                  \gen_axi3.axi3_conv_inst                                                                |sc_exit_v1_0_7_axi3_conv_642                                          |   363|
|42    |                    \USE_READ.USE_SPLIT_R.read_addr_inst                                                  |sc_exit_v1_0_7_a_axi3_conv__parameterized0_643                        |     5|
|43    |                      \USE_R_CHANNEL.cmd_queue                                                            |sc_util_v1_0_3_axic_reg_srl_fifo__parameterized0_649                  |     5|
|44    |                    \USE_WRITE.USE_SPLIT_W.write_resp_inst                                                |sc_exit_v1_0_7_b_downsizer_644                                        |    17|
|45    |                    \USE_WRITE.write_addr_inst                                                            |sc_exit_v1_0_7_a_axi3_conv_645                                        |   314|
|46    |                      \USE_BURSTS.cmd_queue                                                               |sc_util_v1_0_3_axic_reg_srl_fifo_647                                  |    40|
|47    |                      \USE_B_CHANNEL.cmd_b_queue                                                          |sc_util_v1_0_3_axic_reg_srl_fifo_648                                  |    50|
|48    |                    \USE_WRITE.write_data_inst                                                            |sc_exit_v1_0_7_w_axi3_conv_646                                        |    27|
|49    |                w_reg                                                                                     |sc_util_v1_0_3_axi_reg_stall_641                                      |   229|
|50    |          s00_entry_pipeline                                                                              |s00_entry_pipeline_imp_USCCV8                                         |   766|
|51    |            s00_mmu                                                                                       |bd_afc3_s00mmu_0                                                      |   668|
|52    |              inst                                                                                        |sc_mmu_v1_0_6_top__1                                                  |   668|
|53    |                aw_reg_stall                                                                              |sc_util_v1_0_3_axi_reg_stall_632                                      |   180|
|54    |                aw_sreg                                                                                   |sc_util_v1_0_3_axi_reg_stall_633                                      |   190|
|55    |                b_sreg                                                                                    |sc_util_v1_0_3_axi_reg_stall_634                                      |    21|
|56    |                \gen_endpoint.decerr_slave_inst                                                           |sc_mmu_v1_0_6_decerr_slave_635                                        |    16|
|57    |                w_sreg                                                                                    |sc_util_v1_0_3_axi_reg_stall_636                                      |   236|
|58    |            s00_si_converter                                                                              |bd_afc3_s00sic_0                                                      |    98|
|59    |              inst                                                                                        |sc_si_converter_v1_0_6_top__1                                         |    98|
|60    |                splitter_inst                                                                             |sc_si_converter_v1_0_6_splitter_630                                   |    80|
|61    |                  \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo      |sc_util_v1_0_3_axic_reg_srl_fifo__parameterized3_631                  |    79|
|62    |          s00_nodes                                                                                       |s00_nodes_imp_Y7M43I                                                  |   565|
|63    |            s00_aw_node                                                                                   |bd_afc3_sawn_0                                                        |   259|
|64    |              inst                                                                                        |sc_node_v1_0_9_top__xdcDup__1                                         |   259|
|65    |                inst_mi_handler                                                                           |sc_node_v1_0_9_mi_handler__xdcDup__1                                  |   254|
|66    |                  \gen_normal_area.inst_fifo_node_payld                                                   |sc_node_v1_0_9_fifo__xdcDup__1                                        |   251|
|67    |                    \gen_xpm_memory_fifo.inst_fifo                                                        |sc_util_v1_0_3_xpm_memory_fifo__xdcDup__1                             |   251|
|68    |                      \gen_mem_rep[0].inst_xpm_memory                                                     |xpm_memory_sdpram__2                                                  |   183|
|69    |                        xpm_memory_base_inst                                                              |xpm_memory_base__2                                                    |   183|
|70    |                      \gen_mem_rep[0].inst_rd_addrb                                                       |sc_util_v1_0_3_counter_627                                            |    14|
|71    |                      \gen_mem_rep[0].inst_wr_addra                                                       |sc_util_v1_0_3_counter_628                                            |    13|
|72    |                      \gen_wr.inst_wr_addra_p1                                                            |sc_util_v1_0_3_counter__parameterized0_629                            |    30|
|73    |                inst_si_handler                                                                           |sc_node_v1_0_9_si_handler_625                                         |     4|
|74    |                  inst_arb_stall_late                                                                     |sc_util_v1_0_3_pipeline_626                                           |     4|
|75    |            s00_b_node                                                                                    |bd_afc3_sbn_0                                                         |   104|
|76    |              inst                                                                                        |sc_node_v1_0_9_top__parameterized0__xdcDup__1                         |   104|
|77    |                inst_mi_handler                                                                           |sc_node_v1_0_9_mi_handler__parameterized0__xdcDup__1                  |    99|
|78    |                  \gen_normal_area.inst_fifo_node_payld                                                   |sc_node_v1_0_9_fifo__parameterized0__xdcDup__1                        |    96|
|79    |                    \gen_xpm_memory_fifo.inst_fifo                                                        |sc_util_v1_0_3_xpm_memory_fifo__parameterized0__xdcDup__1             |    96|
|80    |                      \gen_mem_rep[0].inst_xpm_memory                                                     |xpm_memory_sdpram__parameterized0__2                                  |    28|
|81    |                        xpm_memory_base_inst                                                              |xpm_memory_base__parameterized0__2                                    |    28|
|82    |                      \gen_mem_rep[0].inst_rd_addrb                                                       |sc_util_v1_0_3_counter_622                                            |    14|
|83    |                      \gen_mem_rep[0].inst_wr_addra                                                       |sc_util_v1_0_3_counter_623                                            |    13|
|84    |                      \gen_wr.inst_wr_addra_p1                                                            |sc_util_v1_0_3_counter__parameterized0_624                            |    30|
|85    |                inst_si_handler                                                                           |sc_node_v1_0_9_si_handler__parameterized0_620                         |     4|
|86    |                  inst_arb_stall_late                                                                     |sc_util_v1_0_3_pipeline_621                                           |     4|
|87    |            s00_w_node                                                                                    |bd_afc3_swn_0                                                         |   202|
|88    |              inst                                                                                        |sc_node_v1_0_9_top__parameterized1__xdcDup__1                         |   202|
|89    |                inst_mi_handler                                                                           |sc_node_v1_0_9_mi_handler__parameterized1__xdcDup__1                  |   197|
|90    |                  \gen_normal_area.inst_fifo_node_payld                                                   |sc_node_v1_0_9_fifo__parameterized1__xdcDup__1                        |   194|
|91    |                    \gen_xpm_memory_fifo.inst_fifo                                                        |sc_util_v1_0_3_xpm_memory_fifo__parameterized1__xdcDup__1             |   194|
|92    |                      \gen_mem_rep[0].inst_xpm_memory                                                     |xpm_memory_sdpram__parameterized1__2                                  |   125|
|93    |                        xpm_memory_base_inst                                                              |xpm_memory_base__parameterized1__2                                    |   125|
|94    |                      \gen_mem_rep[0].inst_rd_addrb                                                       |sc_util_v1_0_3_counter_617                                            |    14|
|95    |                      \gen_mem_rep[0].inst_wr_addra                                                       |sc_util_v1_0_3_counter_618                                            |    13|
|96    |                      \gen_wr.inst_wr_addra_p1                                                            |sc_util_v1_0_3_counter__parameterized0_619                            |    30|
|97    |                inst_si_handler                                                                           |sc_node_v1_0_9_si_handler__parameterized1_615                         |     4|
|98    |                  inst_arb_stall_late                                                                     |sc_util_v1_0_3_pipeline_616                                           |     4|
|99    |      axi_smc_1                                                                                           |design_1_axi_smc_1_0                                                  |  2148|
|100   |        inst                                                                                              |bd_a878                                                               |  2148|
|101   |          clk_map                                                                                         |clk_map_imp_G6MO4E                                                    |    41|
|102   |            psr_aclk                                                                                      |bd_a878_psr_aclk_0                                                    |    41|
|103   |              U0                                                                                          |proc_sys_reset                                                        |    41|
|104   |                EXT_LPF                                                                                   |lpf                                                                   |     9|
|105   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                              |cdc_sync__parameterized0_614                                          |     5|
|106   |                SEQ                                                                                       |sequence_psr_612                                                      |    31|
|107   |                  SEQ_COUNTER                                                                             |upcnt_n_613                                                           |    13|
|108   |          m00_exit_pipeline                                                                               |m00_exit_pipeline_imp_1I3LT8L                                         |   776|
|109   |            m00_exit                                                                                      |bd_a878_m00e_0                                                        |   776|
|110   |              inst                                                                                        |sc_exit_v1_0_7_top                                                    |   776|
|111   |                aw_reg                                                                                    |sc_util_v1_0_3_axi_reg_stall_608                                      |   119|
|112   |                b_reg                                                                                     |sc_util_v1_0_3_axi_reg_stall_609                                      |    19|
|113   |                exit_inst                                                                                 |sc_exit_v1_0_7_exit                                                   |    33|
|114   |                  \gen_r_cmd_fifo.r_cmd_fifo                                                              |sc_util_v1_0_3_axic_reg_srl_fifo__parameterized1                      |     5|
|115   |                  \gen_w_cmd_fifo.w_cmd_fifo                                                              |sc_util_v1_0_3_axic_reg_srl_fifo__parameterized2                      |    28|
|116   |                splitter_inst                                                                             |sc_exit_v1_0_7_splitter                                               |   363|
|117   |                  \gen_axi3.axi3_conv_inst                                                                |sc_exit_v1_0_7_axi3_conv                                              |   363|
|118   |                    \USE_READ.USE_SPLIT_R.read_addr_inst                                                  |sc_exit_v1_0_7_a_axi3_conv__parameterized0                            |     5|
|119   |                      \USE_R_CHANNEL.cmd_queue                                                            |sc_util_v1_0_3_axic_reg_srl_fifo__parameterized0                      |     5|
|120   |                    \USE_WRITE.USE_SPLIT_W.write_resp_inst                                                |sc_exit_v1_0_7_b_downsizer                                            |    17|
|121   |                    \USE_WRITE.write_addr_inst                                                            |sc_exit_v1_0_7_a_axi3_conv                                            |   314|
|122   |                      \USE_BURSTS.cmd_queue                                                               |sc_util_v1_0_3_axic_reg_srl_fifo                                      |    40|
|123   |                      \USE_B_CHANNEL.cmd_b_queue                                                          |sc_util_v1_0_3_axic_reg_srl_fifo_611                                  |    50|
|124   |                    \USE_WRITE.write_data_inst                                                            |sc_exit_v1_0_7_w_axi3_conv                                            |    27|
|125   |                w_reg                                                                                     |sc_util_v1_0_3_axi_reg_stall_610                                      |   229|
|126   |          s00_entry_pipeline                                                                              |s00_entry_pipeline_imp_I9HTTY                                         |   766|
|127   |            s00_mmu                                                                                       |bd_a878_s00mmu_0                                                      |   668|
|128   |              inst                                                                                        |sc_mmu_v1_0_6_top                                                     |   668|
|129   |                aw_reg_stall                                                                              |sc_util_v1_0_3_axi_reg_stall                                          |   180|
|130   |                aw_sreg                                                                                   |sc_util_v1_0_3_axi_reg_stall_605                                      |   190|
|131   |                b_sreg                                                                                    |sc_util_v1_0_3_axi_reg_stall_606                                      |    21|
|132   |                \gen_endpoint.decerr_slave_inst                                                           |sc_mmu_v1_0_6_decerr_slave                                            |    16|
|133   |                w_sreg                                                                                    |sc_util_v1_0_3_axi_reg_stall_607                                      |   236|
|134   |            s00_si_converter                                                                              |bd_a878_s00sic_0                                                      |    98|
|135   |              inst                                                                                        |sc_si_converter_v1_0_6_top                                            |    98|
|136   |                splitter_inst                                                                             |sc_si_converter_v1_0_6_splitter                                       |    80|
|137   |                  \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo      |sc_util_v1_0_3_axic_reg_srl_fifo__parameterized3                      |    79|
|138   |          s00_nodes                                                                                       |s00_nodes_imp_NF95JW                                                  |   565|
|139   |            s00_aw_node                                                                                   |bd_a878_sawn_0                                                        |   259|
|140   |              inst                                                                                        |sc_node_v1_0_9_top                                                    |   259|
|141   |                inst_mi_handler                                                                           |sc_node_v1_0_9_mi_handler                                             |   254|
|142   |                  \gen_normal_area.inst_fifo_node_payld                                                   |sc_node_v1_0_9_fifo                                                   |   251|
|143   |                    \gen_xpm_memory_fifo.inst_fifo                                                        |sc_util_v1_0_3_xpm_memory_fifo                                        |   251|
|144   |                      \gen_mem_rep[0].inst_xpm_memory                                                     |xpm_memory_sdpram                                                     |   183|
|145   |                        xpm_memory_base_inst                                                              |xpm_memory_base                                                       |   183|
|146   |                      \gen_mem_rep[0].inst_rd_addrb                                                       |sc_util_v1_0_3_counter_602                                            |    14|
|147   |                      \gen_mem_rep[0].inst_wr_addra                                                       |sc_util_v1_0_3_counter_603                                            |    13|
|148   |                      \gen_wr.inst_wr_addra_p1                                                            |sc_util_v1_0_3_counter__parameterized0_604                            |    30|
|149   |                inst_si_handler                                                                           |sc_node_v1_0_9_si_handler                                             |     4|
|150   |                  inst_arb_stall_late                                                                     |sc_util_v1_0_3_pipeline_601                                           |     4|
|151   |            s00_b_node                                                                                    |bd_a878_sbn_0                                                         |   104|
|152   |              inst                                                                                        |sc_node_v1_0_9_top__parameterized0                                    |   104|
|153   |                inst_mi_handler                                                                           |sc_node_v1_0_9_mi_handler__parameterized0                             |    99|
|154   |                  \gen_normal_area.inst_fifo_node_payld                                                   |sc_node_v1_0_9_fifo__parameterized0                                   |    96|
|155   |                    \gen_xpm_memory_fifo.inst_fifo                                                        |sc_util_v1_0_3_xpm_memory_fifo__parameterized0                        |    96|
|156   |                      \gen_mem_rep[0].inst_xpm_memory                                                     |xpm_memory_sdpram__parameterized0                                     |    28|
|157   |                        xpm_memory_base_inst                                                              |xpm_memory_base__parameterized0                                       |    28|
|158   |                      \gen_mem_rep[0].inst_rd_addrb                                                       |sc_util_v1_0_3_counter_598                                            |    14|
|159   |                      \gen_mem_rep[0].inst_wr_addra                                                       |sc_util_v1_0_3_counter_599                                            |    13|
|160   |                      \gen_wr.inst_wr_addra_p1                                                            |sc_util_v1_0_3_counter__parameterized0_600                            |    30|
|161   |                inst_si_handler                                                                           |sc_node_v1_0_9_si_handler__parameterized0                             |     4|
|162   |                  inst_arb_stall_late                                                                     |sc_util_v1_0_3_pipeline_597                                           |     4|
|163   |            s00_w_node                                                                                    |bd_a878_swn_0                                                         |   202|
|164   |              inst                                                                                        |sc_node_v1_0_9_top__parameterized1                                    |   202|
|165   |                inst_mi_handler                                                                           |sc_node_v1_0_9_mi_handler__parameterized1                             |   197|
|166   |                  \gen_normal_area.inst_fifo_node_payld                                                   |sc_node_v1_0_9_fifo__parameterized1                                   |   194|
|167   |                    \gen_xpm_memory_fifo.inst_fifo                                                        |sc_util_v1_0_3_xpm_memory_fifo__parameterized1                        |   194|
|168   |                      \gen_mem_rep[0].inst_xpm_memory                                                     |xpm_memory_sdpram__parameterized1                                     |   125|
|169   |                        xpm_memory_base_inst                                                              |xpm_memory_base__parameterized1                                       |   125|
|170   |                      \gen_mem_rep[0].inst_rd_addrb                                                       |sc_util_v1_0_3_counter                                                |    14|
|171   |                      \gen_mem_rep[0].inst_wr_addra                                                       |sc_util_v1_0_3_counter_596                                            |    13|
|172   |                      \gen_wr.inst_wr_addra_p1                                                            |sc_util_v1_0_3_counter__parameterized0                                |    30|
|173   |                inst_si_handler                                                                           |sc_node_v1_0_9_si_handler__parameterized1                             |     4|
|174   |                  inst_arb_stall_late                                                                     |sc_util_v1_0_3_pipeline                                               |     4|
|175   |      clk_wiz_0                                                                                           |design_1_clk_wiz_0_0                                                  |     5|
|176   |        inst                                                                                              |design_1_clk_wiz_0_0_clk_wiz                                          |     5|
|177   |      rst_processing_system7_0_100M                                                                       |design_1_rst_processing_system7_0_100M_0                              |    66|
|178   |        U0                                                                                                |proc_sys_reset__parameterized2                                        |    66|
|179   |          EXT_LPF                                                                                         |lpf__parameterized0                                                   |    23|
|180   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                    |cdc_sync__parameterized0                                              |     6|
|181   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                    |cdc_sync__parameterized0_595                                          |     6|
|182   |          SEQ                                                                                             |sequence_psr                                                          |    38|
|183   |            SEQ_COUNTER                                                                                   |upcnt_n                                                               |    13|
|184   |      axi_interconnect_0                                                                                  |design_1_axi_interconnect_0_0                                         |  1682|
|185   |        xbar                                                                                              |design_1_xbar_2                                                       |   808|
|186   |          inst                                                                                            |axi_crossbar_v2_1_18_axi_crossbar                                     |   808|
|187   |            \gen_samd.crossbar_samd                                                                       |axi_crossbar_v2_1_18_crossbar                                         |   785|
|188   |              addr_arbiter_ar                                                                             |axi_crossbar_v2_1_18_addr_arbiter_575                                 |    86|
|189   |              addr_arbiter_aw                                                                             |axi_crossbar_v2_1_18_addr_arbiter_576                                 |   154|
|190   |              \gen_decerr_slave.decerr_slave_inst                                                         |axi_crossbar_v2_1_18_decerr_slave_577                                 |    37|
|191   |              \gen_master_slots[0].gen_mi_write.wdata_mux_w                                               |axi_crossbar_v2_1_18_wdata_mux_578                                    |   101|
|192   |                \gen_wmux.wmux_aw_fifo                                                                    |axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized0_593           |   101|
|193   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                         |axi_data_fifo_v2_1_16_ndeep_srl__parameterized0_594                   |     5|
|194   |              \gen_master_slots[0].reg_slice_mi                                                           |axi_register_slice_v2_1_17_axi_register_slice_579                     |   255|
|195   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_591    |    16|
|196   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_592    |   239|
|197   |              \gen_master_slots[1].gen_mi_write.wdata_mux_w                                               |axi_crossbar_v2_1_18_wdata_mux__parameterized0_580                    |    19|
|198   |                \gen_wmux.wmux_aw_fifo                                                                    |axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized1_589           |    19|
|199   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                         |axi_data_fifo_v2_1_16_ndeep_srl_590                                   |     2|
|200   |              \gen_master_slots[1].reg_slice_mi                                                           |axi_register_slice_v2_1_17_axi_register_slice_581                     |    17|
|201   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_588    |     7|
|202   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized2        |    10|
|203   |              \gen_slave_slots[0].gen_si_read.si_transactor_ar                                            |axi_crossbar_v2_1_18_si_transactor                                    |    48|
|204   |              \gen_slave_slots[1].gen_si_write.si_transactor_aw                                           |axi_crossbar_v2_1_18_si_transactor__parameterized0_582                |     9|
|205   |              \gen_slave_slots[1].gen_si_write.splitter_aw_si                                             |axi_crossbar_v2_1_18_splitter_583                                     |     9|
|206   |              \gen_slave_slots[1].gen_si_write.wdata_router_w                                             |axi_crossbar_v2_1_18_wdata_router_584                                 |    32|
|207   |                wrouter_aw_fifo                                                                           |axi_data_fifo_v2_1_16_axic_reg_srl_fifo_586                           |    32|
|208   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                         |axi_data_fifo_v2_1_16_ndeep_srl_587                                   |     6|
|209   |              splitter_aw_mi                                                                              |axi_crossbar_v2_1_18_splitter_585                                     |     5|
|210   |        m00_couplers                                                                                      |m00_couplers_imp_1CA5Z32                                              |   874|
|211   |          auto_pc                                                                                         |design_1_auto_pc_0                                                    |   874|
|212   |            inst                                                                                          |axi_protocol_converter_v2_1_17_axi_protocol_converter                 |   874|
|213   |              \gen_axi4_axi3.axi3_conv_inst                                                               |axi_protocol_converter_v2_1_17_axi3_conv                              |   874|
|214   |                \USE_READ.USE_SPLIT_R.read_addr_inst                                                      |axi_protocol_converter_v2_1_17_a_axi3_conv__parameterized0            |   360|
|215   |                  \USE_R_CHANNEL.cmd_queue                                                                |axi_data_fifo_v2_1_16_axic_fifo__parameterized0                       |    94|
|216   |                    inst                                                                                  |axi_data_fifo_v2_1_16_fifo_gen__parameterized0                        |    94|
|217   |                      fifo_gen_inst                                                                       |fifo_generator_v13_2_2__parameterized0                                |    69|
|218   |                        inst_fifo_gen                                                                     |fifo_generator_v13_2_2_synth__parameterized0                          |    69|
|219   |                          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized0                                    |    69|
|220   |                            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized0                                |    69|
|221   |                              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic_568                                                          |    32|
|222   |                                \gr1.gr1_int.rfwft                                                        |rd_fwft_572                                                           |    15|
|223   |                                \grss.rsts                                                                |rd_status_flags_ss_573                                                |     2|
|224   |                                rpntr                                                                     |rd_bin_cntr_574                                                       |    15|
|225   |                              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic_569                                                          |    28|
|226   |                                \gwss.wsts                                                                |wr_status_flags_ss_570                                                |     5|
|227   |                                wpntr                                                                     |wr_bin_cntr_571                                                       |    23|
|228   |                              \gntv_or_sync_fifo.mem                                                      |memory__parameterized0                                                |     4|
|229   |                                \gdm.dm_gen.dm                                                            |dmem__parameterized0                                                  |     3|
|230   |                              rstblk                                                                      |reset_blk_ramfifo__xdcDup__3                                          |     5|
|231   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                      |xpm_cdc_async_rst__5                                                  |     2|
|232   |                \USE_WRITE.USE_SPLIT_W.write_resp_inst                                                    |axi_protocol_converter_v2_1_17_b_downsizer_548                        |    20|
|233   |                \USE_WRITE.write_addr_inst                                                                |axi_protocol_converter_v2_1_17_a_axi3_conv__xdcDup__1                 |   468|
|234   |                  \USE_BURSTS.cmd_queue                                                                   |axi_data_fifo_v2_1_16_axic_fifo__xdcDup__1                            |    97|
|235   |                    inst                                                                                  |axi_data_fifo_v2_1_16_fifo_gen__xdcDup__1                             |    97|
|236   |                      fifo_gen_inst                                                                       |fifo_generator_v13_2_2__xdcDup__1                                     |    77|
|237   |                        inst_fifo_gen                                                                     |fifo_generator_v13_2_2_synth__xdcDup__1                               |    77|
|238   |                          \gconvfifo.rf                                                                   |fifo_generator_top__xdcDup__1                                         |    77|
|239   |                            \grf.rf                                                                       |fifo_generator_ramfifo__xdcDup__1                                     |    77|
|240   |                              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic_559                                                          |    32|
|241   |                                \gr1.gr1_int.rfwft                                                        |rd_fwft_565                                                           |    15|
|242   |                                \grss.rsts                                                                |rd_status_flags_ss_566                                                |     2|
|243   |                                rpntr                                                                     |rd_bin_cntr_567                                                       |    15|
|244   |                              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic_560                                                          |    28|
|245   |                                \gwss.wsts                                                                |wr_status_flags_ss_563                                                |     5|
|246   |                                wpntr                                                                     |wr_bin_cntr_564                                                       |    23|
|247   |                              \gntv_or_sync_fifo.mem                                                      |memory_561                                                            |    11|
|248   |                                \gdm.dm_gen.dm                                                            |dmem_562                                                              |     6|
|249   |                              rstblk                                                                      |reset_blk_ramfifo__xdcDup__1                                          |     6|
|250   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                      |xpm_cdc_async_rst__7                                                  |     2|
|251   |                  \USE_B_CHANNEL.cmd_b_queue                                                              |axi_data_fifo_v2_1_16_axic_fifo__xdcDup__2                            |    99|
|252   |                    inst                                                                                  |axi_data_fifo_v2_1_16_fifo_gen__xdcDup__2                             |    99|
|253   |                      fifo_gen_inst                                                                       |fifo_generator_v13_2_2__xdcDup__2                                     |    77|
|254   |                        inst_fifo_gen                                                                     |fifo_generator_v13_2_2_synth__xdcDup__2                               |    77|
|255   |                          \gconvfifo.rf                                                                   |fifo_generator_top__xdcDup__2                                         |    77|
|256   |                            \grf.rf                                                                       |fifo_generator_ramfifo__xdcDup__2                                     |    77|
|257   |                              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic_550                                                          |    32|
|258   |                                \gr1.gr1_int.rfwft                                                        |rd_fwft_556                                                           |    15|
|259   |                                \grss.rsts                                                                |rd_status_flags_ss_557                                                |     2|
|260   |                                rpntr                                                                     |rd_bin_cntr_558                                                       |    15|
|261   |                              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic_551                                                          |    28|
|262   |                                \gwss.wsts                                                                |wr_status_flags_ss_554                                                |     5|
|263   |                                wpntr                                                                     |wr_bin_cntr_555                                                       |    23|
|264   |                              \gntv_or_sync_fifo.mem                                                      |memory_552                                                            |    11|
|265   |                                \gdm.dm_gen.dm                                                            |dmem_553                                                              |     6|
|266   |                              rstblk                                                                      |reset_blk_ramfifo__xdcDup__2                                          |     6|
|267   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                      |xpm_cdc_async_rst__6                                                  |     2|
|268   |                \USE_WRITE.write_data_inst                                                                |axi_protocol_converter_v2_1_17_w_axi3_conv_549                        |    26|
|269   |      processing_system7_0_axi_periph                                                                     |design_1_processing_system7_0_axi_periph_0                            |  1633|
|270   |        xbar                                                                                              |design_1_xbar_0                                                       |   444|
|271   |          inst                                                                                            |axi_crossbar_v2_1_18_axi_crossbar__parameterized1                     |   444|
|272   |            \gen_sasd.crossbar_sasd_0                                                                     |axi_crossbar_v2_1_18_crossbar_sasd                                    |   444|
|273   |              addr_arbiter_inst                                                                           |axi_crossbar_v2_1_18_addr_arbiter_sasd                                |   163|
|274   |              \gen_decerr.decerr_slave_inst                                                               |axi_crossbar_v2_1_18_decerr_slave__parameterized0                     |    16|
|275   |              reg_slice_r                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized12       |   224|
|276   |              splitter_ar                                                                                 |axi_crossbar_v2_1_18_splitter_547                                     |     4|
|277   |              splitter_aw                                                                                 |axi_crossbar_v2_1_18_splitter__parameterized0                         |    16|
|278   |        s00_couplers                                                                                      |s00_couplers_imp_1CFO1MB                                              |  1189|
|279   |          auto_pc                                                                                         |design_1_auto_pc_2                                                    |  1189|
|280   |            inst                                                                                          |axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized1 |  1189|
|281   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                                       |axi_protocol_converter_v2_1_17_b2s                                    |  1189|
|282   |                \RD.ar_channel_0                                                                          |axi_protocol_converter_v2_1_17_b2s_ar_channel                         |   204|
|283   |                  ar_cmd_fsm_0                                                                            |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm                         |    35|
|284   |                  cmd_translator_0                                                                        |axi_protocol_converter_v2_1_17_b2s_cmd_translator_544                 |   157|
|285   |                    incr_cmd_0                                                                            |axi_protocol_converter_v2_1_17_b2s_incr_cmd_545                       |    70|
|286   |                    wrap_cmd_0                                                                            |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_546                       |    82|
|287   |                \RD.r_channel_0                                                                           |axi_protocol_converter_v2_1_17_b2s_r_channel                          |   125|
|288   |                  rd_data_fifo_0                                                                          |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1        |    73|
|289   |                  transaction_fifo_0                                                                      |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2        |    38|
|290   |                SI_REG                                                                                    |axi_register_slice_v2_1_17_axi_register_slice__parameterized1         |   586|
|291   |                  \ar.ar_pipe                                                                             |axi_register_slice_v2_1_17_axic_register_slice__parameterized4        |   194|
|292   |                  \aw.aw_pipe                                                                             |axi_register_slice_v2_1_17_axic_register_slice__parameterized4_543    |   197|
|293   |                  \b.b_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__parameterized6        |    48|
|294   |                  \r.r_pipe                                                                               |axi_register_slice_v2_1_17_axic_register_slice__parameterized7        |   147|
|295   |                \WR.aw_channel_0                                                                          |axi_protocol_converter_v2_1_17_b2s_aw_channel                         |   208|
|296   |                  aw_cmd_fsm_0                                                                            |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm                         |    35|
|297   |                  cmd_translator_0                                                                        |axi_protocol_converter_v2_1_17_b2s_cmd_translator                     |   157|
|298   |                    incr_cmd_0                                                                            |axi_protocol_converter_v2_1_17_b2s_incr_cmd                           |    69|
|299   |                    wrap_cmd_0                                                                            |axi_protocol_converter_v2_1_17_b2s_wrap_cmd                           |    84|
|300   |                \WR.b_channel_0                                                                           |axi_protocol_converter_v2_1_17_b2s_b_channel                          |    64|
|301   |                  bid_fifo_0                                                                              |axi_protocol_converter_v2_1_17_b2s_simple_fifo                        |    33|
|302   |                  bresp_fifo_0                                                                            |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0        |     7|
|303   |      axi_vdma_imgCapture0                                                                                |design_1_axi_vdma_1_0                                                 |  3952|
|304   |        U0                                                                                                |axi_vdma__xdcDup__1                                                   |  3952|
|305   |          AXI_LITE_REG_INTERFACE_I                                                                        |axi_vdma_reg_if_418                                                   |   518|
|306   |            \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                |axi_vdma_lite_if_540                                                  |   440|
|307   |              \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                   |cdc_sync__parameterized3_542                                          |    34|
|308   |            \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                      |cdc_sync__parameterized4_541                                          |     4|
|309   |          \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                  |axi_vdma_skid_buf_419                                                 |    51|
|310   |          \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                   |axi_vdma_mngr_420                                                     |   489|
|311   |            I_CMDSTS                                                                                      |axi_vdma_cmdsts_if_533                                                |    60|
|312   |            I_SM                                                                                          |axi_vdma_sm_534                                                       |   257|
|313   |            I_STS_MNGR                                                                                    |axi_vdma_sts_mngr_535                                                 |     4|
|314   |            VIDEO_GENLOCK_I                                                                               |axi_vdma_genlock_mngr_536                                             |    10|
|315   |              \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I                                                   |axi_vdma_genlock_mux_539                                              |     2|
|316   |            VIDEO_REG_I                                                                                   |axi_vdma_vidreg_module_537                                            |   142|
|317   |              \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                       |axi_vdma_vregister_538                                                |   138|
|318   |          \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                 |axi_vdma_fsync_gen_421                                                |     7|
|319   |          \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                            |axi_vdma_s2mm_linebuf_422                                             |   241|
|320   |            \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO  |axi_vdma_sfifo_510                                                    |   146|
|321   |              fg_inst                                                                                     |fifo_generator_v13_2_2__parameterized1_511                            |   146|
|322   |                inst_fifo_gen                                                                             |fifo_generator_v13_2_2_synth__parameterized1_512                      |   146|
|323   |                  \gconvfifo.rf                                                                           |fifo_generator_top__parameterized1_513                                |   146|
|324   |                    \grf.rf                                                                               |fifo_generator_ramfifo__parameterized1_514                            |   146|
|325   |                      \gntv_or_sync_fifo.gl0.rd                                                           |rd_logic__parameterized0_515                                          |    79|
|326   |                        \gr1.gr1_int.rfwft                                                                |rd_fwft__parameterized0_528                                           |    30|
|327   |                        \grss.rsts                                                                        |rd_status_flags_ss__parameterized0_529                                |    15|
|328   |                          c1                                                                              |compare__parameterized0_531                                           |     6|
|329   |                          c2                                                                              |compare__parameterized0_532                                           |     7|
|330   |                        rpntr                                                                             |rd_bin_cntr__parameterized0_530                                       |    34|
|331   |                      \gntv_or_sync_fifo.gl0.wr                                                           |wr_logic__parameterized0_516                                          |    64|
|332   |                        \gwss.wsts                                                                        |wr_status_flags_ss__parameterized0_524                                |    18|
|333   |                          c0                                                                              |compare__parameterized0_526                                           |     6|
|334   |                          c1                                                                              |compare__parameterized0_527                                           |     7|
|335   |                        wpntr                                                                             |wr_bin_cntr__parameterized0_525                                       |    46|
|336   |                      \gntv_or_sync_fifo.mem                                                              |memory__parameterized1_517                                            |     3|
|337   |                        \gbm.gbmg.gbmgb.ngecc.bmg                                                         |blk_mem_gen_v8_4_1_518                                                |     3|
|338   |                          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_1_synth_519                                          |     3|
|339   |                            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_520                                                   |     3|
|340   |                              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_521                                          |     3|
|341   |                                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_522                                            |     3|
|342   |                                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_523                                          |     3|
|343   |          \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                       |axi_vdma_reg_module_423                                               |   179|
|344   |            \GEN_REG_DIRECT_MODE.REGDIRECT_I                                                              |axi_vdma_regdirect_507                                                |    94|
|345   |            I_DMA_REGISTER                                                                                |axi_vdma_register_508                                                 |    80|
|346   |            LITE_READ_MUX_I                                                                               |axi_vdma_reg_mux_509                                                  |     0|
|347   |          \GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                   |axi_vdma_sof_gen_424                                                  |     7|
|348   |          \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                               |axi_vdma_vid_cdc_425                                                  |    41|
|349   |          I_AXI_DMA_INTRPT                                                                                |axi_vdma_intrpt_426                                                   |    60|
|350   |          I_PRMRY_DATAMOVER                                                                               |axi_datamover__xdcDup__1                                              |  2160|
|351   |            \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                            |axi_datamover_s2mm_full_wrap__xdcDup__1                               |  2160|
|352   |              \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                        |axi_datamover_indet_btt__xdcDup__1                                    |   777|
|353   |                \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                    |axi_datamover_skid_buf_490                                            |   212|
|354   |                I_DATA_FIFO                                                                               |axi_datamover_sfifo_autord__parameterized0__xdcDup__1                 |   231|
|355   |                  \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |sync_fifo_fg__parameterized0__xdcDup__1                               |   231|
|356   |                    \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__parameterized1__xdcDup__1                              |   231|
|357   |                      xpm_fifo_base_inst                                                                  |xpm_fifo_base__parameterized0__7                                      |   220|
|358   |                        \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized3__7                                    |     1|
|359   |                        \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn__parameterized1_499                                  |     8|
|360   |                        rdp_inst                                                                          |xpm_counter_updn__parameterized6_500                                  |    44|
|361   |                        rdpp1_inst                                                                        |xpm_counter_updn__parameterized7_501                                  |    18|
|362   |                        rst_d1_inst                                                                       |xpm_fifo_reg_bit_502                                                  |    14|
|363   |                        wrp_inst                                                                          |xpm_counter_updn__parameterized6_503                                  |    26|
|364   |                        wrpp1_inst                                                                        |xpm_counter_updn__parameterized7_504                                  |    26|
|365   |                        wrpp2_inst                                                                        |xpm_counter_updn__parameterized5_505                                  |    19|
|366   |                        xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_506                                                      |    10|
|367   |                I_XD_FIFO                                                                                 |axi_datamover_sfifo_autord__xdcDup__1                                 |   180|
|368   |                  \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg__xdcDup__1                                               |   180|
|369   |                    \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__xdcDup__1                                              |   180|
|370   |                      xpm_fifo_base_inst                                                                  |xpm_fifo_base__7                                                      |   165|
|371   |                        \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized2__7                                    |    20|
|372   |                        \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn__parameterized1_491                                  |     6|
|373   |                        rdp_inst                                                                          |xpm_counter_updn__parameterized2_492                                  |    32|
|374   |                        rdpp1_inst                                                                        |xpm_counter_updn__parameterized3_493                                  |     8|
|375   |                        rst_d1_inst                                                                       |xpm_fifo_reg_bit_494                                                  |     6|
|376   |                        wrp_inst                                                                          |xpm_counter_updn__parameterized2_495                                  |    17|
|377   |                        wrpp1_inst                                                                        |xpm_counter_updn__parameterized3_496                                  |     9|
|378   |                        wrpp2_inst                                                                        |xpm_counter_updn__parameterized0_497                                  |     8|
|379   |                        xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_498                                                      |    15|
|380   |              \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                      |axi_datamover_ibttcc_439                                              |   430|
|381   |              \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                     |axi_datamover_s2mm_realign_440                                        |   304|
|382   |                \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                       |axi_datamover_s2mm_scatter_477                                        |   250|
|383   |                  I_MSSAI_SKID_BUF                                                                        |axi_datamover_mssai_skid_buf_483                                      |   102|
|384   |                  I_TSTRB_FIFO                                                                            |axi_datamover_fifo__parameterized4_484                                |    33|
|385   |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                             |srl_fifo_f__parameterized4_486                                        |    27|
|386   |                      I_SRL_FIFO_RBU_F                                                                    |srl_fifo_rbu_f__parameterized4_487                                    |    27|
|387   |                        CNTR_INCR_DECR_ADDN_F_I                                                           |cntr_incr_decr_addn_f__parameterized1_488                             |    23|
|388   |                        DYNSHREG_F_I                                                                      |dynshreg_f__parameterized4_489                                        |     3|
|389   |                  SLICE_INSERTION                                                                         |axi_datamover_slice_485                                               |    25|
|390   |                I_DRE_CNTL_FIFO                                                                           |axi_datamover_fifo__parameterized3_478                                |    43|
|391   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized3_479                                        |    40|
|392   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized3_480                                    |    40|
|393   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_481                                             |    11|
|394   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized3_482                                        |    28|
|395   |              I_ADDR_CNTL                                                                                 |axi_datamover_addr_cntl_441                                           |   101|
|396   |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |axi_datamover_fifo__parameterized5_472                                |    55|
|397   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized5_473                                        |    52|
|398   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized5_474                                    |    52|
|399   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_475                                             |     9|
|400   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized5_476                                        |    42|
|401   |              I_CMD_STATUS                                                                                |axi_datamover_cmd_status_442                                          |   125|
|402   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |axi_datamover_fifo__parameterized0_462                                |    49|
|403   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized0_468                                        |    46|
|404   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized0_469                                    |    46|
|405   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_470                                             |     8|
|406   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized0_471                                        |    35|
|407   |                I_CMD_FIFO                                                                                |axi_datamover_fifo_463                                                |    76|
|408   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f_464                                                        |    65|
|409   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f_465                                                    |    65|
|410   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_466                                             |     7|
|411   |                      DYNSHREG_F_I                                                                        |dynshreg_f_467                                                        |    56|
|412   |              I_RESET                                                                                     |axi_datamover_reset_443                                               |     5|
|413   |              I_S2MM_MMAP_SKID_BUF                                                                        |axi_datamover_skid2mm_buf_444                                         |   203|
|414   |              I_WR_DATA_CNTL                                                                              |axi_datamover_wrdata_cntl_445                                         |   120|
|415   |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |axi_datamover_fifo__parameterized6_457                                |    31|
|416   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized6_458                                        |    28|
|417   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized6_459                                    |    28|
|418   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_460                                             |    12|
|419   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized6_461                                        |    15|
|420   |              I_WR_STATUS_CNTLR                                                                           |axi_datamover_wr_status_cntl_446                                      |    95|
|421   |                \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                          |axi_datamover_fifo__parameterized2_447                                |    38|
|422   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized2_453                                        |    35|
|423   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized2_454                                    |    35|
|424   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0_455                             |    15|
|425   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized2_456                                        |    19|
|426   |                I_WRESP_STATUS_FIFO                                                                       |axi_datamover_fifo__parameterized1_448                                |    24|
|427   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized1_449                                        |    21|
|428   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized1_450                                    |    21|
|429   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0_451                             |    11|
|430   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized1_452                                        |     4|
|431   |          I_RST_MODULE                                                                                    |axi_vdma_rst_module_427                                               |   157|
|432   |            \GEN_RESET_FOR_S2MM.RESET_I                                                                   |axi_vdma_reset_428                                                    |   151|
|433   |              \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                           |cdc_sync__parameterized1_429                                          |    15|
|434   |              \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                          |cdc_sync__parameterized2_430                                          |     5|
|435   |              \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                           |cdc_sync__parameterized2_431                                          |     6|
|436   |              \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                         |cdc_sync__parameterized1_432                                          |    15|
|437   |              \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                           |cdc_sync__parameterized1_433                                          |    15|
|438   |              \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                          |cdc_sync__parameterized2_434                                          |     5|
|439   |              \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                           |cdc_sync__parameterized2_435                                          |     7|
|440   |              \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                         |cdc_sync__parameterized1_436                                          |    15|
|441   |              \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                       |cdc_sync__parameterized2_437                                          |     5|
|442   |              \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                       |cdc_sync__parameterized2_438                                          |    12|
|443   |      axi_vdma_imgCapture1                                                                                |design_1_axi_vdma_0_0                                                 |  3952|
|444   |        U0                                                                                                |axi_vdma__xdcDup__2                                                   |  3952|
|445   |          AXI_LITE_REG_INTERFACE_I                                                                        |axi_vdma_reg_if_293                                                   |   518|
|446   |            \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                |axi_vdma_lite_if_415                                                  |   440|
|447   |              \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                   |cdc_sync__parameterized3_417                                          |    34|
|448   |            \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                      |cdc_sync__parameterized4_416                                          |     4|
|449   |          \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                  |axi_vdma_skid_buf_294                                                 |    51|
|450   |          \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                   |axi_vdma_mngr_295                                                     |   489|
|451   |            I_CMDSTS                                                                                      |axi_vdma_cmdsts_if_408                                                |    60|
|452   |            I_SM                                                                                          |axi_vdma_sm_409                                                       |   257|
|453   |            I_STS_MNGR                                                                                    |axi_vdma_sts_mngr_410                                                 |     4|
|454   |            VIDEO_GENLOCK_I                                                                               |axi_vdma_genlock_mngr_411                                             |    10|
|455   |              \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I                                                   |axi_vdma_genlock_mux_414                                              |     2|
|456   |            VIDEO_REG_I                                                                                   |axi_vdma_vidreg_module_412                                            |   142|
|457   |              \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                       |axi_vdma_vregister_413                                                |   138|
|458   |          \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                 |axi_vdma_fsync_gen_296                                                |     7|
|459   |          \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                            |axi_vdma_s2mm_linebuf_297                                             |   241|
|460   |            \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO  |axi_vdma_sfifo_385                                                    |   146|
|461   |              fg_inst                                                                                     |fifo_generator_v13_2_2__parameterized1_386                            |   146|
|462   |                inst_fifo_gen                                                                             |fifo_generator_v13_2_2_synth__parameterized1_387                      |   146|
|463   |                  \gconvfifo.rf                                                                           |fifo_generator_top__parameterized1_388                                |   146|
|464   |                    \grf.rf                                                                               |fifo_generator_ramfifo__parameterized1_389                            |   146|
|465   |                      \gntv_or_sync_fifo.gl0.rd                                                           |rd_logic__parameterized0_390                                          |    79|
|466   |                        \gr1.gr1_int.rfwft                                                                |rd_fwft__parameterized0_403                                           |    30|
|467   |                        \grss.rsts                                                                        |rd_status_flags_ss__parameterized0_404                                |    15|
|468   |                          c1                                                                              |compare__parameterized0_406                                           |     6|
|469   |                          c2                                                                              |compare__parameterized0_407                                           |     7|
|470   |                        rpntr                                                                             |rd_bin_cntr__parameterized0_405                                       |    34|
|471   |                      \gntv_or_sync_fifo.gl0.wr                                                           |wr_logic__parameterized0_391                                          |    64|
|472   |                        \gwss.wsts                                                                        |wr_status_flags_ss__parameterized0_399                                |    18|
|473   |                          c0                                                                              |compare__parameterized0_401                                           |     6|
|474   |                          c1                                                                              |compare__parameterized0_402                                           |     7|
|475   |                        wpntr                                                                             |wr_bin_cntr__parameterized0_400                                       |    46|
|476   |                      \gntv_or_sync_fifo.mem                                                              |memory__parameterized1_392                                            |     3|
|477   |                        \gbm.gbmg.gbmgb.ngecc.bmg                                                         |blk_mem_gen_v8_4_1_393                                                |     3|
|478   |                          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_1_synth_394                                          |     3|
|479   |                            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_395                                                   |     3|
|480   |                              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_396                                          |     3|
|481   |                                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_397                                            |     3|
|482   |                                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_398                                          |     3|
|483   |          \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                       |axi_vdma_reg_module_298                                               |   179|
|484   |            \GEN_REG_DIRECT_MODE.REGDIRECT_I                                                              |axi_vdma_regdirect_382                                                |    94|
|485   |            I_DMA_REGISTER                                                                                |axi_vdma_register_383                                                 |    80|
|486   |            LITE_READ_MUX_I                                                                               |axi_vdma_reg_mux_384                                                  |     0|
|487   |          \GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                   |axi_vdma_sof_gen_299                                                  |     7|
|488   |          \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                               |axi_vdma_vid_cdc_300                                                  |    41|
|489   |          I_AXI_DMA_INTRPT                                                                                |axi_vdma_intrpt_301                                                   |    60|
|490   |          I_PRMRY_DATAMOVER                                                                               |axi_datamover__xdcDup__2                                              |  2160|
|491   |            \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                            |axi_datamover_s2mm_full_wrap__xdcDup__2                               |  2160|
|492   |              \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                        |axi_datamover_indet_btt__xdcDup__2                                    |   777|
|493   |                \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                    |axi_datamover_skid_buf_365                                            |   212|
|494   |                I_DATA_FIFO                                                                               |axi_datamover_sfifo_autord__parameterized0__xdcDup__2                 |   231|
|495   |                  \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |sync_fifo_fg__parameterized0__xdcDup__2                               |   231|
|496   |                    \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__parameterized1__xdcDup__2                              |   231|
|497   |                      xpm_fifo_base_inst                                                                  |xpm_fifo_base__parameterized0__6                                      |   220|
|498   |                        \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized3__6                                    |     1|
|499   |                        \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn__parameterized1_374                                  |     8|
|500   |                        rdp_inst                                                                          |xpm_counter_updn__parameterized6_375                                  |    44|
|501   |                        rdpp1_inst                                                                        |xpm_counter_updn__parameterized7_376                                  |    18|
|502   |                        rst_d1_inst                                                                       |xpm_fifo_reg_bit_377                                                  |    14|
|503   |                        wrp_inst                                                                          |xpm_counter_updn__parameterized6_378                                  |    26|
|504   |                        wrpp1_inst                                                                        |xpm_counter_updn__parameterized7_379                                  |    26|
|505   |                        wrpp2_inst                                                                        |xpm_counter_updn__parameterized5_380                                  |    19|
|506   |                        xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_381                                                      |    10|
|507   |                I_XD_FIFO                                                                                 |axi_datamover_sfifo_autord__xdcDup__2                                 |   180|
|508   |                  \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg__xdcDup__2                                               |   180|
|509   |                    \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__xdcDup__2                                              |   180|
|510   |                      xpm_fifo_base_inst                                                                  |xpm_fifo_base__6                                                      |   165|
|511   |                        \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized2__6                                    |    20|
|512   |                        \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn__parameterized1_366                                  |     6|
|513   |                        rdp_inst                                                                          |xpm_counter_updn__parameterized2_367                                  |    32|
|514   |                        rdpp1_inst                                                                        |xpm_counter_updn__parameterized3_368                                  |     8|
|515   |                        rst_d1_inst                                                                       |xpm_fifo_reg_bit_369                                                  |     6|
|516   |                        wrp_inst                                                                          |xpm_counter_updn__parameterized2_370                                  |    17|
|517   |                        wrpp1_inst                                                                        |xpm_counter_updn__parameterized3_371                                  |     9|
|518   |                        wrpp2_inst                                                                        |xpm_counter_updn__parameterized0_372                                  |     8|
|519   |                        xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_373                                                      |    15|
|520   |              \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                      |axi_datamover_ibttcc_314                                              |   430|
|521   |              \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                     |axi_datamover_s2mm_realign_315                                        |   304|
|522   |                \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                       |axi_datamover_s2mm_scatter_352                                        |   250|
|523   |                  I_MSSAI_SKID_BUF                                                                        |axi_datamover_mssai_skid_buf_358                                      |   102|
|524   |                  I_TSTRB_FIFO                                                                            |axi_datamover_fifo__parameterized4_359                                |    33|
|525   |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                             |srl_fifo_f__parameterized4_361                                        |    27|
|526   |                      I_SRL_FIFO_RBU_F                                                                    |srl_fifo_rbu_f__parameterized4_362                                    |    27|
|527   |                        CNTR_INCR_DECR_ADDN_F_I                                                           |cntr_incr_decr_addn_f__parameterized1_363                             |    23|
|528   |                        DYNSHREG_F_I                                                                      |dynshreg_f__parameterized4_364                                        |     3|
|529   |                  SLICE_INSERTION                                                                         |axi_datamover_slice_360                                               |    25|
|530   |                I_DRE_CNTL_FIFO                                                                           |axi_datamover_fifo__parameterized3_353                                |    43|
|531   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized3_354                                        |    40|
|532   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized3_355                                    |    40|
|533   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_356                                             |    11|
|534   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized3_357                                        |    28|
|535   |              I_ADDR_CNTL                                                                                 |axi_datamover_addr_cntl_316                                           |   101|
|536   |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |axi_datamover_fifo__parameterized5_347                                |    55|
|537   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized5_348                                        |    52|
|538   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized5_349                                    |    52|
|539   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_350                                             |     9|
|540   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized5_351                                        |    42|
|541   |              I_CMD_STATUS                                                                                |axi_datamover_cmd_status_317                                          |   125|
|542   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |axi_datamover_fifo__parameterized0_337                                |    49|
|543   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized0_343                                        |    46|
|544   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized0_344                                    |    46|
|545   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_345                                             |     8|
|546   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized0_346                                        |    35|
|547   |                I_CMD_FIFO                                                                                |axi_datamover_fifo_338                                                |    76|
|548   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f_339                                                        |    65|
|549   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f_340                                                    |    65|
|550   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_341                                             |     7|
|551   |                      DYNSHREG_F_I                                                                        |dynshreg_f_342                                                        |    56|
|552   |              I_RESET                                                                                     |axi_datamover_reset_318                                               |     5|
|553   |              I_S2MM_MMAP_SKID_BUF                                                                        |axi_datamover_skid2mm_buf_319                                         |   203|
|554   |              I_WR_DATA_CNTL                                                                              |axi_datamover_wrdata_cntl_320                                         |   120|
|555   |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |axi_datamover_fifo__parameterized6_332                                |    31|
|556   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized6_333                                        |    28|
|557   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized6_334                                    |    28|
|558   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_335                                             |    12|
|559   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized6_336                                        |    15|
|560   |              I_WR_STATUS_CNTLR                                                                           |axi_datamover_wr_status_cntl_321                                      |    95|
|561   |                \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                          |axi_datamover_fifo__parameterized2_322                                |    38|
|562   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized2_328                                        |    35|
|563   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized2_329                                    |    35|
|564   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0_330                             |    15|
|565   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized2_331                                        |    19|
|566   |                I_WRESP_STATUS_FIFO                                                                       |axi_datamover_fifo__parameterized1_323                                |    24|
|567   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized1_324                                        |    21|
|568   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized1_325                                    |    21|
|569   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0_326                             |    11|
|570   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized1_327                                        |     4|
|571   |          I_RST_MODULE                                                                                    |axi_vdma_rst_module_302                                               |   157|
|572   |            \GEN_RESET_FOR_S2MM.RESET_I                                                                   |axi_vdma_reset_303                                                    |   151|
|573   |              \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                           |cdc_sync__parameterized1_304                                          |    15|
|574   |              \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                          |cdc_sync__parameterized2_305                                          |     5|
|575   |              \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                           |cdc_sync__parameterized2_306                                          |     6|
|576   |              \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                         |cdc_sync__parameterized1_307                                          |    15|
|577   |              \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                           |cdc_sync__parameterized1_308                                          |    15|
|578   |              \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                          |cdc_sync__parameterized2_309                                          |     5|
|579   |              \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                           |cdc_sync__parameterized2_310                                          |     7|
|580   |              \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                         |cdc_sync__parameterized1_311                                          |    15|
|581   |              \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                       |cdc_sync__parameterized2_312                                          |     5|
|582   |              \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                       |cdc_sync__parameterized2_313                                          |    12|
|583   |      axi_vdma_imgCapture2                                                                                |design_1_axi_vdma_imgCapture1_0                                       |  3952|
|584   |        U0                                                                                                |axi_vdma                                                              |  3952|
|585   |          AXI_LITE_REG_INTERFACE_I                                                                        |axi_vdma_reg_if_172                                                   |   518|
|586   |            \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                |axi_vdma_lite_if_290                                                  |   440|
|587   |              \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                   |cdc_sync__parameterized3_292                                          |    34|
|588   |            \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                      |cdc_sync__parameterized4_291                                          |     4|
|589   |          \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                  |axi_vdma_skid_buf_173                                                 |    51|
|590   |          \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                   |axi_vdma_mngr                                                         |   489|
|591   |            I_CMDSTS                                                                                      |axi_vdma_cmdsts_if_284                                                |    60|
|592   |            I_SM                                                                                          |axi_vdma_sm_285                                                       |   257|
|593   |            I_STS_MNGR                                                                                    |axi_vdma_sts_mngr_286                                                 |     4|
|594   |            VIDEO_GENLOCK_I                                                                               |axi_vdma_genlock_mngr                                                 |    10|
|595   |              \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I                                                   |axi_vdma_genlock_mux_289                                              |     2|
|596   |            VIDEO_REG_I                                                                                   |axi_vdma_vidreg_module_287                                            |   142|
|597   |              \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                       |axi_vdma_vregister_288                                                |   138|
|598   |          \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                 |axi_vdma_fsync_gen_174                                                |     7|
|599   |          \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                            |axi_vdma_s2mm_linebuf_175                                             |   241|
|600   |            \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO  |axi_vdma_sfifo_261                                                    |   146|
|601   |              fg_inst                                                                                     |fifo_generator_v13_2_2__parameterized1_262                            |   146|
|602   |                inst_fifo_gen                                                                             |fifo_generator_v13_2_2_synth__parameterized1_263                      |   146|
|603   |                  \gconvfifo.rf                                                                           |fifo_generator_top__parameterized1_264                                |   146|
|604   |                    \grf.rf                                                                               |fifo_generator_ramfifo__parameterized1_265                            |   146|
|605   |                      \gntv_or_sync_fifo.gl0.rd                                                           |rd_logic__parameterized0_266                                          |    79|
|606   |                        \gr1.gr1_int.rfwft                                                                |rd_fwft__parameterized0_279                                           |    30|
|607   |                        \grss.rsts                                                                        |rd_status_flags_ss__parameterized0_280                                |    15|
|608   |                          c1                                                                              |compare__parameterized0_282                                           |     6|
|609   |                          c2                                                                              |compare__parameterized0_283                                           |     7|
|610   |                        rpntr                                                                             |rd_bin_cntr__parameterized0_281                                       |    34|
|611   |                      \gntv_or_sync_fifo.gl0.wr                                                           |wr_logic__parameterized0_267                                          |    64|
|612   |                        \gwss.wsts                                                                        |wr_status_flags_ss__parameterized0_275                                |    18|
|613   |                          c0                                                                              |compare__parameterized0_277                                           |     6|
|614   |                          c1                                                                              |compare__parameterized0_278                                           |     7|
|615   |                        wpntr                                                                             |wr_bin_cntr__parameterized0_276                                       |    46|
|616   |                      \gntv_or_sync_fifo.mem                                                              |memory__parameterized1_268                                            |     3|
|617   |                        \gbm.gbmg.gbmgb.ngecc.bmg                                                         |blk_mem_gen_v8_4_1_269                                                |     3|
|618   |                          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_1_synth_270                                          |     3|
|619   |                            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_271                                                   |     3|
|620   |                              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_272                                          |     3|
|621   |                                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_273                                            |     3|
|622   |                                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_274                                          |     3|
|623   |          \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                       |axi_vdma_reg_module                                                   |   179|
|624   |            \GEN_REG_DIRECT_MODE.REGDIRECT_I                                                              |axi_vdma_regdirect_259                                                |    94|
|625   |            I_DMA_REGISTER                                                                                |axi_vdma_register                                                     |    80|
|626   |            LITE_READ_MUX_I                                                                               |axi_vdma_reg_mux_260                                                  |     0|
|627   |          \GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                   |axi_vdma_sof_gen_176                                                  |     7|
|628   |          \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                               |axi_vdma_vid_cdc_177                                                  |    41|
|629   |          I_AXI_DMA_INTRPT                                                                                |axi_vdma_intrpt_178                                                   |    60|
|630   |          I_PRMRY_DATAMOVER                                                                               |axi_datamover__xdcDup__3                                              |  2160|
|631   |            \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                            |axi_datamover_s2mm_full_wrap__xdcDup__3                               |  2160|
|632   |              \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                        |axi_datamover_indet_btt__xdcDup__3                                    |   777|
|633   |                \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                    |axi_datamover_skid_buf_242                                            |   212|
|634   |                I_DATA_FIFO                                                                               |axi_datamover_sfifo_autord__parameterized0__xdcDup__3                 |   231|
|635   |                  \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |sync_fifo_fg__parameterized0__xdcDup__3                               |   231|
|636   |                    \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__parameterized1__xdcDup__3                              |   231|
|637   |                      xpm_fifo_base_inst                                                                  |xpm_fifo_base__parameterized0__5                                      |   220|
|638   |                        \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized3__5                                    |     1|
|639   |                        \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn__parameterized1_251                                  |     8|
|640   |                        rdp_inst                                                                          |xpm_counter_updn__parameterized6_252                                  |    44|
|641   |                        rdpp1_inst                                                                        |xpm_counter_updn__parameterized7_253                                  |    18|
|642   |                        rst_d1_inst                                                                       |xpm_fifo_reg_bit_254                                                  |    14|
|643   |                        wrp_inst                                                                          |xpm_counter_updn__parameterized6_255                                  |    26|
|644   |                        wrpp1_inst                                                                        |xpm_counter_updn__parameterized7_256                                  |    26|
|645   |                        wrpp2_inst                                                                        |xpm_counter_updn__parameterized5_257                                  |    19|
|646   |                        xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_258                                                      |    10|
|647   |                I_XD_FIFO                                                                                 |axi_datamover_sfifo_autord__xdcDup__3                                 |   180|
|648   |                  \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg__xdcDup__3                                               |   180|
|649   |                    \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__xdcDup__3                                              |   180|
|650   |                      xpm_fifo_base_inst                                                                  |xpm_fifo_base__5                                                      |   165|
|651   |                        \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized2__5                                    |    20|
|652   |                        \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn__parameterized1_243                                  |     6|
|653   |                        rdp_inst                                                                          |xpm_counter_updn__parameterized2_244                                  |    32|
|654   |                        rdpp1_inst                                                                        |xpm_counter_updn__parameterized3_245                                  |     8|
|655   |                        rst_d1_inst                                                                       |xpm_fifo_reg_bit_246                                                  |     6|
|656   |                        wrp_inst                                                                          |xpm_counter_updn__parameterized2_247                                  |    17|
|657   |                        wrpp1_inst                                                                        |xpm_counter_updn__parameterized3_248                                  |     9|
|658   |                        wrpp2_inst                                                                        |xpm_counter_updn__parameterized0_249                                  |     8|
|659   |                        xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_250                                                      |    15|
|660   |              \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                      |axi_datamover_ibttcc_191                                              |   430|
|661   |              \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                     |axi_datamover_s2mm_realign_192                                        |   304|
|662   |                \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                       |axi_datamover_s2mm_scatter_229                                        |   250|
|663   |                  I_MSSAI_SKID_BUF                                                                        |axi_datamover_mssai_skid_buf_235                                      |   102|
|664   |                  I_TSTRB_FIFO                                                                            |axi_datamover_fifo__parameterized4_236                                |    33|
|665   |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                             |srl_fifo_f__parameterized4_238                                        |    27|
|666   |                      I_SRL_FIFO_RBU_F                                                                    |srl_fifo_rbu_f__parameterized4_239                                    |    27|
|667   |                        CNTR_INCR_DECR_ADDN_F_I                                                           |cntr_incr_decr_addn_f__parameterized1_240                             |    23|
|668   |                        DYNSHREG_F_I                                                                      |dynshreg_f__parameterized4_241                                        |     3|
|669   |                  SLICE_INSERTION                                                                         |axi_datamover_slice_237                                               |    25|
|670   |                I_DRE_CNTL_FIFO                                                                           |axi_datamover_fifo__parameterized3_230                                |    43|
|671   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized3_231                                        |    40|
|672   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized3_232                                    |    40|
|673   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_233                                             |    11|
|674   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized3_234                                        |    28|
|675   |              I_ADDR_CNTL                                                                                 |axi_datamover_addr_cntl_193                                           |   101|
|676   |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |axi_datamover_fifo__parameterized5_224                                |    55|
|677   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized5_225                                        |    52|
|678   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized5_226                                    |    52|
|679   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_227                                             |     9|
|680   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized5_228                                        |    42|
|681   |              I_CMD_STATUS                                                                                |axi_datamover_cmd_status_194                                          |   125|
|682   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |axi_datamover_fifo__parameterized0_214                                |    49|
|683   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized0_220                                        |    46|
|684   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized0_221                                    |    46|
|685   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_222                                             |     8|
|686   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized0_223                                        |    35|
|687   |                I_CMD_FIFO                                                                                |axi_datamover_fifo_215                                                |    76|
|688   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f_216                                                        |    65|
|689   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f_217                                                    |    65|
|690   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_218                                             |     7|
|691   |                      DYNSHREG_F_I                                                                        |dynshreg_f_219                                                        |    56|
|692   |              I_RESET                                                                                     |axi_datamover_reset_195                                               |     5|
|693   |              I_S2MM_MMAP_SKID_BUF                                                                        |axi_datamover_skid2mm_buf_196                                         |   203|
|694   |              I_WR_DATA_CNTL                                                                              |axi_datamover_wrdata_cntl_197                                         |   120|
|695   |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |axi_datamover_fifo__parameterized6_209                                |    31|
|696   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized6_210                                        |    28|
|697   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized6_211                                    |    28|
|698   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_212                                             |    12|
|699   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized6_213                                        |    15|
|700   |              I_WR_STATUS_CNTLR                                                                           |axi_datamover_wr_status_cntl_198                                      |    95|
|701   |                \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                          |axi_datamover_fifo__parameterized2_199                                |    38|
|702   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized2_205                                        |    35|
|703   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized2_206                                    |    35|
|704   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0_207                             |    15|
|705   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized2_208                                        |    19|
|706   |                I_WRESP_STATUS_FIFO                                                                       |axi_datamover_fifo__parameterized1_200                                |    24|
|707   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized1_201                                        |    21|
|708   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized1_202                                    |    21|
|709   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0_203                             |    11|
|710   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized1_204                                        |     4|
|711   |          I_RST_MODULE                                                                                    |axi_vdma_rst_module_179                                               |   157|
|712   |            \GEN_RESET_FOR_S2MM.RESET_I                                                                   |axi_vdma_reset_180                                                    |   151|
|713   |              \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                           |cdc_sync__parameterized1_181                                          |    15|
|714   |              \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                          |cdc_sync__parameterized2_182                                          |     5|
|715   |              \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                           |cdc_sync__parameterized2_183                                          |     6|
|716   |              \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                         |cdc_sync__parameterized1_184                                          |    15|
|717   |              \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                           |cdc_sync__parameterized1_185                                          |    15|
|718   |              \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                          |cdc_sync__parameterized2_186                                          |     5|
|719   |              \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                           |cdc_sync__parameterized2_187                                          |     7|
|720   |              \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                         |cdc_sync__parameterized1_188                                          |    15|
|721   |              \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                       |cdc_sync__parameterized2_189                                          |     5|
|722   |              \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                       |cdc_sync__parameterized2_190                                          |    12|
|723   |      processing_system7_0                                                                                |design_1_processing_system7_0_0                                       |   245|
|724   |        inst                                                                                              |processing_system7_v5_5_processing_system7                            |   245|
|725   |      axi_vdma_videoStream                                                                                |design_1_axi_vdma_0_1                                                 |  4306|
|726   |        U0                                                                                                |axi_vdma__parameterized4                                              |  4306|
|727   |          AXI_LITE_REG_INTERFACE_I                                                                        |axi_vdma_reg_if                                                       |   525|
|728   |            \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                |axi_vdma_lite_if                                                      |   452|
|729   |              \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                   |cdc_sync__parameterized3_171                                          |    39|
|730   |            \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                      |cdc_sync__parameterized4_170                                          |     4|
|731   |          \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                  |axi_vdma_skid_buf                                                     |    50|
|732   |          \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                   |axi_vdma_mngr__parameterized2                                         |   681|
|733   |            I_CMDSTS                                                                                      |axi_vdma_cmdsts_if_167                                                |    60|
|734   |            I_SM                                                                                          |axi_vdma_sm_168                                                       |   264|
|735   |            I_STS_MNGR                                                                                    |axi_vdma_sts_mngr_169                                                 |     4|
|736   |            VIDEO_GENLOCK_I                                                                               |axi_vdma_genlock_mngr__parameterized2                                 |    48|
|737   |              \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I                                                   |axi_vdma_genlock_mux                                                  |     6|
|738   |              \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                               |axi_vdma_greycoder__parameterized1                                    |     2|
|739   |            VIDEO_REG_I                                                                                   |axi_vdma_vidreg_module__parameterized0                                |   258|
|740   |              \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                       |axi_vdma_vregister__parameterized0                                    |   254|
|741   |          \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                 |axi_vdma_fsync_gen_95                                                 |     6|
|742   |          \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                            |axi_vdma_s2mm_linebuf                                                 |   242|
|743   |            \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO  |axi_vdma_sfifo                                                        |   146|
|744   |              fg_inst                                                                                     |fifo_generator_v13_2_2__parameterized1                                |   146|
|745   |                inst_fifo_gen                                                                             |fifo_generator_v13_2_2_synth__parameterized1                          |   146|
|746   |                  \gconvfifo.rf                                                                           |fifo_generator_top__parameterized1                                    |   146|
|747   |                    \grf.rf                                                                               |fifo_generator_ramfifo__parameterized1                                |   146|
|748   |                      \gntv_or_sync_fifo.gl0.rd                                                           |rd_logic__parameterized0                                              |    66|
|749   |                        \gr1.gr1_int.rfwft                                                                |rd_fwft__parameterized0_164                                           |    17|
|750   |                        \grss.rsts                                                                        |rd_status_flags_ss__parameterized0                                    |    15|
|751   |                          c1                                                                              |compare__parameterized0_165                                           |     6|
|752   |                          c2                                                                              |compare__parameterized0_166                                           |     7|
|753   |                        rpntr                                                                             |rd_bin_cntr__parameterized0                                           |    34|
|754   |                      \gntv_or_sync_fifo.gl0.wr                                                           |wr_logic__parameterized0                                              |    64|
|755   |                        \gwss.wsts                                                                        |wr_status_flags_ss__parameterized0                                    |    18|
|756   |                          c0                                                                              |compare__parameterized0                                               |     6|
|757   |                          c1                                                                              |compare__parameterized0_163                                           |     7|
|758   |                        wpntr                                                                             |wr_bin_cntr__parameterized0                                           |    46|
|759   |                      \gntv_or_sync_fifo.mem                                                              |memory__parameterized1                                                |    16|
|760   |                        \gbm.gbmg.gbmgb.ngecc.bmg                                                         |blk_mem_gen_v8_4_1                                                    |    16|
|761   |                          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_1_synth                                              |    16|
|762   |                            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top                                                       |    16|
|763   |                              \valid.cstr                                                                 |blk_mem_gen_generic_cstr                                              |    16|
|764   |                                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width                                                |    16|
|765   |                                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper                                              |    16|
|766   |          \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                       |axi_vdma_reg_module__parameterized2                                   |   320|
|767   |            \GEN_REG_DIRECT_MODE.REGDIRECT_I                                                              |axi_vdma_regdirect__parameterized1                                    |   224|
|768   |            I_DMA_REGISTER                                                                                |axi_vdma_register__parameterized2                                     |    91|
|769   |            LITE_READ_MUX_I                                                                               |axi_vdma_reg_mux__parameterized1                                      |     0|
|770   |          \GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                   |axi_vdma_sof_gen_96                                                   |     6|
|771   |          \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                               |axi_vdma_vid_cdc                                                      |    42|
|772   |          I_AXI_DMA_INTRPT                                                                                |axi_vdma_intrpt                                                       |    64|
|773   |          I_PRMRY_DATAMOVER                                                                               |axi_datamover                                                         |  2162|
|774   |            \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                            |axi_datamover_s2mm_full_wrap                                          |  2162|
|775   |              \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                        |axi_datamover_indet_btt                                               |   823|
|776   |                \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                    |axi_datamover_skid_buf_146                                            |   212|
|777   |                I_DATA_FIFO                                                                               |axi_datamover_sfifo_autord__parameterized0                            |   230|
|778   |                  \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |sync_fifo_fg__parameterized0                                          |   230|
|779   |                    \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__parameterized1                                         |   230|
|780   |                      xpm_fifo_base_inst                                                                  |xpm_fifo_base__parameterized0                                         |   220|
|781   |                        \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized3                                       |     1|
|782   |                        \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn__parameterized1_155                                  |     8|
|783   |                        rdp_inst                                                                          |xpm_counter_updn__parameterized6_156                                  |    44|
|784   |                        rdpp1_inst                                                                        |xpm_counter_updn__parameterized7_157                                  |    18|
|785   |                        rst_d1_inst                                                                       |xpm_fifo_reg_bit_158                                                  |    14|
|786   |                        wrp_inst                                                                          |xpm_counter_updn__parameterized6_159                                  |    26|
|787   |                        wrpp1_inst                                                                        |xpm_counter_updn__parameterized7_160                                  |    26|
|788   |                        wrpp2_inst                                                                        |xpm_counter_updn__parameterized5_161                                  |    19|
|789   |                        xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_162                                                      |    10|
|790   |                I_XD_FIFO                                                                                 |axi_datamover_sfifo_autord                                            |   259|
|791   |                  \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg                                                          |   259|
|792   |                    \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync                                                         |   259|
|793   |                      xpm_fifo_base_inst                                                                  |xpm_fifo_base                                                         |   165|
|794   |                        \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized2                                       |    20|
|795   |                        \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn__parameterized1_147                                  |     6|
|796   |                        rdp_inst                                                                          |xpm_counter_updn__parameterized2_148                                  |    32|
|797   |                        rdpp1_inst                                                                        |xpm_counter_updn__parameterized3_149                                  |     8|
|798   |                        rst_d1_inst                                                                       |xpm_fifo_reg_bit_150                                                  |     6|
|799   |                        wrp_inst                                                                          |xpm_counter_updn__parameterized2_151                                  |    17|
|800   |                        wrpp1_inst                                                                        |xpm_counter_updn__parameterized3_152                                  |     9|
|801   |                        wrpp2_inst                                                                        |xpm_counter_updn__parameterized0_153                                  |     8|
|802   |                        xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_154                                                      |    15|
|803   |              \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                      |axi_datamover_ibttcc                                                  |   430|
|804   |              \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                     |axi_datamover_s2mm_realign                                            |   260|
|805   |                \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                       |axi_datamover_s2mm_scatter                                            |   206|
|806   |                  I_MSSAI_SKID_BUF                                                                        |axi_datamover_mssai_skid_buf                                          |    59|
|807   |                  I_TSTRB_FIFO                                                                            |axi_datamover_fifo__parameterized4                                    |    32|
|808   |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                             |srl_fifo_f__parameterized4                                            |    26|
|809   |                      I_SRL_FIFO_RBU_F                                                                    |srl_fifo_rbu_f__parameterized4                                        |    26|
|810   |                        CNTR_INCR_DECR_ADDN_F_I                                                           |cntr_incr_decr_addn_f__parameterized1_145                             |    20|
|811   |                        DYNSHREG_F_I                                                                      |dynshreg_f__parameterized4                                            |     5|
|812   |                  SLICE_INSERTION                                                                         |axi_datamover_slice                                                   |    25|
|813   |                I_DRE_CNTL_FIFO                                                                           |axi_datamover_fifo__parameterized3                                    |    43|
|814   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized3                                            |    40|
|815   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized3                                        |    40|
|816   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_144                                             |    11|
|817   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized3                                            |    28|
|818   |              I_ADDR_CNTL                                                                                 |axi_datamover_addr_cntl_108                                           |   101|
|819   |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |axi_datamover_fifo__parameterized5_139                                |    55|
|820   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized5_140                                        |    52|
|821   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized5_141                                    |    52|
|822   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_142                                             |     9|
|823   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized5_143                                        |    42|
|824   |              I_CMD_STATUS                                                                                |axi_datamover_cmd_status_109                                          |   125|
|825   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |axi_datamover_fifo__parameterized0_129                                |    49|
|826   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized0_135                                        |    46|
|827   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized0_136                                    |    46|
|828   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_137                                             |     8|
|829   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized0_138                                        |    35|
|830   |                I_CMD_FIFO                                                                                |axi_datamover_fifo_130                                                |    76|
|831   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f_131                                                        |    65|
|832   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f_132                                                    |    65|
|833   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_133                                             |     7|
|834   |                      DYNSHREG_F_I                                                                        |dynshreg_f_134                                                        |    56|
|835   |              I_RESET                                                                                     |axi_datamover_reset_110                                               |     5|
|836   |              I_S2MM_MMAP_SKID_BUF                                                                        |axi_datamover_skid2mm_buf_111                                         |   203|
|837   |              I_WR_DATA_CNTL                                                                              |axi_datamover_wrdata_cntl_112                                         |   120|
|838   |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |axi_datamover_fifo__parameterized6_124                                |    31|
|839   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized6_125                                        |    28|
|840   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized6_126                                    |    28|
|841   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_127                                             |    12|
|842   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized6_128                                        |    15|
|843   |              I_WR_STATUS_CNTLR                                                                           |axi_datamover_wr_status_cntl_113                                      |    95|
|844   |                \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                          |axi_datamover_fifo__parameterized2_114                                |    38|
|845   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized2_120                                        |    35|
|846   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized2_121                                    |    35|
|847   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0_122                             |    15|
|848   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized2_123                                        |    19|
|849   |                I_WRESP_STATUS_FIFO                                                                       |axi_datamover_fifo__parameterized1_115                                |    24|
|850   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized1_116                                        |    21|
|851   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized1_117                                    |    21|
|852   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0_118                             |    11|
|853   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized1_119                                        |     4|
|854   |          I_RST_MODULE                                                                                    |axi_vdma_rst_module                                                   |   168|
|855   |            \GEN_RESET_FOR_S2MM.RESET_I                                                                   |axi_vdma_reset_97                                                     |   163|
|856   |              \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                           |cdc_sync__parameterized1_98                                           |    15|
|857   |              \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                          |cdc_sync__parameterized2_99                                           |     5|
|858   |              \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                           |cdc_sync__parameterized2_100                                          |     6|
|859   |              \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                         |cdc_sync__parameterized1_101                                          |    15|
|860   |              \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                           |cdc_sync__parameterized1_102                                          |    15|
|861   |              \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                          |cdc_sync__parameterized2_103                                          |     5|
|862   |              \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                           |cdc_sync__parameterized2_104                                          |     7|
|863   |              \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                         |cdc_sync__parameterized1_105                                          |    15|
|864   |              \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                       |cdc_sync__parameterized2_106                                          |     5|
|865   |              \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                       |cdc_sync__parameterized2_107                                          |    12|
|866   |      axi_vdma_memCopy                                                                                    |design_1_axi_vdma_0_2                                                 |  6338|
|867   |        U0                                                                                                |axi_vdma__parameterized2                                              |  6338|
|868   |          AXI_LITE_REG_INTERFACE_I                                                                        |axi_vdma_reg_if__parameterized0                                       |   629|
|869   |            \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                |axi_vdma_lite_if__parameterized0                                      |   547|
|870   |              \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                             |cdc_sync__parameterized3                                              |    30|
|871   |              \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                             |cdc_sync__parameterized3_94                                           |    46|
|872   |            \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                      |cdc_sync__parameterized4                                              |     4|
|873   |            \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                      |cdc_sync__parameterized4_93                                           |     4|
|874   |          \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                       |axi_vdma_mngr__parameterized0                                         |   489|
|875   |            I_CMDSTS                                                                                      |axi_vdma_cmdsts_if__parameterized0                                    |    62|
|876   |            I_SM                                                                                          |axi_vdma_sm__parameterized0                                           |   247|
|877   |            I_STS_MNGR                                                                                    |axi_vdma_sts_mngr_90                                                  |     6|
|878   |            VIDEO_GENLOCK_I                                                                               |axi_vdma_genlock_mngr__parameterized0                                 |     8|
|879   |            VIDEO_REG_I                                                                                   |axi_vdma_vidreg_module_91                                             |   138|
|880   |              \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                       |axi_vdma_vregister_92                                                 |   134|
|881   |          \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                 |axi_vdma_fsync_gen__parameterized0                                    |     9|
|882   |          \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                            |axi_vdma_mm2s_linebuf                                                 |   321|
|883   |            \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                            |axi_vdma_sfifo__parameterized0                                        |   123|
|884   |              fg_inst                                                                                     |fifo_generator_v13_2_2__parameterized2                                |   123|
|885   |                inst_fifo_gen                                                                             |fifo_generator_v13_2_2_synth__parameterized2                          |   123|
|886   |                  \gconvfifo.rf                                                                           |fifo_generator_top__parameterized2                                    |   123|
|887   |                    \grf.rf                                                                               |fifo_generator_ramfifo__parameterized2                                |   123|
|888   |                      \gntv_or_sync_fifo.gl0.rd                                                           |rd_logic__parameterized1_79                                           |    73|
|889   |                        \gr1.gr1_int.rfwft                                                                |rd_fwft__parameterized0_85                                            |    16|
|890   |                        \grss.rsts                                                                        |rd_status_flags_ss__parameterized1_86                                 |    13|
|891   |                          c1                                                                              |compare__parameterized1_88                                            |     5|
|892   |                          c2                                                                              |compare__parameterized1_89                                            |     6|
|893   |                        rpntr                                                                             |rd_bin_cntr__parameterized1_87                                        |    44|
|894   |                      \gntv_or_sync_fifo.gl0.wr                                                           |wr_logic__parameterized1_80                                           |    49|
|895   |                        \gwss.wsts                                                                        |wr_status_flags_ss__parameterized1_81                                 |    17|
|896   |                          c0                                                                              |compare__parameterized1_83                                            |     5|
|897   |                          c1                                                                              |compare__parameterized1_84                                            |     6|
|898   |                        wpntr                                                                             |wr_bin_cntr__parameterized1_82                                        |    32|
|899   |                      \gntv_or_sync_fifo.mem                                                              |memory__parameterized2                                                |     1|
|900   |                        \gbm.gbmg.gbmgb.ngecc.bmg                                                         |blk_mem_gen_v8_4_1__parameterized1                                    |     1|
|901   |                          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_1_synth__parameterized0                              |     1|
|902   |                            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top__parameterized0                                       |     1|
|903   |                              \valid.cstr                                                                 |blk_mem_gen_generic_cstr__parameterized0                              |     1|
|904   |                                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width__parameterized0                                |     1|
|905   |                                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper__parameterized0                              |     1|
|906   |            \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                |axi_vdma_skid_buf__parameterized0_78                                  |   111|
|907   |          \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                       |axi_vdma_reg_module__parameterized0                                   |   184|
|908   |            \GEN_REG_DIRECT_MODE.REGDIRECT_I                                                              |axi_vdma_regdirect__parameterized0                                    |   105|
|909   |            I_DMA_REGISTER                                                                                |axi_vdma_register__parameterized0                                     |    74|
|910   |            LITE_READ_MUX_I                                                                               |axi_vdma_reg_mux__parameterized0                                      |     0|
|911   |          \GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                   |axi_vdma_sof_gen                                                      |     8|
|912   |          \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                               |axi_vdma_vid_cdc__parameterized0                                      |    36|
|913   |          \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                  |axi_vdma_skid_buf__parameterized0                                     |   136|
|914   |          \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                   |axi_vdma_mngr__parameterized1                                         |   489|
|915   |            I_CMDSTS                                                                                      |axi_vdma_cmdsts_if                                                    |    62|
|916   |            I_SM                                                                                          |axi_vdma_sm                                                           |   260|
|917   |            I_STS_MNGR                                                                                    |axi_vdma_sts_mngr                                                     |     4|
|918   |            VIDEO_GENLOCK_I                                                                               |axi_vdma_genlock_mngr__parameterized1                                 |    10|
|919   |              \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I                                                   |axi_vdma_genlock_mux__parameterized0                                  |     2|
|920   |            VIDEO_REG_I                                                                                   |axi_vdma_vidreg_module                                                |   138|
|921   |              \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                       |axi_vdma_vregister                                                    |   136|
|922   |          \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                 |axi_vdma_fsync_gen                                                    |     8|
|923   |          \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                            |axi_vdma_s2mm_linebuf__parameterized0                                 |   227|
|924   |            \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO  |axi_vdma_sfifo__parameterized1                                        |   138|
|925   |              fg_inst                                                                                     |fifo_generator_v13_2_2__parameterized3                                |   138|
|926   |                inst_fifo_gen                                                                             |fifo_generator_v13_2_2_synth__parameterized3                          |   138|
|927   |                  \gconvfifo.rf                                                                           |fifo_generator_top__parameterized3                                    |   138|
|928   |                    \grf.rf                                                                               |fifo_generator_ramfifo__parameterized3                                |   138|
|929   |                      \gntv_or_sync_fifo.gl0.rd                                                           |rd_logic__parameterized1                                              |    73|
|930   |                        \gr1.gr1_int.rfwft                                                                |rd_fwft__parameterized0                                               |    16|
|931   |                        \grss.rsts                                                                        |rd_status_flags_ss__parameterized1                                    |    13|
|932   |                          c1                                                                              |compare__parameterized1_76                                            |     5|
|933   |                          c2                                                                              |compare__parameterized1_77                                            |     6|
|934   |                        rpntr                                                                             |rd_bin_cntr__parameterized1                                           |    44|
|935   |                      \gntv_or_sync_fifo.gl0.wr                                                           |wr_logic__parameterized1                                              |    48|
|936   |                        \gwss.wsts                                                                        |wr_status_flags_ss__parameterized1                                    |    16|
|937   |                          c0                                                                              |compare__parameterized1                                               |     5|
|938   |                          c1                                                                              |compare__parameterized1_75                                            |     6|
|939   |                        wpntr                                                                             |wr_bin_cntr__parameterized1                                           |    32|
|940   |                      \gntv_or_sync_fifo.mem                                                              |memory__parameterized3                                                |    17|
|941   |                        \gbm.gbmg.gbmgb.ngecc.bmg                                                         |blk_mem_gen_v8_4_1__parameterized3                                    |    17|
|942   |                          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_1_synth__parameterized1                              |    17|
|943   |                            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top__parameterized1                                       |    17|
|944   |                              \valid.cstr                                                                 |blk_mem_gen_generic_cstr__parameterized1                              |    17|
|945   |                                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width__parameterized1                                |    17|
|946   |                                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper__parameterized1                              |    17|
|947   |          \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                       |axi_vdma_reg_module__parameterized1                                   |   157|
|948   |            \GEN_REG_DIRECT_MODE.REGDIRECT_I                                                              |axi_vdma_regdirect                                                    |    80|
|949   |            I_DMA_REGISTER                                                                                |axi_vdma_register__parameterized1                                     |    72|
|950   |            LITE_READ_MUX_I                                                                               |axi_vdma_reg_mux                                                      |     0|
|951   |          \GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                   |axi_vdma_sof_gen_16                                                   |     6|
|952   |          \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                               |axi_vdma_vid_cdc__parameterized0_17                                   |    42|
|953   |          I_AXI_DMA_INTRPT                                                                                |axi_vdma_intrpt__parameterized0                                       |   130|
|954   |          I_PRMRY_DATAMOVER                                                                               |axi_datamover__parameterized0                                         |  3117|
|955   |            \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                            |axi_datamover_mm2s_full_wrap                                          |   922|
|956   |              \GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                |axi_datamover_rd_sf                                                   |   294|
|957   |                I_DATA_FIFO                                                                               |axi_datamover_sfifo_autord__parameterized1                            |   264|
|958   |                  \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |sync_fifo_fg__parameterized1                                          |   264|
|959   |                    \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__parameterized3                                         |   264|
|960   |                      xpm_fifo_base_inst                                                                  |xpm_fifo_base__parameterized1                                         |   220|
|961   |                        \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized4                                       |     1|
|962   |                        \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn__parameterized1_67                                   |     8|
|963   |                        rdp_inst                                                                          |xpm_counter_updn__parameterized6_68                                   |    44|
|964   |                        rdpp1_inst                                                                        |xpm_counter_updn__parameterized7_69                                   |    18|
|965   |                        rst_d1_inst                                                                       |xpm_fifo_reg_bit_70                                                   |    14|
|966   |                        wrp_inst                                                                          |xpm_counter_updn__parameterized6_71                                   |    26|
|967   |                        wrpp1_inst                                                                        |xpm_counter_updn__parameterized7_72                                   |    26|
|968   |                        wrpp2_inst                                                                        |xpm_counter_updn__parameterized5_73                                   |    19|
|969   |                        xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_74                                                       |    10|
|970   |                \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                            |axi_datamover_fifo__parameterized7_62                                 |    13|
|971   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized7_63                                         |    10|
|972   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized7_64                                     |    10|
|973   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_65                                              |     8|
|974   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized7_66                                         |     1|
|975   |              I_ADDR_CNTL                                                                                 |axi_datamover_addr_cntl__parameterized0                               |   101|
|976   |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |axi_datamover_fifo__parameterized5_57                                 |    56|
|977   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized5_58                                         |    51|
|978   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized5_59                                     |    51|
|979   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_60                                              |     9|
|980   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized5_61                                         |    41|
|981   |              I_CMD_STATUS                                                                                |axi_datamover_cmd_status__parameterized0                              |    90|
|982   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |axi_datamover_fifo__parameterized7                                    |    20|
|983   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized7                                            |    17|
|984   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized7                                        |    17|
|985   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_56                                              |     8|
|986   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized7                                            |     7|
|987   |                I_CMD_FIFO                                                                                |axi_datamover_fifo_51                                                 |    70|
|988   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f_52                                                         |    67|
|989   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f_53                                                     |    67|
|990   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_54                                              |     8|
|991   |                      DYNSHREG_F_I                                                                        |dynshreg_f_55                                                         |    56|
|992   |              I_MSTR_PCC                                                                                  |axi_datamover_pcc                                                     |   334|
|993   |              I_RD_DATA_CNTL                                                                              |axi_datamover_rddata_cntl                                             |    86|
|994   |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |axi_datamover_fifo__parameterized8                                    |    36|
|995   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized8                                            |    33|
|996   |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized8                                        |    33|
|997   |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_50                                              |    22|
|998   |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized8                                            |    10|
|999   |              I_RD_STATUS_CNTLR                                                                           |axi_datamover_rd_status_cntl                                          |     7|
|1000  |              I_RESET                                                                                     |axi_datamover_reset_49                                                |    10|
|1001  |            \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                            |axi_datamover_s2mm_full_wrap__parameterized0                          |  2195|
|1002  |              \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                        |axi_datamover_indet_btt__parameterized0                               |   712|
|1003  |                \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                    |axi_datamover_skid_buf                                                |   212|
|1004  |                I_DATA_FIFO                                                                               |axi_datamover_sfifo_autord__parameterized0__xdcDup__4                 |   224|
|1005  |                  \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |sync_fifo_fg__parameterized0__xdcDup__4                               |   224|
|1006  |                    \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__parameterized1__xdcDup__4                              |   224|
|1007  |                      xpm_fifo_base_inst                                                                  |xpm_fifo_base__parameterized0__8                                      |   220|
|1008  |                        \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized3__8                                    |     1|
|1009  |                        \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn__parameterized1_44                                   |     8|
|1010  |                        rdp_inst                                                                          |xpm_counter_updn__parameterized6                                      |    44|
|1011  |                        rdpp1_inst                                                                        |xpm_counter_updn__parameterized7                                      |    18|
|1012  |                        rst_d1_inst                                                                       |xpm_fifo_reg_bit_45                                                   |    14|
|1013  |                        wrp_inst                                                                          |xpm_counter_updn__parameterized6_46                                   |    26|
|1014  |                        wrpp1_inst                                                                        |xpm_counter_updn__parameterized7_47                                   |    26|
|1015  |                        wrpp2_inst                                                                        |xpm_counter_updn__parameterized5                                      |    19|
|1016  |                        xpm_fifo_rst_inst                                                                 |xpm_fifo_rst_48                                                       |    10|
|1017  |                I_XD_FIFO                                                                                 |axi_datamover_sfifo_autord__xdcDup__4                                 |   180|
|1018  |                  \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg__xdcDup__4                                               |   180|
|1019  |                    \xpm_fifo_instance.xpm_fifo_sync_inst                                                 |xpm_fifo_sync__xdcDup__4                                              |   180|
|1020  |                      xpm_fifo_base_inst                                                                  |xpm_fifo_base__8                                                      |   165|
|1021  |                        \gen_sdpram.xpm_memory_base_inst                                                  |xpm_memory_base__parameterized2__8                                    |    20|
|1022  |                        \gen_fwft.rdpp1_inst                                                              |xpm_counter_updn__parameterized1                                      |     6|
|1023  |                        rdp_inst                                                                          |xpm_counter_updn__parameterized2                                      |    32|
|1024  |                        rdpp1_inst                                                                        |xpm_counter_updn__parameterized3                                      |     8|
|1025  |                        rst_d1_inst                                                                       |xpm_fifo_reg_bit                                                      |     6|
|1026  |                        wrp_inst                                                                          |xpm_counter_updn__parameterized2_42                                   |    17|
|1027  |                        wrpp1_inst                                                                        |xpm_counter_updn__parameterized3_43                                   |     9|
|1028  |                        wrpp2_inst                                                                        |xpm_counter_updn__parameterized0                                      |     8|
|1029  |                        xpm_fifo_rst_inst                                                                 |xpm_fifo_rst                                                          |    15|
|1030  |              \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                      |axi_datamover_ibttcc__parameterized0                                  |   424|
|1031  |              \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                     |axi_datamover_s2mm_realign__parameterized0                            |   419|
|1032  |                \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                       |axi_datamover_s2mm_scatter__parameterized0                            |   370|
|1033  |                  I_MSSAI_SKID_BUF                                                                        |axi_datamover_mssai_skid_buf__parameterized0                          |   201|
|1034  |                  I_TSTRB_FIFO                                                                            |axi_datamover_fifo__parameterized10                                   |    29|
|1035  |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                             |srl_fifo_f__parameterized10                                           |    23|
|1036  |                      I_SRL_FIFO_RBU_F                                                                    |srl_fifo_rbu_f__parameterized10                                       |    23|
|1037  |                        CNTR_INCR_DECR_ADDN_F_I                                                           |cntr_incr_decr_addn_f__parameterized1                                 |    16|
|1038  |                        DYNSHREG_F_I                                                                      |dynshreg_f__parameterized10                                           |     6|
|1039  |                  SLICE_INSERTION                                                                         |axi_datamover_slice__parameterized0                                   |    35|
|1040  |                I_DRE_CNTL_FIFO                                                                           |axi_datamover_fifo__parameterized9                                    |    41|
|1041  |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized9                                            |    38|
|1042  |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized9                                        |    38|
|1043  |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_41                                              |    11|
|1044  |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized9                                            |    26|
|1045  |              I_ADDR_CNTL                                                                                 |axi_datamover_addr_cntl                                               |   101|
|1046  |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |axi_datamover_fifo__parameterized5                                    |    55|
|1047  |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized5                                            |    52|
|1048  |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized5                                        |    52|
|1049  |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_40                                              |     9|
|1050  |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized5                                            |    42|
|1051  |              I_CMD_STATUS                                                                                |axi_datamover_cmd_status                                              |   114|
|1052  |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |axi_datamover_fifo__parameterized0                                    |    38|
|1053  |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized0                                            |    35|
|1054  |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized0                                        |    35|
|1055  |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_39                                              |     8|
|1056  |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized0                                            |    24|
|1057  |                I_CMD_FIFO                                                                                |axi_datamover_fifo                                                    |    76|
|1058  |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f                                                            |    65|
|1059  |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f                                                        |    65|
|1060  |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_38                                              |     7|
|1061  |                      DYNSHREG_F_I                                                                        |dynshreg_f                                                            |    56|
|1062  |              I_RESET                                                                                     |axi_datamover_reset                                                   |     6|
|1063  |              I_S2MM_MMAP_SKID_BUF                                                                        |axi_datamover_skid2mm_buf                                             |   203|
|1064  |              I_WR_DATA_CNTL                                                                              |axi_datamover_wrdata_cntl                                             |   119|
|1065  |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |axi_datamover_fifo__parameterized6                                    |    30|
|1066  |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized6                                            |    27|
|1067  |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized6                                        |    27|
|1068  |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f                                                 |    12|
|1069  |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized6                                            |    14|
|1070  |              I_WR_STATUS_CNTLR                                                                           |axi_datamover_wr_status_cntl                                          |    97|
|1071  |                \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                          |axi_datamover_fifo__parameterized2                                    |    39|
|1072  |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized2                                            |    36|
|1073  |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized2                                        |    36|
|1074  |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0_37                              |    14|
|1075  |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized2                                            |    20|
|1076  |                I_WRESP_STATUS_FIFO                                                                       |axi_datamover_fifo__parameterized1                                    |    25|
|1077  |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                               |srl_fifo_f__parameterized1                                            |    22|
|1078  |                    I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f__parameterized1                                        |    22|
|1079  |                      CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f__parameterized0                                 |    12|
|1080  |                      DYNSHREG_F_I                                                                        |dynshreg_f__parameterized1                                            |     4|
|1081  |          I_RST_MODULE                                                                                    |axi_vdma_rst_module__parameterized0                                   |   311|
|1082  |            \GEN_RESET_FOR_MM2S.RESET_I                                                                   |axi_vdma_reset                                                        |   154|
|1083  |              \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                           |cdc_sync__parameterized1_27                                           |    15|
|1084  |              \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                          |cdc_sync__parameterized2_28                                           |     5|
|1085  |              \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                           |cdc_sync__parameterized2_29                                           |     8|
|1086  |              \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                         |cdc_sync__parameterized1_30                                           |    15|
|1087  |              \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                           |cdc_sync__parameterized1_31                                           |    15|
|1088  |              \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                          |cdc_sync__parameterized2_32                                           |     5|
|1089  |              \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                           |cdc_sync__parameterized2_33                                           |     5|
|1090  |              \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                         |cdc_sync__parameterized1_34                                           |    15|
|1091  |              \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                       |cdc_sync__parameterized2_35                                           |     5|
|1092  |              \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                       |cdc_sync__parameterized2_36                                           |    12|
|1093  |            \GEN_RESET_FOR_S2MM.RESET_I                                                                   |axi_vdma_reset_18                                                     |   148|
|1094  |              \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                           |cdc_sync__parameterized1                                              |    15|
|1095  |              \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                          |cdc_sync__parameterized2                                              |     5|
|1096  |              \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                           |cdc_sync__parameterized2_19                                           |     8|
|1097  |              \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                         |cdc_sync__parameterized1_20                                           |    15|
|1098  |              \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                           |cdc_sync__parameterized1_21                                           |    15|
|1099  |              \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                          |cdc_sync__parameterized2_22                                           |     5|
|1100  |              \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                           |cdc_sync__parameterized2_23                                           |     5|
|1101  |              \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                         |cdc_sync__parameterized1_24                                           |    15|
|1102  |              \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                       |cdc_sync__parameterized2_25                                           |     5|
|1103  |              \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                       |cdc_sync__parameterized2_26                                           |    12|
|1104  |      axi_mem_intercon                                                                                    |design_1_axi_mem_intercon_0                                           |   970|
|1105  |        xbar                                                                                              |design_1_xbar_1                                                       |   453|
|1106  |          inst                                                                                            |axi_crossbar_v2_1_18_axi_crossbar__parameterized0                     |   453|
|1107  |            \gen_samd.crossbar_samd                                                                       |axi_crossbar_v2_1_18_crossbar__parameterized0                         |   433|
|1108  |              addr_arbiter_aw                                                                             |axi_crossbar_v2_1_18_addr_arbiter                                     |   160|
|1109  |              \gen_decerr_slave.decerr_slave_inst                                                         |axi_crossbar_v2_1_18_decerr_slave                                     |    12|
|1110  |              \gen_master_slots[0].gen_mi_write.wdata_mux_w                                               |axi_crossbar_v2_1_18_wdata_mux                                        |   100|
|1111  |                \gen_wmux.wmux_aw_fifo                                                                    |axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized0               |   100|
|1112  |                  \gen_srls[0].gen_rep[0].srl_nx1                                                         |axi_data_fifo_v2_1_16_ndeep_srl__parameterized0                       |     4|
|1113  |              \gen_master_slots[0].reg_slice_mi                                                           |axi_register_slice_v2_1_17_axi_register_slice__parameterized0         |    18|
|1114  |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_15     |    18|
|1115  |              \gen_master_slots[1].gen_mi_write.wdata_mux_w                                               |axi_crossbar_v2_1_18_wdata_mux__parameterized0                        |    26|
|1116  |                \gen_wmux.wmux_aw_fifo                                                                    |axi_data_fifo_v2_1_16_axic_reg_srl_fifo__parameterized1               |    26|
|1117  |                  \gen_srls[0].gen_rep[0].srl_nx1                                                         |axi_data_fifo_v2_1_16_ndeep_srl_14                                    |     4|
|1118  |              \gen_master_slots[1].reg_slice_mi                                                           |axi_register_slice_v2_1_17_axi_register_slice                         |     8|
|1119  |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_17_axic_register_slice__parameterized1        |     8|
|1120  |              \gen_slave_slots[0].gen_si_write.si_transactor_aw                                           |axi_crossbar_v2_1_18_si_transactor__parameterized1                    |    10|
|1121  |              \gen_slave_slots[0].gen_si_write.splitter_aw_si                                             |axi_crossbar_v2_1_18_splitter                                         |     7|
|1122  |              \gen_slave_slots[0].gen_si_write.wdata_router_w                                             |axi_crossbar_v2_1_18_wdata_router                                     |    29|
|1123  |                wrouter_aw_fifo                                                                           |axi_data_fifo_v2_1_16_axic_reg_srl_fifo_12                            |    29|
|1124  |                  \gen_srls[0].gen_rep[0].srl_nx1                                                         |axi_data_fifo_v2_1_16_ndeep_srl_13                                    |     6|
|1125  |              \gen_slave_slots[1].gen_si_write.si_transactor_aw                                           |axi_crossbar_v2_1_18_si_transactor__parameterized0                    |    12|
|1126  |              \gen_slave_slots[1].gen_si_write.splitter_aw_si                                             |axi_crossbar_v2_1_18_splitter_9                                       |     7|
|1127  |              \gen_slave_slots[1].gen_si_write.wdata_router_w                                             |axi_crossbar_v2_1_18_wdata_router_10                                  |    32|
|1128  |                wrouter_aw_fifo                                                                           |axi_data_fifo_v2_1_16_axic_reg_srl_fifo                               |    32|
|1129  |                  \gen_srls[0].gen_rep[0].srl_nx1                                                         |axi_data_fifo_v2_1_16_ndeep_srl                                       |     7|
|1130  |              splitter_aw_mi                                                                              |axi_crossbar_v2_1_18_splitter_11                                      |     5|
|1131  |        m00_couplers                                                                                      |m00_couplers_imp_1R706YB                                              |   517|
|1132  |          auto_pc                                                                                         |design_1_auto_pc_1                                                    |   517|
|1133  |            inst                                                                                          |axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0 |   517|
|1134  |              \gen_axi4_axi3.axi3_conv_inst                                                               |axi_protocol_converter_v2_1_17_axi3_conv__parameterized0              |   517|
|1135  |                \USE_WRITE.USE_SPLIT_W.write_resp_inst                                                    |axi_protocol_converter_v2_1_17_b_downsizer                            |    17|
|1136  |                \USE_WRITE.write_addr_inst                                                                |axi_protocol_converter_v2_1_17_a_axi3_conv                            |   474|
|1137  |                  \USE_BURSTS.cmd_queue                                                                   |axi_data_fifo_v2_1_16_axic_fifo__xdcDup__3                            |   101|
|1138  |                    inst                                                                                  |axi_data_fifo_v2_1_16_fifo_gen__xdcDup__3                             |   101|
|1139  |                      fifo_gen_inst                                                                       |fifo_generator_v13_2_2__xdcDup__3                                     |    77|
|1140  |                        inst_fifo_gen                                                                     |fifo_generator_v13_2_2_synth__xdcDup__3                               |    77|
|1141  |                          \gconvfifo.rf                                                                   |fifo_generator_top__xdcDup__3                                         |    77|
|1142  |                            \grf.rf                                                                       |fifo_generator_ramfifo__xdcDup__3                                     |    77|
|1143  |                              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic_0                                                            |    32|
|1144  |                                \gr1.gr1_int.rfwft                                                        |rd_fwft_6                                                             |    15|
|1145  |                                \grss.rsts                                                                |rd_status_flags_ss_7                                                  |     2|
|1146  |                                rpntr                                                                     |rd_bin_cntr_8                                                         |    15|
|1147  |                              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic_1                                                            |    28|
|1148  |                                \gwss.wsts                                                                |wr_status_flags_ss_4                                                  |     5|
|1149  |                                wpntr                                                                     |wr_bin_cntr_5                                                         |    23|
|1150  |                              \gntv_or_sync_fifo.mem                                                      |memory_2                                                              |    11|
|1151  |                                \gdm.dm_gen.dm                                                            |dmem_3                                                                |     6|
|1152  |                              rstblk                                                                      |reset_blk_ramfifo__xdcDup__4                                          |     6|
|1153  |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                      |xpm_cdc_async_rst                                                     |     2|
|1154  |                  \USE_B_CHANNEL.cmd_b_queue                                                              |axi_data_fifo_v2_1_16_axic_fifo                                       |   100|
|1155  |                    inst                                                                                  |axi_data_fifo_v2_1_16_fifo_gen                                        |   100|
|1156  |                      fifo_gen_inst                                                                       |fifo_generator_v13_2_2                                                |    77|
|1157  |                        inst_fifo_gen                                                                     |fifo_generator_v13_2_2_synth                                          |    77|
|1158  |                          \gconvfifo.rf                                                                   |fifo_generator_top                                                    |    77|
|1159  |                            \grf.rf                                                                       |fifo_generator_ramfifo                                                |    77|
|1160  |                              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic                                                              |    32|
|1161  |                                \gr1.gr1_int.rfwft                                                        |rd_fwft                                                               |    15|
|1162  |                                \grss.rsts                                                                |rd_status_flags_ss                                                    |     2|
|1163  |                                rpntr                                                                     |rd_bin_cntr                                                           |    15|
|1164  |                              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic                                                              |    28|
|1165  |                                \gwss.wsts                                                                |wr_status_flags_ss                                                    |     5|
|1166  |                                wpntr                                                                     |wr_bin_cntr                                                           |    23|
|1167  |                              \gntv_or_sync_fifo.mem                                                      |memory                                                                |    11|
|1168  |                                \gdm.dm_gen.dm                                                            |dmem                                                                  |     6|
|1169  |                              rstblk                                                                      |reset_blk_ramfifo                                                     |     6|
|1170  |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                      |xpm_cdc_async_rst__8                                                  |     2|
|1171  |                \USE_WRITE.write_data_inst                                                                |axi_protocol_converter_v2_1_17_w_axi3_conv                            |    26|
|1172  |      axi_gpio_0                                                                                          |design_1_axi_gpio_0_1                                                 |   166|
|1173  |        U0                                                                                                |axi_gpio                                                              |   166|
|1174  |          AXI_LITE_IPIF_I                                                                                 |axi_lite_ipif                                                         |    80|
|1175  |            I_SLAVE_ATTACHMENT                                                                            |slave_attachment                                                      |    80|
|1176  |              I_DECODER                                                                                   |address_decoder                                                       |    29|
|1177  |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |pselect_f                                                             |     1|
|1178  |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |pselect_f__parameterized1                                             |     1|
|1179  |          gpio_core_1                                                                                     |GPIO_Core                                                             |    77|
|1180  |            \Dual.INPUT_DOUBLE_REGS5                                                                      |cdc_sync                                                              |    24|
+------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:26:40 ; elapsed = 00:26:54 . Memory (MB): peak = 2071.195 ; gain = 1682.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 2677 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:43 ; elapsed = 00:25:43 . Memory (MB): peak = 2071.195 ; gain = 675.293
Synthesis Optimization Complete : Time (s): cpu = 00:26:41 ; elapsed = 00:26:54 . Memory (MB): peak = 2071.195 ; gain = 1682.746
INFO: [Project 1-571] Translating synthesized netlist
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'ture' specified for property 'dont_touch'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
INFO: [Common 17-14] Message 'Netlist 29-72' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 2067 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 768 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 48 instances
  FDR => FDRE: 604 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 110 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1797 Infos, 436 Warnings, 106 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:26:56 ; elapsed = 00:27:12 . Memory (MB): peak = 2071.195 ; gain = 1690.492
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/FPGA/prj_sc030/prj_sc030/prj_sc030.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2071.195 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.378 . Memory (MB): peak = 2071.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 15 09:16:56 2019...
