-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Thu Oct 31 14:37:44 2024
-- Host        : bopes running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top bg1st -prefix
--               bg1st_ bg1st_sim_netlist.vhdl
-- Design      : bg1st
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg1st_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end bg1st_blk_mem_gen_mux;

architecture STRUCTURE of bg1st_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(0),
      I1 => ram_douta(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(10),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(11),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(13),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(14),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(15),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(1),
      I1 => ram_douta(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(2),
      I1 => ram_douta(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(3),
      I1 => ram_douta(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(4),
      I1 => ram_douta(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(5),
      I1 => ram_douta(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(6),
      I1 => ram_douta(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(7),
      I1 => ram_douta(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(8),
      I1 => ram_douta(8),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(9),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg1st_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bg1st_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of bg1st_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000FFFFF80000000000000000003FFFF00000000000000000003FF",
      INITP_01 => X"00007FFFFFF800000000001008003FFFFFF800800000000000000FFFFFF80000",
      INITP_02 => X"FFFF8001800000000001FFFFFFFF0000000000000000FFFFFFFC000000000000",
      INITP_03 => X"00000000000FFFFFFFFF0000000000000007FFFFFFFF0000000000000001FFFF",
      INITP_04 => X"00FFFFFFFFFFE00000000000007FFFFFFFFF000000000000001FFFFFFFFF0000",
      INITP_05 => X"FFFFFE00000000003FFFFFFFFFFFFF000000000000FFFFFFFFFFFE0000000000",
      INITP_06 => X"000000183FFFFFFFFFFFFC18000000007FFFFFFFFFFFFE00000000007FFFFFFF",
      INITP_07 => X"FFFFFFFF7FFFFF7C3F001FF87FFFFFFFFFFFFE3C000000F83FFFFFFFFFFFFE3C",
      INITP_08 => X"007FFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFF8FFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFF00FE1FFFFFFFFFFFFFFFFFFF007C3FFFFFFFFFFFFFFFFFFF007E7FFF",
      INITP_0B => X"003FEFFFFFFFFFFFFFFFFFFF000FEFFFFFFFFFFFFFFFFFFF004FDFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFF7F7003FF7FFFFFFFFFFFFFFDDFF003F7FFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFF598B0001FF0FFFFFFFFFFFFF1DCB0007FE1FFFFFFFFFFFFF3FC7000FF63F",
      INITP_0E => X"00007FB8FFFFFFFFFFFDA7C40000FF81FFFFFFFFFFFFA8920001FF07FFFFFFFF",
      INITP_0F => X"DFFFFFFFFFFF2000000007FE1FFFFFFFFFFEE140000007F87FFFFFFFFFFF21A0",
      INIT_00 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEBDBDBDBD7C7C7C59797979797979797979",
      INIT_01 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_02 => X"18387979797999BA1B7C7C7C7C7CBDBDBDBDBDBDBDBDFEFEFEFEFEFEFEFEFEFE",
      INIT_03 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEBDBDBDBD7C7C7C7C79797979797979797979",
      INIT_04 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_05 => X"7979797979797979797C7C7C7C7C7C7CBDBDBDBDBDBDBDFEFEFEFEFEFEFEFEFE",
      INIT_06 => X"FEFEFEFEFEFEFEFEBDBDBDBDBDBDBDBD7C7C7C7C795959597979797979797979",
      INIT_07 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_08 => X"797979797979797979BABABA997C7C7CBDBDBDBDBDBDBDBDFEFEFEFEFEFEFEFE",
      INIT_09 => X"FEFEFEFEFEFEFEFEBDBDBDBDBDBD7C7C7C7C7C7C797979797979797979797979",
      INIT_0A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0B => X"79797979797979797999BABABA1B7C7C7CBDBDBDBDBDBDBD1EFEFEFEFEFEFEFE",
      INIT_0C => X"FEFEFEFE1EBDBDBDBDBDBDBD7C7C7C7C7C7CBA79797979797979797979797979",
      INIT_0D => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE1EFEFEFEFE",
      INIT_0E => X"797979797979797979799ABABA1B1B7C7C7CBDBDBDBDBDBDBDFEFEFEFEFEFEFE",
      INIT_0F => X"BDBDBDBDBDBDBDBDBDBDBD7C7C7C7C7C7CBABA79797979797979797979797979",
      INIT_10 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEDDBDBD",
      INIT_11 => X"79797979797979797979799ABABA1B7C7C7C7CDDBDBDBDBDBDBDBDFEFEFEFEFE",
      INIT_12 => X"BDBDBDBDBDBDBDBDBD7C7C7C7C7C7C7CBABA7959797979797979797979797979",
      INIT_13 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEBDBDBD",
      INIT_14 => X"7979797979797979797979DABABA99991B7C7C7CBDBDBDBDBDBDBDFEFEFEFEFE",
      INIT_15 => X"BDBDBDBDBDBDBDBD7C7C7C7C7C7C7CBA9A797959797979797979797979797979",
      INIT_16 => X"1EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEBDBDBD",
      INIT_17 => X"79797979797979797979797979BABABAFB7C7C7C7C7C7C7C7CBDBDBDBDBDBD1E",
      INIT_18 => X"BDBDBDBD7C7C5C7C7C7C7C7C7C7C7CBA79797979797979797979797979797979",
      INIT_19 => X"BDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEBDBDBDBD",
      INIT_1A => X"18797979797979797979797979BABABA3B7C7C7C7C7C7C7C7C7C7C7CBDBDBDBD",
      INIT_1B => X"BD5C7C7C7C7C7C7C7C7C7C7C7CBA9A7979797979797979797979797979797979",
      INIT_1C => X"BDBDBDBDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEDEBDDDBDBDBDBDBDBDBD",
      INIT_1D => X"797979797979797979797979799ABABA3C7C7C5C5C7D7C7C7C7C7C7C7C7CBDBD",
      INIT_1E => X"7C7C7C7C7C7C7C7C7C5C5C1BBABA9A7979797979797979797979797979797979",
      INIT_1F => X"BDBDBDBDBDBDBDBDFEFEFEFEFEFEFEFEFEFEFEDDBDBDBDBDBDBDBDBDBDBDBD7C",
      INIT_20 => X"79797979797979797979797979799ADA3C7C5C3C5C5C5C7C7C7C7C7C7C7C7C7C",
      INIT_21 => X"7C7C7C7C7C7C7C1B1B1B1BFBBA79797979797979797979797979797979797979",
      INIT_22 => X"7CBDBDBDBDBDBDBDBDBDBDBDBDBDBDFEFEFEFEBDBDBDBDBDBDBDBDBDBDBD5C7C",
      INIT_23 => X"797979797979797979797979797979BA1B1B1B1C3C1C1C1C5C7C7C7C7C7C7C7C",
      INIT_24 => X"7C7C7C7C5C5C3C1B1BFBDABABA79785959797979797979797979797979797979",
      INIT_25 => X"7C7C7CBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7C7C7C",
      INIT_26 => X"797979797979797979797979797979BABABA9A1C1C1C1C1C7C7C7C7C7C7C7C7C",
      INIT_27 => X"7C7C7C1B1B1B1B1BBABA9A9A7978787979797979797979797979797979797979",
      INIT_28 => X"7C7C7C7C7C7C7D7CBDBDBDBDBDBDBDBDBDBDBDBDBDBD7C7C7C7C7C7C7C5C5C3C",
      INIT_29 => X"797979797979797979797979797979799A9ABABABABABA1B5C5C5C5C5C5C5C7C",
      INIT_2A => X"1B1C1C1B1B1B1B1BBA9A79797979797979797979797979797979797979797979",
      INIT_2B => X"5C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7CBDBD7C7C7C7C7C7C7C7C7C7C7C3C5C5C",
      INIT_2C => X"7979797979797979797979797979797979999ABABABABAFB5C5C5C5C1B5C5C5C",
      INIT_2D => X"1C1CDBFBDABABA9A9A7979797979797979797979797979797979797979797979",
      INIT_2E => X"7C7C7C5C5C5C7C7C7C7C7C7C7C7C7C7C7C7C7C5C7C7C7C7C7C7C7D3C5C5C5C5C",
      INIT_2F => X"D4D4D4D4797979797979597959597978797979BABABABA1B5C5C5C3C1C1C1C3C",
      INIT_30 => X"1CDABABABABABABA997979797979797979797979597979797979797979797979",
      INIT_31 => X"7C7C7D5C5C5C5C5C5C5C5C5C5C7C7C7C7C7C5C5C5C5C5C5C1B1C1C3C5C5C5C5C",
      INIT_32 => X"D4D4D4D4D459797979797979797979787979999ABABADA1B5C5C5C1B1C1C1C3C",
      INIT_33 => X"1CFBBABABABABABA9A9A79797979797979797979597979797979797979797979",
      INIT_34 => X"5C5C5C1B1B1B3C5C5C5C5C5C5C5C5C5C5C5C5C3C3C3C1C1C1C1C1C1C5C5C3C1C",
      INIT_35 => X"D4D4D4D4D4D459797979797979797879797979799ABA1B1C1B1B1BBADB1C1B3C",
      INIT_36 => X"1C1CBABABABABABA9A9A79797979795959797979597979797979797979797979",
      INIT_37 => X"1B1B1C1C1C1C1C1C1C1C1C1C1C5C5C5C5C5C1B1C1C1C1C1C1C1C1C9A9A1B1C1C",
      INIT_38 => X"D4D4D4D4D4D4D4D479797979797879597979787979BAFB1C1C1CDABABABA1B1C",
      INIT_39 => X"1C1BBABABABABABABABA99797979797979797979797979797979797979797979",
      INIT_3A => X"1C1B1B1C1C1C1C1C1C1C1C1C1C1B1B1B1C1B1B1C1C1C1C1CBABABA9A9A1C1C1C",
      INIT_3B => X"D4D4D4D4D4D4D4D479797979797979597979787979BABA1C1C1BBABABABA1B1C",
      INIT_3C => X"1BFBBABABABA9A9ABABABA997979797979797959797979797979797979797979",
      INIT_3D => X"1C1CBABABABABAFB1C1C1C1B1B1C1C1C1C1C1BBABABA9ABABA9A9A9A9A1C1C1C",
      INIT_3E => X"B1D4D4D4D4D4D4D4D4D47979797979797979795979BABABA1B9ABABABABA1B1C",
      INIT_3F => X"BABABABABA9A9A799A9ABABA7979797979797959797979797979797979797979",
      INIT_40 => X"FBBABABABABABABA9A9A9A9A9A1B1B1BFBBABABABABABABABA9A9A9A9ADADABA",
      INIT_41 => X"B1B1D4D4D4D4D4D4D4D4797979797979797979599ABABABABABABABABABA9ADA",
      INIT_42 => X"BABABA9A79795979799A9ABABA79797979797979797979797979797979797979",
      INIT_43 => X"9A9ABABABABABABABABABABABA9A9A9ABABABABABABABABABA9A9A9A9ABABABA",
      INIT_44 => X"B0F1B1B1B1B1D4D4D4D479797979797979797959BABABABABABA7979BABA9A9A",
      INIT_45 => X"BABABA99797979797999BABABA79597979797979797979797979797979797979",
      INIT_46 => X"9A9ABABABABABABABABABABABABABABABABABABABABABABABA9A9A9A9ABABABA",
      INIT_47 => X"B1B1B1B1B1B1B1B1B1D4D4797979797979797959BABABABA799A797979BA9A9A",
      INIT_48 => X"BABABA99797979797979BABA9A79797979797979797979797979797979797979",
      INIT_49 => X"9A9ABABABABABABABABABABABABABABABABABABABABABABABA9A9A9ABABABABA",
      INIT_4A => X"B1B1B1B1B1B1B1B1B1B1D4D4D4D4797979797979BABABA797979797979797979",
      INIT_4B => X"BABABABA79797979797999795979797979797979797979797979797979797979",
      INIT_4C => X"79999A9ABA9A9ABABABABABABABABABABABABA79797979797979797979797979",
      INIT_4D => X"B1B1B1B1B1B1B1B1B1B1D4D4D4D4D45959597958BABABA797979797979797979",
      INIT_4E => X"7979797979797979787979595979797979797979797979797979797979797979",
      INIT_4F => X"7979797979797979799A9A9ABABABABA79797979797979797979797979797979",
      INIT_50 => X"B1B1B1B1B1B1B1B1B1F4F4D4D4D4D4153559797999BABA9A7979797979797979",
      INIT_51 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_52 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_53 => X"90B1B1B0B1B1B1B1B1D4F4F4F4F4153535351879797999797979797979797979",
      INIT_54 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_55 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_56 => X"B1B1B1D1B1B1B1B1D4D4D4D4D4D4F41515151579797979797979797979797979",
      INIT_57 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_58 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_59 => X"B1B1B1B0B1B1B1B1B1D4B1B1D4D4D4D4F4F53559797979797979797979797979",
      INIT_5A => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_5B => X"7979797979797979797979797979797979797979797979797979797978787979",
      INIT_5C => X"B1B1B1B0B1B1B1B1B1B1B1B1D4D4D4D4D4F4F455797979797979797979797979",
      INIT_5D => X"7979797979597979797979797979797979797979797979797979797979797979",
      INIT_5E => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_5F => X"B1B1B1B1B1B1B1B1B1B1939393D4D4D4D4D4D4141879797979799A7979797979",
      INIT_60 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_61 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_62 => X"B1B1B1B1B1B1B1B1B1B1939393D4D4D455D4D4D493F5F5597979597979797979",
      INIT_63 => X"7979797979797979797979797979797979531593D4739E737372527979797979",
      INIT_64 => X"7979597979797979797979797979797979797979797979797979797979797979",
      INIT_65 => X"B1B1B1B0B1B1B1B1B1B193939393D4D5D5D4D4B414F5F5187979797979797979",
      INIT_66 => X"79797979797979797979797979797979733056B956937A7372727250B0737979",
      INIT_67 => X"7979387979797979797979797979797979797979797979797979797979797979",
      INIT_68 => X"B1B1B1B1B1B1B1B1B1B1B1B193939393D4D4D4B414F5F51535F8597979797979",
      INIT_69 => X"79797979797979797979797979797979F2F156F45239F3737252F13310327979",
      INIT_6A => X"7979797979797979797979797979797979797979797979797979797959797979",
      INIT_6B => X"B1B1B1B1B1B1B1B1B1B1B1B1B193939393939393F4D4F4153515155979797979",
      INIT_6C => X"7979797979797979797979797979797976F2B732F912537352714FB3526F7979",
      INIT_6D => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_6E => X"B1B0B1B1B1B1B1B1B1B1B1B1B1B1B1939393939393D4F4F41515151559587979",
      INIT_6F => X"797979797979797979797979797979F4926EF21111D1339052552FD253907979",
      INIT_70 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_71 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B193939393939393D4D41515151515593859",
      INIT_72 => X"7979797979797979797979797973535353D3D2F111F2F07252144FD29090B36F",
      INIT_73 => X"7979797979797979597879797979797979797979797979797979797979797979",
      INIT_74 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B173737393939393D4F51515151555F838",
      INIT_75 => X"7979797979797979797979797952743154D41193D11211D473512CD25012CE50",
      INIT_76 => X"7979797979797979597857797979797979597979797979797979797979797979",
      INIT_77 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1725253739393D4D415F4F4F4351535",
      INIT_78 => X"79797979797979797979797973524FD5F1D4510DB02FF2107270744E4FD45070",
      INIT_79 => X"3579797979797979797979797979787978597979797979797979797979797979",
      INIT_7A => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B19393D4D4D4D4D4D4151535",
      INIT_7B => X"79797979797979797979797373533294D1D3307170B0CF1153754E6F8E505070",
      INIT_7C => X"3554B67979797979797979797979797979797979797979797979797979797979",
      INIT_7D => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B17393D4D4D4D4D4D4D4F415",
      INIT_7E => X"79797937373737373779797373517236D59095B190B0B4F12D30D170D34F5070",
      INIT_7F => X"F4F5355959595959597979595959595959597979797979797979797979797979",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bg1st_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bg1st_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \bg1st_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \bg1st_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"12B112B112B112B112B123932BD42BD42BD42BD42BB42BD42BD42BD42BD42BF4",
      INIT_01 => X"12B112B112B112B112B112B112B112B112B112B112B112B112B112B112B112B1",
      INIT_02 => X"ECD2128FAC941B3212B01290ECF4122FCCF509AE2B5243309C146B922B73124F",
      INIT_03 => X"457945794D374D374D374D374D374D374D37457945792B532B73B45463713352",
      INIT_04 => X"4D374D374D374579457945794579457945794579457945794579457945794579",
      INIT_05 => X"2BD42BD42BF44D384D384D384D384D384D384D384D384D384D384D384D384D38",
      INIT_06 => X"12B112B112B112B112B123932BD433D42BD42BB42B932B932B932BB433D42BD4",
      INIT_07 => X"12B112B112B112B112B112B112B112B112B112B112B112B112B112B112B112B1",
      INIT_08 => X"D4D42A6D2A6FB49512900AB18BD321EE11EE1A501A51B453229023111AB12B72",
      INIT_09 => X"4D374D374D374D374D374D374D374D374D372B732B732B532B732B52E5153B31",
      INIT_0A => X"4D384D384D384D374D374D374D374D374D374D374D37457945794D374D374D37",
      INIT_0B => X"2BD42BD42BF42C354D384D384D3845384D584D584D584D384D374D384D384D38",
      INIT_0C => X"12B112B112B112B112B12B932BD42BD42BD423932B932B932B932B932B932B94",
      INIT_0D => X"12B112B112B112B012B112B112B112B112B112B112B112B112B112B112B112B1",
      INIT_0E => X"ECD3E4F42270D4B2128F12701A90A4756B72126FC476CC148B92AC3523322311",
      INIT_0F => X"4D374D374D374D374D374D374D374D3723722B732B732B732B73231223113311",
      INIT_10 => X"75F955374D574D374D374D374D374D374D374D374D374D374D374D374D374D37",
      INIT_11 => X"4D584D584D5855384D584D584D584D574D575537555775F975F975F975F975F9",
      INIT_12 => X"12B112B112B112B112B112B133D42BD42BD4347623934D58239323934D584D58",
      INIT_13 => X"12B112B112B112B112B112B112B112B112B112B112B112B112B112B112B112B1",
      INIT_14 => X"2312CCD4C4B3C494328F12701A4F324F4A8F1A5062F1C4142A0DCC3522912AD1",
      INIT_15 => X"4D374D374D374D374D374D374D374D372BB22B732B732B522B522B3223112311",
      INIT_16 => X"75F975F975F94D374D374D374D374D374D374D374D374D374D374D374D374D37",
      INIT_17 => X"4D584D584D584D584D584D584D584D57555775F975F975F975F975F975F975F9",
      INIT_18 => X"12B112B112B112B112B112B112B112B112B13CF84D584D584D584D584D584D58",
      INIT_19 => X"126F12B112B112B112B112B112B112B112B112B112B112B112B112B112B112B1",
      INIT_1A => X"2BF41AD063102A70ECF412701A507331124F122F1A2FC3F41A0FC4157B541A2F",
      INIT_1B => X"4D374D374D374D374D374D374D374CB43B943B943B943B943B943B9423322311",
      INIT_1C => X"763976397639761976194D374D374D374D374D374D374D374D374D374D374D37",
      INIT_1D => X"4D584D584D584D584D584D584D586DD975F975F975F975F975F9763976397639",
      INIT_1E => X"12B112B112B112B112B112B112B112B112B13CB74D584D584D584D584D584D58",
      INIT_1F => X"12B11A701A70127012B01A9012B112B112B112B1126F12B112B112B112B112B1",
      INIT_20 => X"53B312901A91DC35424E5AD012507B321A30A3951A0F9B93220FC3B51A0F1A0F",
      INIT_21 => X"4D374D374D374D374D374D374D374CB43B943B943B943B943B943B9423112312",
      INIT_22 => X"769A769A769A769A75F94D374D374D374D364D374D374D374D374D374D374D37",
      INIT_23 => X"4D584D584D584D584D584D5875F97E5A767A767A769A769A769A769A769A769A",
      INIT_24 => X"239323932B934CB34CB32B5312B112B133D444364D584D584CF74D584D584D58",
      INIT_25 => X"124F12B112B112B14CB34CB34CB34CB34CB34CB34CB34CB34CB3231123312373",
      INIT_26 => X"CBD5349633531A50BBF5D3D4124F7B12120FB3D61A0FBB752210ABB51A2F1A0F",
      INIT_27 => X"75F975F955574D3755384CF655374C953B943B943B942B932B732B1223112312",
      INIT_28 => X"869A869A869A869A869A767A75F975F975F975F975F975F975F975F975F975F9",
      INIT_29 => X"767A767A767A767A767A767A767A769A769A769A869A869A869A869A869A869A",
      INIT_2A => X"75F975F975F975F975F975F975F975F975F975F975F975F975F9767A767A767A",
      INIT_2B => X"1A2F1A0F1A4F124F4CB34CB34CB34CB34CB34CB34CB34CB375F975F975F975F9",
      INIT_2C => X"74148B943B751A101A2FB354324F21EF31EF4A3031EE8AD321EE31EF1A0F1A0F",
      INIT_2D => X"8679869A869A869A869A5D573C543B943B943B943B943B943B943B943B942B11",
      INIT_2E => X"A7BCA7BCA7BCA7BC869A767A7E7A7E7A869A86798699869A869A869986998679",
      INIT_2F => X"767A767A767A767A769A7E79869986998699869A869AA7BCA7BCA7BCA7BCA7BC",
      INIT_30 => X"75F975F975F975F975F975F975F975F975F975F975F975F975F9767A767A767A",
      INIT_31 => X"1A2F120F1A2F4CB34CB34CB34CB34CB375F975F975F975F975F975F975F975F9",
      INIT_32 => X"3B548BF47B52320F1A105A918AB3122F8A921A0F9AB241AE398E118E1A0F1A2F",
      INIT_33 => X"A7BCA7BCA7BCA7BC869A33F53B943B943B943B943B943B943B943B943B942B12",
      INIT_34 => X"A7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BC",
      INIT_35 => X"767A767A767A767A7EBA7E9A8699869A869A869AA7BCA7BCA7BCA7BCA7BCA7BC",
      INIT_36 => X"75F975F975F975F9767A767A767A75F975F975F975F9767A767A767A767A767A",
      INIT_37 => X"1A2F1A701A904CB34CB34CB34CB375F975F975F975F975F975F975F975F975F9",
      INIT_38 => X"3B9433F53AD38AB212304A4F6A71124F72919292520F22F196BE11AE1A0F1230",
      INIT_39 => X"A7BCA7BCA7BC3B943B943B943B943B943B943B943B943B943B943B943B943B94",
      INIT_3A => X"A7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BC",
      INIT_3B => X"767A767A767A767A869A869A869A869AA7BCA7BCA7BCA7BCA7BC9F9CA7BCA7BC",
      INIT_3C => X"75F975F9767A767A767A767A767A75F975F9767A767A767A767A767A767A767A",
      INIT_3D => X"1A904CB34CB34CB34CB34CB375F975F975F975F975F975F975F975F975F975F9",
      INIT_3E => X"2BF53394331392924CF8A5DA63943CD773F5929219AD5E7C86FE11EE4D581230",
      INIT_3F => X"A7BCA7BC33943B943B943B943B943B943B943B943B943B943B943B943B943B94",
      INIT_40 => X"A7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BC",
      INIT_41 => X"767A767A767A767A869AA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BC",
      INIT_42 => X"767A767A767A767A767A767A767A767A767A767A767A767A767A767A767A767A",
      INIT_43 => X"4CB34CB375F975F975F975F975F975F975F975F975F975F975F975F975F975F9",
      INIT_44 => X"4D39451876BD929222B06DBB663C12B07D9B39AE11AD5E7C5CB81A2F449711EE",
      INIT_45 => X"3414341434143B943B943B943B943B943B943B943B943B943B943B943B943B94",
      INIT_46 => X"A7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BC3C35",
      INIT_47 => X"767A767A767A867BA79DA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BC",
      INIT_48 => X"767A767A767A767A767A767A767A767A767A767A767A767A767A767A767A767A",
      INIT_49 => X"75F975F975F975F975F975F975F975F975F975F975F9767A767A767A767A767A",
      INIT_4A => X"235223323C365DFB6E1C2AB05E5C23B34599653919CE4558118D3415118D7E5C",
      INIT_4B => X"869975785C355C3554153B943B943B943B943B943B943B943B943B943B943B94",
      INIT_4C => X"A7BCA7BCA79C9F3B8699869986998699869986998699869986998E9986998E99",
      INIT_4D => X"869986998699869986998699A7BCA7BC869986998699869986998699A7BDA7BC",
      INIT_4E => X"767A767A767A767A767A767A767A767A767A767A869986998699869986998699",
      INIT_4F => X"75F975F975F975F975F975F975F975F975F9767A767A767A767A767A767A767A",
      INIT_50 => X"2B1233121A2F447745794B724A2F34D64D990A4E45594D5922F111AD4D794D58",
      INIT_51 => X"5C5564155C343B943B743B943B943B943B943B943B943B943B942BD423122312",
      INIT_52 => X"86998699869986998699869986998699869986998699869986998679865A7E19",
      INIT_53 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_54 => X"767A767A767A767A767A767A767A767A767A767A869986998699869986998699",
      INIT_55 => X"75F975F975F975F975F9767A767A767A767A767A767A767A767A767A767A767A",
      INIT_56 => X"32F3229122912A91098C2CD644F622902CB60A2E24B634762B733496349611CD",
      INIT_57 => X"4BB543743B743B943B943B943B943B943B943B943B943B943B942B1333133313",
      INIT_58 => X"8699869986998699869986998699869986998699869986996D986D78753853F5",
      INIT_59 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_5A => X"767A767A767A767A869986998699869986998699869986998699869986998699",
      INIT_5B => X"75F975F975F975F975F9767A767A767A767A767A767A767A767A767A767A767A",
      INIT_5C => X"1A501A502291112C112B094B3CB644B733D433D42C3533B411CE3415096C11AD",
      INIT_5D => X"337433743374337433743B943B943B9433743B941A90118D2250227122501A50",
      INIT_5E => X"8699869986998699869986998699869986998699869986995D574D3733743374",
      INIT_5F => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_60 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_61 => X"75F975F975F975F975F9767A767A767A767A767A767A767A767A767A767A767A",
      INIT_62 => X"1A2F120F1A2F114C112C43F5192C34152B3233B42B9312F0124F11CE3B94112C",
      INIT_63 => X"4517451745173B943B943B943B943B943374337422B111EE2A911A2F1A2F1A2F",
      INIT_64 => X"869986998699869986998699869986998699869986995D575D57451745174517",
      INIT_65 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_66 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_67 => X"75F975F975F975F9767A767A767A767A767A767A767A767A767A767A767A8699",
      INIT_68 => X"11AD118D094C114C112C09ED33D4114C0A4F33731AF112902290014C2311094C",
      INIT_69 => X"4517451745173B943B943B943B94331322911A2F1A2F1A0F1A501A2F11AE11AD",
      INIT_6A => X"8699869986998699869986998699869945174517451745174517451745174517",
      INIT_6B => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_6C => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_6D => X"75F975F975F975F9767A767A767A767A767A767A767A767A767A767A86998699",
      INIT_6E => X"118D114C114C112B4415112C1A6F33B412B012D012D012B01290126F112C1A2F",
      INIT_6F => X"4C154C154C153B943B9432F332F32AB21A0F1A0F1A0F19EF1A0F11CE118D118D",
      INIT_70 => X"86998699869986994C154C154C154C154C154C154C154C154C154C154C154C15",
      INIT_71 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_72 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_73 => X"75F975F975F975F9767A767A767A767A767A767A767A767A8699869986998699",
      INIT_74 => X"118D114C112B112B096C1AD0122F12B012B01A6F096C124F122F11AE118D198D",
      INIT_75 => X"4C154C15327019EF19EF11AE11AE11AE11AE118D118D118D118D118D118D118D",
      INIT_76 => X"86998699869986994C154C154C164C154BF64C154C154C154C154C154C154C15",
      INIT_77 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_78 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_79 => X"75F975F975F975F9767A767A767A767A767A767A767A86998699869986998699",
      INIT_7A => X"118D114C112B112B112C112C114C094C118D090B118D11AE11AE112C092C112B",
      INIT_7B => X"229122912A911A0F11CE118D118D118D118D118D118D118D118D118D118D118D",
      INIT_7C => X"8699869986994C154C15229122B1229122902291229122912291229122912291",
      INIT_7D => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_7E => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_7F => X"75F975F975F975F975F9767A767A767A767A767A869986998699869986998699",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bg1st_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bg1st_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \bg1st_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \bg1st_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"373737373737373737373737373737333333332F2F2F22222222222222222222",
      INIT_01 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_02 => X"1E1E2222222226262B2F2F2F2F2F333333333333333337373737373737373737",
      INIT_03 => X"3737373737373737373737373737333333332F2F2F2F22222222222222222222",
      INIT_04 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_05 => X"2222222222222222222F2F2F2F2F2F2F33333333333333373737373737373737",
      INIT_06 => X"373737373737373733333333333333332F2F2F2F222222222222222222222222",
      INIT_07 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_08 => X"222222222222222222262626262F2F2F33333333333333333737373737373737",
      INIT_09 => X"37373737373737373333333333332F2F2F2F2F2F222222222222222222222222",
      INIT_0A => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_0B => X"222222222222222222262626262B2F2F2F333333333333333737373737373737",
      INIT_0C => X"373737373F333333333333332F2F2F2F2F2F2622222222222222222222222222",
      INIT_0D => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_0E => X"222222222222222222222226262B2B2F2F2F3333333333333337373737373737",
      INIT_0F => X"33333333333333333333332F2F2F2F2F2F262622222222222222222222222222",
      INIT_10 => X"3737373737373737373737373737373737373737373737373737373737333333",
      INIT_11 => X"22222222222222222222222626262B2F2F2F2F33333333333333333737373737",
      INIT_12 => X"3333333333333333332F2F2F2F2F2F2F26262222222222222222222222222222",
      INIT_13 => X"3737373737373737373737373737373737373737373737373737373737333333",
      INIT_14 => X"222222222222222222222226262626262B2F2F2F373333333333333737373737",
      INIT_15 => X"33333333333333332F2F2F2F2F2F2F2626222222222222222222222222222222",
      INIT_16 => X"3737373737373737373737373737373737373737373737373737373737333333",
      INIT_17 => X"22222222222222222222222222262626262F2F2F2F2F2F2F2F33333333333337",
      INIT_18 => X"333333332F2F2B2F2F2F2F2F2F2F2F2622222222222222222222222222222222",
      INIT_19 => X"3337373737373737373737373737373737373737373737373737373733333333",
      INIT_1A => X"1E2222222222222222222222222626262B2F2F2F2F2F2F2F2F2F2F2F33333333",
      INIT_1B => X"332B2F2F2F2F2F2F2F2F2F2F2F26262222222222222222222222222222222222",
      INIT_1C => X"3333333337373737373737373737373737373737373733333333333333333333",
      INIT_1D => X"222222222222222222222222222626262B2F2F2B2B2F2F2F2F2F2F2F2F2F3333",
      INIT_1E => X"2F2F2F2F2F2F2F2F2F2F2B2B2626262222222222222222222222222222222222",
      INIT_1F => X"333333333333333337373737373737373737373333333333333333333333332F",
      INIT_20 => X"222222222222222222222222222226262B2F2B2B2B2F2B2F2F2F2F2F2F2F2F2F",
      INIT_21 => X"2F2F2F2F2F2F2F2B272B2B2A2622222222222222222222222222222222222222",
      INIT_22 => X"2F33333333333333333333333333333737373733333333333333333333332F2F",
      INIT_23 => X"222222222222222222222222222222262B2B272B2F2B2B2B2B2F2F2F2F2F2F2F",
      INIT_24 => X"2F2F2F2F2F2F2B2B272A26262622222222222222222222222222222222222222",
      INIT_25 => X"2F2F2F33333333333333333333333333333333333333333333333333332F2F2F",
      INIT_26 => X"222222222222222222222222222222262626262B2B2B2B2B2F2F2F2F2F2F2F2F",
      INIT_27 => X"2F2F2F2B2B2B2B2B262626262222222222222222222222222222222222222222",
      INIT_28 => X"2F2F2F2F2F2F2F2F33333333333333333333333333332F2F2F2F2F2F2F2F2B2B",
      INIT_29 => X"22222222222222222222222222222222262626262626222B2F2B2B2B2B2B2B2F",
      INIT_2A => X"27272B2B2B2B2B27262622222222222222222222222222222222222222222222",
      INIT_2B => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F33332F2F2F2F2F2F2F2F2F2F2F2F2F2B",
      INIT_2C => X"2222222222222222222222222222222222262626262626262B2B2B2B272B2B2B",
      INIT_2D => X"2B27262626262226262222222222222222222222222222222222222222222222",
      INIT_2E => X"2F2F2F2F2B2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2B2F2F2B",
      INIT_2F => X"15151515222222222222222222222222222222262626262B2B2B2B2B2B2B2B2B",
      INIT_30 => X"2B22262626262626262222222222222222222222222222222222222222222222",
      INIT_31 => X"2F2F2F2B2B2B2B2B2B2B2B2B2B2F2F2F2F2F2B2B2B2B2B2B2B2B2B272F2F2B2B",
      INIT_32 => X"15151515152222222222222222222222222222262626262B2B2B2F2B2B2B2B2B",
      INIT_33 => X"2B26262626262626262622222222222222222222222222222222222222222222",
      INIT_34 => X"2B2B2B2727272B2B2B2B2B2B2B2B2F2B2B2B2B2B2B2B2B272B2B2B2B2F2B2B2B",
      INIT_35 => X"151515151515222222222222222222222222222226262B272B2B2B22262B2B2B",
      INIT_36 => X"2B2B262626262626222622222222222222222222222222222222222222222222",
      INIT_37 => X"2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B27272B26262B2B2B",
      INIT_38 => X"151515151515151522222222222222222222222222262A272B2B262626262B2B",
      INIT_39 => X"2B27262626262626262626222222222222222222222222222222222222222222",
      INIT_3A => X"2B2B2B2B2B2727272B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B26262626262B2B2B",
      INIT_3B => X"15151515151515152222222222222222222222222226262B2B2B262626262B2B",
      INIT_3C => X"2B26262626262626262626222222222222222222222222222222222222222222",
      INIT_3D => X"2B2B2626262226262B2B2B2727272727272B2B262626222626262626222B2B2B",
      INIT_3E => X"0915151515151515151522222222222222222222222626262B22262626262B2B",
      INIT_3F => X"2626262626262622262626262222222222222222222222222222222222222222",
      INIT_40 => X"262626262626262626222222222727272A262626262626262626262626262626",
      INIT_41 => X"0909151515151515151522222222222222222222262626262626262626262626",
      INIT_42 => X"2626262622222222222626262622222222222222222222222222222222222222",
      INIT_43 => X"2626262626262626262626262626262626262626262626262626262626262626",
      INIT_44 => X"090D090909091515151522222222222222222222262626262626222226262626",
      INIT_45 => X"2626262622222222222226262622222222222222222222222222222222222222",
      INIT_46 => X"2626262626262626262626262626262626262626262626262626262626262626",
      INIT_47 => X"0909090909090909091515222222222222222222262626262226222222262626",
      INIT_48 => X"2626262622222222222226262622222222222222222222222222222222222222",
      INIT_49 => X"2626262626262626262626262626262626262626262626262626262622262626",
      INIT_4A => X"0909090909090909090915151515222222222222262626222222222222222222",
      INIT_4B => X"2626262622222222222226222222222222222222222222222222222222222222",
      INIT_4C => X"2222262626262626262626262626262626262622222222222222222222222222",
      INIT_4D => X"0909090909090909090915151515152222222222262626222222222222222222",
      INIT_4E => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_4F => X"2222222222222222222626262626262622222222222222222222222222222222",
      INIT_50 => X"0909090909090909091515151515151A1A222222262626262222222222222222",
      INIT_51 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_52 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_53 => X"05090909090909090919151515191A1A1A1A2222222222222222222222222222",
      INIT_54 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_55 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_56 => X"0909090909090909151515151515151A1A1A1A22222222222222222222222222",
      INIT_57 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_58 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_59 => X"0909090909090909091509091515151515151A22222222222222222222222222",
      INIT_5A => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_5B => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_5C => X"0909090909090909090909091515151515151516222222222222222222222222",
      INIT_5D => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_5E => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_5F => X"0909090909090909090915151515151515151516222222222222262222222222",
      INIT_60 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_61 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_62 => X"090909090909090909091515151515151E151519151515222222222222222222",
      INIT_63 => X"2222222222222222222222222222222222151E15151537151515152222222222",
      INIT_64 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_65 => X"09090909090909090909151515151515151515191615151E2222222222222222",
      INIT_66 => X"22222222222222222222222222222222111577321A1126111515151D7F152222",
      INIT_67 => X"2626222222222222222222222222222222222222222222222222222222222222",
      INIT_68 => X"09090909090909090909090915151515191515151615151A1A22262222222222",
      INIT_69 => X"222222222222222222222222222222221115771D152A1511151511672E112222",
      INIT_6A => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_6B => X"09090909090909090909090909151515151515151919191A1A1A1A2222222222",
      INIT_6C => X"222222222222222222222222222222225F4667113E117F15151D097F15092222",
      INIT_6D => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_6E => X"0909090909090909090909090909091515151515151915191A1A1A1A22222222",
      INIT_6F => X"222222222222222222222222222222152E25771111116F251573097B11092222",
      INIT_70 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_71 => X"0909090909090909090909090909091115151515151115151A1A1A1A1A222222",
      INIT_72 => X"22222222222222222222222222151515196F5E15110D157B156B097609097A0D",
      INIT_73 => X"2222222222222222222622222222222222222222222222222222222222222222",
      INIT_74 => X"090909090909090909090909090909091515151515151515151A1A1A1A1A2222",
      INIT_75 => X"22222222222222222222222222197719156611770D11116A151D15620D5A210D",
      INIT_76 => X"2222222222222222222226222222222222222222222222222222222222222222",
      INIT_77 => X"090909090909090909090909090909090915151515151515151A1515151A1A1A",
      INIT_78 => X"222222222222222222222222151521621562111109091115150D7A110D660D0D",
      INIT_79 => X"1A22222222222222222222222222222222222222222222222222222222222222",
      INIT_7A => X"09090909090909090909090909090909090909090915111515151515151A1A1A",
      INIT_7B => X"2222222222222222222222151515155241192109090919114A761109250D0D0D",
      INIT_7C => X"1A1E1E2222222222222222222222222222222222222222222222222222222222",
      INIT_7D => X"090909090909090909090909090909090909090909151515151515151515151A",
      INIT_7E => X"222222262626262626222215152115666E055A0909096615150D0D0D760D0D0D",
      INIT_7F => X"19151A2222222222222222222222222222222222222222222222222222222222",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg1st_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bg1st_blk_mem_gen_prim_width;

architecture STRUCTURE of bg1st_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.bg1st_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bg1st_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bg1st_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \bg1st_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \bg1st_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\bg1st_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bg1st_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bg1st_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \bg1st_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \bg1st_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\bg1st_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg1st_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bg1st_blk_mem_gen_generic_cstr;

architecture STRUCTURE of bg1st_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.bg1st_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_6\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(1 downto 0) => addra(12 downto 11),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.bg1st_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\bg1st_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\bg1st_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[0].ram.r_n_9\,
      clka => clka,
      dina(6 downto 0) => dina(15 downto 9),
      \douta[15]\(6) => \ramloop[2].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[2].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[2].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[2].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[2].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[2].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[2].ram.r_n_6\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg1st_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bg1st_blk_mem_gen_top;

architecture STRUCTURE of bg1st_blk_mem_gen_top is
begin
\valid.cstr\: entity work.bg1st_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg1st_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bg1st_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of bg1st_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.bg1st_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg1st_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of bg1st_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of bg1st_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of bg1st_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of bg1st_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of bg1st_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of bg1st_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of bg1st_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of bg1st_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of bg1st_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of bg1st_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of bg1st_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of bg1st_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of bg1st_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of bg1st_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of bg1st_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of bg1st_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of bg1st_blk_mem_gen_v8_4_1 : entity is "bg1st.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of bg1st_blk_mem_gen_v8_4_1 : entity is "bg1st.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of bg1st_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of bg1st_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of bg1st_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of bg1st_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of bg1st_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of bg1st_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of bg1st_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of bg1st_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of bg1st_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of bg1st_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of bg1st_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of bg1st_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of bg1st_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of bg1st_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of bg1st_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of bg1st_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of bg1st_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of bg1st_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of bg1st_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bg1st_blk_mem_gen_v8_4_1 : entity is "yes";
end bg1st_blk_mem_gen_v8_4_1;

architecture STRUCTURE of bg1st_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.bg1st_blk_mem_gen_v8_4_1_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg1st is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bg1st : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bg1st : entity is "bg1st,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bg1st : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of bg1st : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end bg1st;

architecture STRUCTURE of bg1st is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "bg1st.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "bg1st.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.bg1st_blk_mem_gen_v8_4_1
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
