{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 12:14:36 2022 " "Info: Processing started: Sat Nov 12 12:14:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio_digital -c relogio_digital --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off relogio_digital -c relogio_digital --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio_digital.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file relogio_digital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio_digital-arch " "Info: Found design unit 1: relogio_digital-arch" {  } { { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 relogio_digital " "Info: Found entity 1: relogio_digital" {  } { { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_FF-arch " "Info: Found design unit 1: JK_FF-arch" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 JK_FF " "Info: Found entity 1: JK_FF" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "decodificador_bcd.vhd " "Warning: Can't analyze file -- file decodificador_bcd.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "cont_segundos.vhd " "Warning: Can't analyze file -- file cont_segundos.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cont_mod6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_mod6-arch " "Info: Found design unit 1: cont_mod6-arch" {  } { { "cont_mod6.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/cont_mod6.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cont_mod6 " "Info: Found entity 1: cont_mod6" {  } { { "cont_mod6.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/cont_mod6.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio_digital " "Info: Elaborating entity \"relogio_digital\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cont_mod10.vhd 2 1 " "Warning: Using design file cont_mod10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_mod10-arch " "Info: Found design unit 1: cont_mod10-arch" {  } { { "cont_mod10.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/cont_mod10.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cont_mod10 " "Info: Found entity 1: cont_mod10" {  } { { "cont_mod10.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/cont_mod10.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_mod10 cont_mod10:contador_segundos0 " "Info: Elaborating entity \"cont_mod10\" for hierarchy \"cont_mod10:contador_segundos0\"" {  } { { "relogio_digital.vhd" "contador_segundos0" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_FF cont_mod10:contador_segundos0\|JK_FF:FFS0 " "Info: Elaborating entity \"JK_FF\" for hierarchy \"cont_mod10:contador_segundos0\|JK_FF:FFS0\"" {  } { { "cont_mod10.vhd" "FFS0" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/cont_mod10.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLEAR JK_FF.vhd(15) " "Warning (10492): VHDL Process Statement warning at JK_FF.vhd(15): signal \"CLEAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_mod6 cont_mod6:contador_segundos1 " "Info: Elaborating entity \"cont_mod6\" for hierarchy \"cont_mod6:contador_segundos1\"" {  } { { "relogio_digital.vhd" "contador_segundos1" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 12:14:37 2022 " "Info: Processing ended: Sat Nov 12 12:14:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 12:14:38 2022 " "Info: Processing started: Sat Nov 12 12:14:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off relogio_digital -c relogio_digital " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off relogio_digital -c relogio_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vwf " "Info: Using vector source file \"D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|relogio_digital\|cont_mod10:contador_segundos0\|JK_FF:FFS0\|AUX 10.0 us " "Warning: Found clock-sensitive change during active clock edge at time 10.0 us on register \"\|relogio_digital\|cont_mod10:contador_segundos0\|JK_FF:FFS0\|AUX\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|relogio_digital\|cont_mod6:contador_segundos1\|JK_FF:FFM1\|AUX 10.0 us " "Warning: Found clock-sensitive change during active clock edge at time 10.0 us on register \"\|relogio_digital\|cont_mod6:contador_segundos1\|JK_FF:FFM1\|AUX\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|relogio_digital\|cont_mod6:contador_segundos1\|JK_FF:FFM0\|AUX 10.0 us " "Warning: Found clock-sensitive change during active clock edge at time 10.0 us on register \"\|relogio_digital\|cont_mod6:contador_segundos1\|JK_FF:FFM0\|AUX\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     96.83 % " "Info: Simulation coverage is      96.83 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "14380 " "Info: Number of transitions in simulation is 14380" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 3 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 12:14:39 2022 " "Info: Processing ended: Sat Nov 12 12:14:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Compile & Simulate 0 s 7 s " "Info: Quartus II Compile & Simulate was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
