
---------- Begin Simulation Statistics ----------
final_tick                                   42732000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81555                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712120                       # Number of bytes of host memory used
host_op_rate                                    92852                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.12                       # Real time elapsed on the host
host_tick_rate                              346075709                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10056                       # Number of instructions simulated
sim_ops                                         11462                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000043                       # Number of seconds simulated
sim_ticks                                    42732000                       # Number of ticks simulated
system.cpu.committedInsts                       10056                       # Number of instructions committed
system.cpu.committedOps                         11462                       # Number of ops (including micro ops) committed
system.cpu.cpi                               8.498807                       # CPI: cycles per instruction
system.cpu.discardedOps                          1885                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           67066                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.117664                       # IPC: instructions per cycle
system.cpu.numCycles                            85464                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7955     69.40%     69.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                     70      0.61%     70.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1732     15.11%     85.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1705     14.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    11462                       # Class of committed instruction
system.cpu.tickCycles                           18398                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           86                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           633                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3402                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2244                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               560                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1597                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     673                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             42.141515                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     281                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             178                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 40                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              138                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           68                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         3352                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3352                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3368                       # number of overall hits
system.cpu.dcache.overall_hits::total            3368                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          206                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            206                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          219                       # number of overall misses
system.cpu.dcache.overall_misses::total           219                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     16550500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16550500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     16550500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16550500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3558                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3558                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3587                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3587                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057898                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057898                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061054                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061054                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80342.233010                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80342.233010                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75573.059361                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75573.059361                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           53                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12177000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12177000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12914000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12914000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.043002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.044884                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044884                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79588.235294                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79588.235294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80211.180124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80211.180124                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1819                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1819                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6953000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6953000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79011.363636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79011.363636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6429500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6429500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.043524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.043524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77463.855422                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77463.855422                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1533                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1533                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9597500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9597500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1651                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1651                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.071472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.071472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81334.745763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81334.745763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5747500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5747500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042399                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042399                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82107.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82107.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.448276                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.448276                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       737000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       737000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.275862                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.275862                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       170000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       170000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        85000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        85000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     42732000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            96.339513                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3565                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.871166                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    96.339513                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.094082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.094082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.159180                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7409                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7409                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     42732000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     42732000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     42732000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions                9933                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2348                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1339                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         3440                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3440                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3440                       # number of overall hits
system.cpu.icache.overall_hits::total            3440                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          402                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            402                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          402                       # number of overall misses
system.cpu.icache.overall_misses::total           402                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     30406000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30406000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30406000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30406000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3842                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3842                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3842                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3842                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.104633                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.104633                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.104633                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.104633                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75636.815920                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75636.815920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75636.815920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75636.815920                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           68                       # number of writebacks
system.cpu.icache.writebacks::total                68                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          402                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          402                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30004000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30004000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.104633                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.104633                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.104633                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.104633                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74636.815920                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74636.815920                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74636.815920                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74636.815920                       # average overall mshr miss latency
system.cpu.icache.replacements                     68                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3440                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3440                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          402                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           402                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3842                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3842                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.104633                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.104633                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75636.815920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75636.815920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          402                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30004000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30004000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.104633                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.104633                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74636.815920                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74636.815920                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     42732000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           184.035340                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3842                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               402                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.557214                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   184.035340                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.359444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.359444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8086                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8086                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     42732000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     42732000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     42732000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     42732000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                     10056                       # Number of Instructions committed
system.cpu.thread0.numOps                       11462                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000018536000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1723                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                106                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         565                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         66                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1130                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      132                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1130                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  132                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     159.142857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     89.471248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.346046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             2     28.57%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             4     57.14%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.142857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.377964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6     85.71%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   36160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    846.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      42662500                       # Total gap between requests
system.mem_ctrls.avgGap                      67610.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        10368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         3616                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 594589534.774875998497                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 242628475.147430509329                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84620424.974258169532                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          804                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          326                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          132                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     31849500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     14687000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks    503283500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     39613.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     45052.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3812753.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        10432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         36160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          402                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            565                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    602078068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    244126182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        846204250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    602078068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    602078068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    602078068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    244126182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       846204250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1118                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 113                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           41                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                21381500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               8385000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           46536500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19124.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           41624.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 897                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 86                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           76.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   159.336100                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   124.099377                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   125.592293                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::64-127          103     42.74%     42.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-191           57     23.65%     66.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::192-255           31     12.86%     79.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-319           14      5.81%     85.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::320-383           14      5.81%     90.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-447            3      1.24%     92.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::448-511            6      2.49%     94.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-575           13      5.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 35776                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               3616                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              837.218010                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.620425                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                  4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   21.61                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               19.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     42732000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    754399.632000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    258248.659200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1920350.140800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  174254.136000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 277741.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1717406.712000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 13000.680000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  5115401.760000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   119.708924                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE         1500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     41430500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     42732000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                495                       # Transaction distribution
system.membus.trans_dist::WritebackClean           68                       # Transaction distribution
system.membus.trans_dist::ReadExReq                70                       # Transaction distribution
system.membus.trans_dist::ReadExResp               70                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            402                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            93                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port          872                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          326                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1198                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        30080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        10432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   40512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               565                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.035398                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.184948                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     545     96.46%     96.46% # Request fanout histogram
system.membus.snoop_fanout::1                      20      3.54%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 565                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     42732000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              996500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2017500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy             825000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
