# src.yml - hammer source file config

# List of all Verilog source files to include in this build.
synthesis.inputs.input_files: [
  

  # Top level sources
  "v/arithmetic_encoder.v",
  "v/entropy_encoder.v",
  # TODO: add GCD module path here!
  "v/carry_propagation.v",
  "v/control_unit.v",
  "v/final_bits_generator.v",
  "v/luts.v",
  "v/LZC.v",
  "v/stage_1.v",
  "v/stage_2.v",
  "v/stage_3.v",
  "v/stage_4.v",
  "v/top_registers_control.v"
]
synthesis.inputs.input_files_meta: [append, subst]

# Add synthesis input files to simulation inputs (Only for RTL sim)
sim.inputs.input_files: synthesis.inputs.input_files
sim.inputs.input_files_meta: [crossref, subst]

