Protel Design System Design Rule Check
PCB File : C:\Users\Manuel Mollon\Dropbox\ASSD\TP3\ASSD-TP3\Placa_ADA\ADA.PcbDoc
Date     : 04/06/2019
Time     : 7:13:06 PM

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.6mm) (Max=0.9mm) (Preferred=0.8mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad ADC_integrado-24(61.849mm,69.85mm) on Multi-Layer And Via (60.058mm,70.795mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad Latch_leds-2(137.559mm,106.985mm) on Multi-Layer And Via (138.049mm,105.029mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.178mm] / [Bottom Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad OE_PulldownADC_R1-2(213.614mm,108.331mm) on Multi-Layer And Via (213.233mm,106.299mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.229mm] / [Bottom Solder] Mask Sliver [0.229mm]
Rule Violations :3

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (101.219mm,120.269mm) on Top Overlay And Pad C9-1(101.219mm,120.269mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (101.219mm,125.349mm) on Top Overlay And Pad C9-2(101.219mm,125.349mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Arc (106.299mm,143.383mm) on Top Overlay And Pad R3-3(104.775mm,142.113mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (158.641mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON8-1(158.641mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (158.641mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON8-1(158.641mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (164.61mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON7-1(164.61mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (164.61mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON7-1(164.61mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (170.579mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON6-1(170.579mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (170.579mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON6-1(170.579mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (176.548mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON5-1(176.548mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (176.548mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON5-1(176.548mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (182.517mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON4-1(182.517mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (182.517mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON4-1(182.517mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (188.486mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON3-1(188.486mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (188.486mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON3-1(188.486mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (193.675mm,86.868mm) on Top Overlay And Pad Ccoup2-S&H-1(193.675mm,86.868mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (193.675mm,91.948mm) on Top Overlay And Pad Ccoup2-S&H-2(193.675mm,91.948mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Arc (193.802mm,61.087mm) on Top Overlay And Pad PresetVrefDAC_ADC-3(195.326mm,62.357mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (194.455mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON2-1(194.455mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (194.455mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON2-1(194.455mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Arc (195.326mm,83.058mm) on Top Overlay And Pad RVar-S&H-3(193.802mm,81.788mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (197.485mm,90.297mm) on Top Overlay And Pad Ccoup1-S&H-2(197.485mm,90.297mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (197.485mm,95.377mm) on Top Overlay And Pad Ccoup1-S&H-1(197.485mm,95.377mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (200.424mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON1-1(200.424mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (200.424mm,120.523mm) on Top Overlay And Pad JOHN_LEDNON1-1(200.424mm,121.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (212.217mm,89.154mm) on Top Overlay And Pad Ch-S&H-1(212.217mm,89.154mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (212.217mm,94.234mm) on Top Overlay And Pad Ch-S&H-2(212.217mm,94.234mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (224.917mm,83.566mm) on Top Overlay And Pad C3-F2-1(224.917mm,83.566mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (224.917mm,88.646mm) on Top Overlay And Pad C3-F2-2(224.917mm,88.646mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (225.044mm,71.882mm) on Top Overlay And Pad C6-F2-1(225.044mm,71.882mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (225.044mm,76.962mm) on Top Overlay And Pad C6-F2-2(225.044mm,76.962mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (228.092mm,80.264mm) on Top Overlay And Pad C7-F2-1(228.092mm,80.264mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (228.092mm,84.074mm) on Top Overlay And Pad C5-F2-1(228.092mm,84.074mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (228.219mm,93.345mm) on Top Overlay And Pad Ccoup-F2b-2(228.219mm,93.345mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (228.473mm,89.027mm) on Top Overlay And Pad C4-F2-2(228.473mm,89.027mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (228.6mm,101.473mm) on Top Overlay And Pad Ccoupvcc7-1(228.6mm,101.473mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (229.743mm,72.009mm) on Top Overlay And Pad Ccoup-F2a-1(229.743mm,72.009mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (229.743mm,77.089mm) on Top Overlay And Pad Ccoup-F2a-2(229.743mm,77.089mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (233.172mm,80.264mm) on Top Overlay And Pad C7-F2-2(233.172mm,80.264mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (233.172mm,84.074mm) on Top Overlay And Pad C5-F2-2(233.172mm,84.074mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (233.299mm,93.345mm) on Top Overlay And Pad Ccoup-F2b-1(233.299mm,93.345mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (233.553mm,89.027mm) on Top Overlay And Pad C4-F2-1(233.553mm,89.027mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (233.68mm,101.473mm) on Top Overlay And Pad Ccoupvcc7-2(233.68mm,101.473mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (234.315mm,71.882mm) on Top Overlay And Pad C8-F2-1(234.315mm,71.882mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (234.315mm,76.962mm) on Top Overlay And Pad C8-F2-2(234.315mm,76.962mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (235.712mm,114.681mm) on Top Overlay And Pad Ccoupvcc3-1(235.712mm,114.681mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (235.712mm,119.761mm) on Top Overlay And Pad Ccoupvcc3-2(235.712mm,119.761mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (236.952mm,102.997mm) on Top Overlay And Pad filtro2-1(238.252mm,102.997mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (236.982mm,93.091mm) on Top Overlay And Pad C2-F2-2(236.982mm,93.091mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (236.982mm,98.171mm) on Top Overlay And Pad C2-F2-1(236.982mm,98.171mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (238.76mm,68.199mm) on Top Overlay And Pad C9-F2-2(238.76mm,68.199mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (238.76mm,72.009mm) on Top Overlay And Pad C10-F2-1(238.76mm,72.009mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (239.903mm,114.681mm) on Top Overlay And Pad C_decouop_adc_chip-2(239.903mm,114.681mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (239.903mm,119.761mm) on Top Overlay And Pad C_decouop_adc_chip-1(239.903mm,119.761mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (240.665mm,95.377mm) on Top Overlay And Pad C1-F2-2(240.665mm,95.377mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (243.84mm,68.199mm) on Top Overlay And Pad C9-F2-1(243.84mm,68.199mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (243.84mm,72.009mm) on Top Overlay And Pad C10-F2-2(243.84mm,72.009mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (245.745mm,95.377mm) on Top Overlay And Pad C1-F2-1(245.745mm,95.377mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (61.214mm,105.537mm) on Top Overlay And Pad Ccoupvcc5-2(61.214mm,105.537mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (61.214mm,110.617mm) on Top Overlay And Pad Ccoupvcc5-1(61.214mm,110.617mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (66.929mm,113.157mm) on Top Overlay And Pad Ccoupvcc1-1(66.929mm,113.157mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (66.929mm,118.237mm) on Top Overlay And Pad Ccoupvcc1-2(66.929mm,118.237mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (73.787mm,108.077mm) on Top Overlay And Pad Ccoup2-Filter-2(73.787mm,108.077mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (73.787mm,113.157mm) on Top Overlay And Pad Ccoup2-Filter-1(73.787mm,113.157mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (74.041mm,120.142mm) on Top Overlay And Pad C1-2(74.041mm,120.142mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (74.041mm,125.222mm) on Top Overlay And Pad C1-1(74.041mm,125.222mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (74.168mm,116.459mm) on Top Overlay And Pad C2-1(74.168mm,116.459mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (79.248mm,108.331mm) on Top Overlay And Pad C4-1(79.248mm,108.331mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (79.248mm,113.411mm) on Top Overlay And Pad C4-2(79.248mm,113.411mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (79.248mm,116.459mm) on Top Overlay And Pad C2-2(79.248mm,116.459mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Arc (80.264mm,130.399mm) on Top Overlay And Pad U1-1(80.264mm,131.699mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (82.804mm,108.204mm) on Top Overlay And Pad C3-1(82.804mm,108.204mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (82.804mm,113.284mm) on Top Overlay And Pad C3-2(82.804mm,113.284mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (84.074mm,104.648mm) on Top Overlay And Pad C6-1(84.074mm,104.648mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (86.487mm,108.204mm) on Top Overlay And Pad C5-1(86.487mm,108.204mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (86.487mm,113.284mm) on Top Overlay And Pad C5-2(86.487mm,113.284mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (89.154mm,104.648mm) on Top Overlay And Pad C6-2(89.154mm,104.648mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (90.297mm,108.077mm) on Top Overlay And Pad C7-1(90.297mm,108.077mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (90.297mm,113.157mm) on Top Overlay And Pad C7-2(90.297mm,113.157mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (92.583mm,116.205mm) on Top Overlay And Pad C8-2(92.583mm,116.205mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (94.488mm,106.807mm) on Top Overlay And Pad Ccoup1-Filter-2(94.488mm,106.807mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (94.488mm,111.887mm) on Top Overlay And Pad Ccoup1-Filter-1(94.488mm,111.887mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (97.409mm,120.269mm) on Top Overlay And Pad C10-2(97.409mm,120.269mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (97.409mm,125.349mm) on Top Overlay And Pad C10-1(97.409mm,125.349mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (97.663mm,116.205mm) on Top Overlay And Pad C8-1(97.663mm,116.205mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad +VrefDAC_ADC_R1-1(189.611mm,68.961mm) on Multi-Layer And Track (188.849mm,67.691mm)(190.373mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad +VrefDAC_ADC_R1-1(189.611mm,68.961mm) on Multi-Layer And Track (189.611mm,67.691mm)(189.611mm,67.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad +VrefDAC_ADC_R1-2(189.611mm,61.341mm) on Multi-Layer And Text "Jumper_FPGA/Integrado" (161.061mm,60.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad +VrefDAC_ADC_R1-2(189.611mm,61.341mm) on Multi-Layer And Track (188.849mm,62.611mm)(189.611mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad +VrefDAC_ADC_R1-2(189.611mm,61.341mm) on Multi-Layer And Track (189.611mm,62.382mm)(189.611mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad +VrefDAC_ADC_R1-2(189.611mm,61.341mm) on Multi-Layer And Track (189.611mm,62.611mm)(190.373mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad ADA_Opamp-1(228.727mm,134.874mm) on Multi-Layer And Track (229.887mm,125.914mm)(229.887mm,136.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad ADA_Opamp-2(228.727mm,132.334mm) on Multi-Layer And Track (229.887mm,125.914mm)(229.887mm,136.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad ADA_Opamp-3(228.727mm,129.794mm) on Multi-Layer And Track (229.887mm,125.914mm)(229.887mm,136.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADA_Opamp-4(228.727mm,127.254mm) on Multi-Layer And Text "DAC_ADA_R4" (224.841mm,125.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad ADA_Opamp-4(228.727mm,127.254mm) on Multi-Layer And Track (229.887mm,125.914mm)(229.887mm,136.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ADA_Opamp-5(236.347mm,127.254mm) on Multi-Layer And Text "DAC_ADA_R4" (224.841mm,125.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad ADA_Opamp-5(236.347mm,127.254mm) on Multi-Layer And Track (235.187mm,125.914mm)(235.187mm,136.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad ADA_Opamp-6(236.347mm,129.794mm) on Multi-Layer And Track (235.187mm,125.914mm)(235.187mm,136.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad ADA_Opamp-7(236.347mm,132.334mm) on Multi-Layer And Track (235.187mm,125.914mm)(235.187mm,136.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad ADA_Opamp-8(236.347mm,134.874mm) on Multi-Layer And Track (235.187mm,125.914mm)(235.187mm,136.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad ADC_integrado-1(77.089mm,59.69mm) on Multi-Layer And Track (76.327mm,57.785mm)(76.327mm,58.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad ADC_integrado-14(77.089mm,92.71mm) on Multi-Layer And Track (76.327mm,93.777mm)(76.327mm,94.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad ADC_integrado-15(61.849mm,92.71mm) on Multi-Layer And Track (62.611mm,93.777mm)(62.611mm,94.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad ADC_integrado-28(61.849mm,59.69mm) on Multi-Layer And Track (62.611mm,57.785mm)(62.611mm,58.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AlimentacionFPGA-1(66.802mm,124.46mm) on Multi-Layer And Track (65.532mm,120.65mm)(65.532mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AlimentacionFPGA-1(66.802mm,124.46mm) on Multi-Layer And Track (65.532mm,123.19mm)(68.072mm,123.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AlimentacionFPGA-1(66.802mm,124.46mm) on Multi-Layer And Track (65.532mm,125.73mm)(68.072mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AlimentacionFPGA-1(66.802mm,124.46mm) on Multi-Layer And Track (68.072mm,120.65mm)(68.072mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad AlimentacionFPGA-2(66.802mm,121.92mm) on Multi-Layer And Text "Ccoupvcc1" (65.824mm,120.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad AlimentacionFPGA-2(66.802mm,121.92mm) on Multi-Layer And Track (65.532mm,120.65mm)(65.532mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad AlimentacionFPGA-2(66.802mm,121.92mm) on Multi-Layer And Track (65.532mm,120.65mm)(68.072mm,120.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad AlimentacionFPGA-2(66.802mm,121.92mm) on Multi-Layer And Track (65.532mm,123.19mm)(68.072mm,123.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad AlimentacionFPGA-2(66.802mm,121.92mm) on Multi-Layer And Track (68.072mm,120.65mm)(68.072mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BUFFER_ADC2-1(201.549mm,61.468mm) on Multi-Layer And Text "Divisor10V_ADC_R2" (201.6mm,59.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad BUFFER_ADC2-1(201.549mm,61.468mm) on Multi-Layer And Track (200.209mm,62.628mm)(210.509mm,62.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BUFFER_ADC2-2(204.089mm,61.468mm) on Multi-Layer And Text "Divisor10V_ADC_R2" (201.6mm,59.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad BUFFER_ADC2-2(204.089mm,61.468mm) on Multi-Layer And Track (200.209mm,62.628mm)(210.509mm,62.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BUFFER_ADC2-3(206.629mm,61.468mm) on Multi-Layer And Text "Divisor10V_ADC_R2" (201.6mm,59.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad BUFFER_ADC2-3(206.629mm,61.468mm) on Multi-Layer And Track (200.209mm,62.628mm)(210.509mm,62.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad BUFFER_ADC2-4(209.169mm,61.468mm) on Multi-Layer And Text "Divisor10V_ADC_R2" (201.6mm,59.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad BUFFER_ADC2-4(209.169mm,61.468mm) on Multi-Layer And Track (200.209mm,62.628mm)(210.509mm,62.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad BUFFER_ADC2-5(209.169mm,69.088mm) on Multi-Layer And Track (200.209mm,67.928mm)(210.509mm,67.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad BUFFER_ADC2-6(206.629mm,69.088mm) on Multi-Layer And Track (200.209mm,67.928mm)(210.509mm,67.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad BUFFER_ADC2-7(204.089mm,69.088mm) on Multi-Layer And Track (200.209mm,67.928mm)(210.509mm,67.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad BUFFER_ADC2-8(201.549mm,69.088mm) on Multi-Layer And Track (200.209mm,67.928mm)(210.509mm,67.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C_comp_DAC-1(208.026mm,78.232mm) on Multi-Layer And Text "R1-S&H" (198.679mm,75.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad C_comp_DAC-2(200.406mm,78.232mm) on Multi-Layer And Text "R1-S&H" (198.679mm,75.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C_decouop_adc_chip-1(239.903mm,119.761mm) on Multi-Layer And Track (238.633mm,114.681mm)(238.633mm,119.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C_decouop_adc_chip-1(239.903mm,119.761mm) on Multi-Layer And Track (241.173mm,114.681mm)(241.173mm,119.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C_decouop_adc_chip-2(239.903mm,114.681mm) on Multi-Layer And Text "filtro2" (236.957mm,112.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C_decouop_adc_chip-2(239.903mm,114.681mm) on Multi-Layer And Track (238.633mm,114.681mm)(238.633mm,119.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C_decouop_adc_chip-2(239.903mm,114.681mm) on Multi-Layer And Track (241.173mm,114.681mm)(241.173mm,119.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad C_decoupComp-1(208.153mm,83.058mm) on Multi-Layer And Text "C_comp_DAC" (198.653mm,81.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad C_decoupComp-2(200.533mm,83.058mm) on Multi-Layer And Text "C_comp_DAC" (198.653mm,81.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C_decoupDACBuffer-2(214.122mm,72.898mm) on Multi-Layer And Text "BUFFER_ADC2" (200.355mm,70.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C_decoupDACBuffer-2(214.122mm,72.898mm) on Multi-Layer And Text "PresetVrefDAC_ADC" (192.888mm,70.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C10-1(97.409mm,125.349mm) on Multi-Layer And Track (96.139mm,120.269mm)(96.139mm,125.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C10-1(97.409mm,125.349mm) on Multi-Layer And Track (98.679mm,120.269mm)(98.679mm,125.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C10-2(97.409mm,120.269mm) on Multi-Layer And Track (96.139mm,120.269mm)(96.139mm,125.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C10-2(97.409mm,120.269mm) on Multi-Layer And Track (98.679mm,120.269mm)(98.679mm,125.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C10-F2-1(238.76mm,72.009mm) on Multi-Layer And Track (238.76mm,70.739mm)(243.84mm,70.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C10-F2-1(238.76mm,72.009mm) on Multi-Layer And Track (238.76mm,73.279mm)(243.84mm,73.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C10-F2-2(243.84mm,72.009mm) on Multi-Layer And Track (238.76mm,70.739mm)(243.84mm,70.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C10-F2-2(243.84mm,72.009mm) on Multi-Layer And Track (238.76mm,73.279mm)(243.84mm,73.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C1-1(74.041mm,125.222mm) on Multi-Layer And Track (72.771mm,120.142mm)(72.771mm,125.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C1-1(74.041mm,125.222mm) on Multi-Layer And Track (75.311mm,120.142mm)(75.311mm,125.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(74.041mm,120.142mm) on Multi-Layer And Text "C2" (73.05mm,118.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C1-2(74.041mm,120.142mm) on Multi-Layer And Text "Ccoupvcc1" (65.824mm,120.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C1-2(74.041mm,120.142mm) on Multi-Layer And Track (72.771mm,120.142mm)(72.771mm,125.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C1-2(74.041mm,120.142mm) on Multi-Layer And Track (75.311mm,120.142mm)(75.311mm,125.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C1-F2-1(245.745mm,95.377mm) on Multi-Layer And Track (240.665mm,94.107mm)(245.745mm,94.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C1-F2-1(245.745mm,95.377mm) on Multi-Layer And Track (240.665mm,96.647mm)(245.745mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-F2-2(240.665mm,95.377mm) on Multi-Layer And Text "Ccoup-F2b" (227.101mm,95.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C1-F2-2(240.665mm,95.377mm) on Multi-Layer And Track (240.665mm,94.107mm)(245.745mm,94.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C1-F2-2(240.665mm,95.377mm) on Multi-Layer And Track (240.665mm,96.647mm)(245.745mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-1(74.168mm,116.459mm) on Multi-Layer And Text "Ccoup2-Filter" (72.669mm,115.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C2-1(74.168mm,116.459mm) on Multi-Layer And Track (74.168mm,115.189mm)(79.248mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C2-1(74.168mm,116.459mm) on Multi-Layer And Track (74.168mm,117.729mm)(79.248mm,117.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-2(79.248mm,116.459mm) on Multi-Layer And Text "C4" (78.13mm,115.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.018mm < 0.254mm) Between Pad C2-2(79.248mm,116.459mm) on Multi-Layer And Text "Ccoup2-Filter" (72.669mm,115.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.018mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C2-2(79.248mm,116.459mm) on Multi-Layer And Track (74.168mm,115.189mm)(79.248mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C2-2(79.248mm,116.459mm) on Multi-Layer And Track (74.168mm,117.729mm)(79.248mm,117.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-F2-1(236.982mm,98.171mm) on Multi-Layer And Text "Ccoup-F2b" (227.101mm,95.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C2-F2-1(236.982mm,98.171mm) on Multi-Layer And Track (235.712mm,93.091mm)(235.712mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C2-F2-1(236.982mm,98.171mm) on Multi-Layer And Track (238.252mm,93.091mm)(238.252mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad C2-F2-2(236.982mm,93.091mm) on Multi-Layer And Text "fcSelector-F2" (236.779mm,92.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C2-F2-2(236.982mm,93.091mm) on Multi-Layer And Track (235.712mm,93.091mm)(235.712mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C2-F2-2(236.982mm,93.091mm) on Multi-Layer And Track (238.252mm,93.091mm)(238.252mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C3-1(82.804mm,108.204mm) on Multi-Layer And Track (81.534mm,108.204mm)(81.534mm,113.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C3-1(82.804mm,108.204mm) on Multi-Layer And Track (84.074mm,108.204mm)(84.074mm,113.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C3-2(82.804mm,113.284mm) on Multi-Layer And Track (81.534mm,108.204mm)(81.534mm,113.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C3-2(82.804mm,113.284mm) on Multi-Layer And Track (84.074mm,108.204mm)(84.074mm,113.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C3-F2-1(224.917mm,83.566mm) on Multi-Layer And Track (223.647mm,83.566mm)(223.647mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C3-F2-1(224.917mm,83.566mm) on Multi-Layer And Track (226.187mm,83.566mm)(226.187mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C3-F2-2(224.917mm,88.646mm) on Multi-Layer And Track (223.647mm,83.566mm)(223.647mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C3-F2-2(224.917mm,88.646mm) on Multi-Layer And Track (226.187mm,83.566mm)(226.187mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C4-1(79.248mm,108.331mm) on Multi-Layer And Track (77.978mm,108.331mm)(77.978mm,113.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C4-1(79.248mm,108.331mm) on Multi-Layer And Track (80.518mm,108.331mm)(80.518mm,113.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C4-2(79.248mm,113.411mm) on Multi-Layer And Track (77.978mm,108.331mm)(77.978mm,113.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C4-2(79.248mm,113.411mm) on Multi-Layer And Track (80.518mm,108.331mm)(80.518mm,113.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad C4-F2-1(233.553mm,89.027mm) on Multi-Layer And Text "C5-F2" (226.974mm,86.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C4-F2-1(233.553mm,89.027mm) on Multi-Layer And Track (228.473mm,87.757mm)(233.553mm,87.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C4-F2-1(233.553mm,89.027mm) on Multi-Layer And Track (228.473mm,90.297mm)(233.553mm,90.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C4-F2-2(228.473mm,89.027mm) on Multi-Layer And Text "C5-F2" (226.974mm,86.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C4-F2-2(228.473mm,89.027mm) on Multi-Layer And Track (228.473mm,87.757mm)(233.553mm,87.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C4-F2-2(228.473mm,89.027mm) on Multi-Layer And Track (228.473mm,90.297mm)(233.553mm,90.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C5-1(86.487mm,108.204mm) on Multi-Layer And Track (85.217mm,108.204mm)(85.217mm,113.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C5-1(86.487mm,108.204mm) on Multi-Layer And Track (87.757mm,108.204mm)(87.757mm,113.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C5-2(86.487mm,113.284mm) on Multi-Layer And Track (85.217mm,108.204mm)(85.217mm,113.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C5-2(86.487mm,113.284mm) on Multi-Layer And Track (87.757mm,108.204mm)(87.757mm,113.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-F2-1(228.092mm,84.074mm) on Multi-Layer And Text "C7-F2" (226.974mm,82.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C5-F2-1(228.092mm,84.074mm) on Multi-Layer And Track (228.092mm,82.804mm)(233.172mm,82.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C5-F2-1(228.092mm,84.074mm) on Multi-Layer And Track (228.092mm,85.344mm)(233.172mm,85.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-F2-2(233.172mm,84.074mm) on Multi-Layer And Text "C7-F2" (226.974mm,82.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C5-F2-2(233.172mm,84.074mm) on Multi-Layer And Track (228.092mm,82.804mm)(233.172mm,82.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C5-F2-2(233.172mm,84.074mm) on Multi-Layer And Track (228.092mm,85.344mm)(233.172mm,85.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad C6-1(84.074mm,104.648mm) on Multi-Layer And Text "C3" (83.058mm,102.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C6-1(84.074mm,104.648mm) on Multi-Layer And Track (84.074mm,103.378mm)(89.154mm,103.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C6-1(84.074mm,104.648mm) on Multi-Layer And Track (84.074mm,105.918mm)(89.154mm,105.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad C6-2(89.154mm,104.648mm) on Multi-Layer And Text "C7" (90.678mm,102.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C6-2(89.154mm,104.648mm) on Multi-Layer And Track (84.074mm,103.378mm)(89.154mm,103.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C6-2(89.154mm,104.648mm) on Multi-Layer And Track (84.074mm,105.918mm)(89.154mm,105.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C6-F2-1(225.044mm,71.882mm) on Multi-Layer And Track (223.774mm,71.882mm)(223.774mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C6-F2-1(225.044mm,71.882mm) on Multi-Layer And Track (226.314mm,71.882mm)(226.314mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad C6-F2-2(225.044mm,76.962mm) on Multi-Layer And Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-F2-2(225.044mm,76.962mm) on Multi-Layer And Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C6-F2-2(225.044mm,76.962mm) on Multi-Layer And Track (223.774mm,71.882mm)(223.774mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C6-F2-2(225.044mm,76.962mm) on Multi-Layer And Track (226.314mm,71.882mm)(226.314mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C7-1(90.297mm,108.077mm) on Multi-Layer And Track (89.027mm,108.077mm)(89.027mm,113.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C7-1(90.297mm,108.077mm) on Multi-Layer And Track (91.567mm,108.077mm)(91.567mm,113.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C7-2(90.297mm,113.157mm) on Multi-Layer And Track (89.027mm,108.077mm)(89.027mm,113.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C7-2(90.297mm,113.157mm) on Multi-Layer And Track (91.567mm,108.077mm)(91.567mm,113.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-F2-1(228.092mm,80.264mm) on Multi-Layer And Text "C6-F2" (223.939mm,79.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-F2-1(228.092mm,80.264mm) on Multi-Layer And Text "Ccoup-F2a" (228.625mm,79.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C7-F2-1(228.092mm,80.264mm) on Multi-Layer And Track (228.092mm,78.994mm)(233.172mm,78.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C7-F2-1(228.092mm,80.264mm) on Multi-Layer And Track (228.092mm,81.534mm)(233.172mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad C7-F2-2(233.172mm,80.264mm) on Multi-Layer And Text "C8-F2" (233.21mm,79.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-F2-2(233.172mm,80.264mm) on Multi-Layer And Text "Ccoup-F2a" (228.625mm,79.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C7-F2-2(233.172mm,80.264mm) on Multi-Layer And Track (228.092mm,78.994mm)(233.172mm,78.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C7-F2-2(233.172mm,80.264mm) on Multi-Layer And Track (228.092mm,81.534mm)(233.172mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C8-1(97.663mm,116.205mm) on Multi-Layer And Track (92.583mm,114.935mm)(97.663mm,114.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C8-1(97.663mm,116.205mm) on Multi-Layer And Track (92.583mm,117.475mm)(97.663mm,117.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C8-2(92.583mm,116.205mm) on Multi-Layer And Track (92.583mm,114.935mm)(97.663mm,114.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C8-2(92.583mm,116.205mm) on Multi-Layer And Track (92.583mm,117.475mm)(97.663mm,117.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C8-F2-1(234.315mm,71.882mm) on Multi-Layer And Track (233.045mm,71.882mm)(233.045mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C8-F2-1(234.315mm,71.882mm) on Multi-Layer And Track (235.585mm,71.882mm)(235.585mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-F2-2(234.315mm,76.962mm) on Multi-Layer And Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C8-F2-2(234.315mm,76.962mm) on Multi-Layer And Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C8-F2-2(234.315mm,76.962mm) on Multi-Layer And Track (233.045mm,71.882mm)(233.045mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C8-F2-2(234.315mm,76.962mm) on Multi-Layer And Track (235.585mm,71.882mm)(235.585mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C9-1(101.219mm,120.269mm) on Multi-Layer And Track (102.489mm,120.269mm)(102.489mm,125.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad C9-1(101.219mm,120.269mm) on Multi-Layer And Track (99.949mm,120.269mm)(99.949mm,125.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C9-2(101.219mm,125.349mm) on Multi-Layer And Track (102.489mm,120.269mm)(102.489mm,125.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C9-2(101.219mm,125.349mm) on Multi-Layer And Track (99.949mm,120.269mm)(99.949mm,125.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C9-F2-1(243.84mm,68.199mm) on Multi-Layer And Track (238.76mm,66.929mm)(243.84mm,66.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C9-F2-1(243.84mm,68.199mm) on Multi-Layer And Track (238.76mm,69.469mm)(243.84mm,69.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C9-F2-2(238.76mm,68.199mm) on Multi-Layer And Track (238.76mm,66.929mm)(243.84mm,66.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C9-F2-2(238.76mm,68.199mm) on Multi-Layer And Track (238.76mm,69.469mm)(243.84mm,69.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Ccoup1-Filter-1(94.488mm,111.887mm) on Multi-Layer And Track (93.218mm,106.807mm)(93.218mm,111.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Ccoup1-Filter-1(94.488mm,111.887mm) on Multi-Layer And Track (95.758mm,106.807mm)(95.758mm,111.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad Ccoup1-Filter-2(94.488mm,106.807mm) on Multi-Layer And Track (93.218mm,106.807mm)(93.218mm,111.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Ccoup1-Filter-2(94.488mm,106.807mm) on Multi-Layer And Track (95.758mm,106.807mm)(95.758mm,111.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.016mm < 0.254mm) Between Pad Ccoup1-S&H-1(197.485mm,95.377mm) on Multi-Layer And Text "Ccoup2-S&H" (192.557mm,94.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.016mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Ccoup1-S&H-1(197.485mm,95.377mm) on Multi-Layer And Track (196.215mm,90.297mm)(196.215mm,95.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Ccoup1-S&H-1(197.485mm,95.377mm) on Multi-Layer And Track (198.755mm,90.297mm)(198.755mm,95.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad Ccoup1-S&H-2(197.485mm,90.297mm) on Multi-Layer And Track (196.215mm,90.297mm)(196.215mm,95.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Ccoup1-S&H-2(197.485mm,90.297mm) on Multi-Layer And Track (198.755mm,90.297mm)(198.755mm,95.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Ccoup2-Filter-1(73.787mm,113.157mm) on Multi-Layer And Text "Ccoupvcc5" (60.096mm,113.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Ccoup2-Filter-1(73.787mm,113.157mm) on Multi-Layer And Track (72.517mm,108.077mm)(72.517mm,113.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Ccoup2-Filter-1(73.787mm,113.157mm) on Multi-Layer And Track (75.057mm,108.077mm)(75.057mm,113.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad Ccoup2-Filter-2(73.787mm,108.077mm) on Multi-Layer And Track (72.517mm,108.077mm)(72.517mm,113.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Ccoup2-Filter-2(73.787mm,108.077mm) on Multi-Layer And Track (75.057mm,108.077mm)(75.057mm,113.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.01mm < 0.254mm) Between Pad Ccoup2-S&H-1(193.675mm,86.868mm) on Multi-Layer And Text "RVar-S&H" (191.351mm,84.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.01mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad Ccoup2-S&H-1(193.675mm,86.868mm) on Multi-Layer And Track (192.405mm,86.868mm)(192.405mm,91.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Ccoup2-S&H-1(193.675mm,86.868mm) on Multi-Layer And Track (194.945mm,86.868mm)(194.945mm,91.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Ccoup2-S&H-2(193.675mm,91.948mm) on Multi-Layer And Track (192.405mm,86.868mm)(192.405mm,91.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Ccoup2-S&H-2(193.675mm,91.948mm) on Multi-Layer And Track (194.945mm,86.868mm)(194.945mm,91.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad Ccoup-F2a-1(229.743mm,72.009mm) on Multi-Layer And Track (228.473mm,72.009mm)(228.473mm,77.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Ccoup-F2a-1(229.743mm,72.009mm) on Multi-Layer And Track (231.013mm,72.009mm)(231.013mm,77.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Ccoup-F2a-2(229.743mm,77.089mm) on Multi-Layer And Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.006mm < 0.254mm) Between Pad Ccoup-F2a-2(229.743mm,77.089mm) on Multi-Layer And Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.006mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Ccoup-F2a-2(229.743mm,77.089mm) on Multi-Layer And Track (228.473mm,72.009mm)(228.473mm,77.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Ccoup-F2a-2(229.743mm,77.089mm) on Multi-Layer And Track (231.013mm,72.009mm)(231.013mm,77.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Ccoup-F2b-1(233.299mm,93.345mm) on Multi-Layer And Text "C4-F2" (227.355mm,91.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Ccoup-F2b-1(233.299mm,93.345mm) on Multi-Layer And Track (228.219mm,92.075mm)(233.299mm,92.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Ccoup-F2b-1(233.299mm,93.345mm) on Multi-Layer And Track (228.219mm,94.615mm)(233.299mm,94.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad Ccoup-F2b-2(228.219mm,93.345mm) on Multi-Layer And Text "C3-F2" (223.799mm,90.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Ccoup-F2b-2(228.219mm,93.345mm) on Multi-Layer And Text "C4-F2" (227.355mm,91.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad Ccoup-F2b-2(228.219mm,93.345mm) on Multi-Layer And Track (228.219mm,92.075mm)(233.299mm,92.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad Ccoup-F2b-2(228.219mm,93.345mm) on Multi-Layer And Track (228.219mm,94.615mm)(233.299mm,94.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Ccoupvcc1-1(66.929mm,113.157mm) on Multi-Layer And Text "Ccoupvcc5" (60.096mm,113.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad Ccoupvcc1-1(66.929mm,113.157mm) on Multi-Layer And Track (65.659mm,113.157mm)(65.659mm,118.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Ccoupvcc1-1(66.929mm,113.157mm) on Multi-Layer And Track (68.199mm,113.157mm)(68.199mm,118.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Ccoupvcc1-2(66.929mm,118.237mm) on Multi-Layer And Track (65.659mm,113.157mm)(65.659mm,118.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Ccoupvcc1-2(66.929mm,118.237mm) on Multi-Layer And Track (68.199mm,113.157mm)(68.199mm,118.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad Ccoupvcc3-1(235.712mm,114.681mm) on Multi-Layer And Track (234.442mm,114.681mm)(234.442mm,119.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Ccoupvcc3-1(235.712mm,114.681mm) on Multi-Layer And Track (236.982mm,114.681mm)(236.982mm,119.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Ccoupvcc3-2(235.712mm,119.761mm) on Multi-Layer And Track (234.442mm,114.681mm)(234.442mm,119.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Ccoupvcc3-2(235.712mm,119.761mm) on Multi-Layer And Track (236.982mm,114.681mm)(236.982mm,119.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Ccoupvcc5-1(61.214mm,110.617mm) on Multi-Layer And Track (59.944mm,105.537mm)(59.944mm,110.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Ccoupvcc5-1(61.214mm,110.617mm) on Multi-Layer And Track (62.484mm,105.537mm)(62.484mm,110.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad Ccoupvcc5-2(61.214mm,105.537mm) on Multi-Layer And Track (59.944mm,105.537mm)(59.944mm,110.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Ccoupvcc5-2(61.214mm,105.537mm) on Multi-Layer And Track (62.484mm,105.537mm)(62.484mm,110.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Ccoupvcc7-1(228.6mm,101.473mm) on Multi-Layer And Text "R_FPGA_S&H" (214.808mm,101.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad Ccoupvcc7-1(228.6mm,101.473mm) on Multi-Layer And Track (228.6mm,100.203mm)(233.68mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad Ccoupvcc7-1(228.6mm,101.473mm) on Multi-Layer And Track (228.6mm,102.743mm)(233.68mm,102.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Ccoupvcc7-2(233.68mm,101.473mm) on Multi-Layer And Track (228.6mm,100.203mm)(233.68mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Ccoupvcc7-2(233.68mm,101.473mm) on Multi-Layer And Track (228.6mm,102.743mm)(233.68mm,102.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Ch-S&H-1(212.217mm,89.154mm) on Multi-Layer And Text "J1-S&H" (212.242mm,87.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad Ch-S&H-1(212.217mm,89.154mm) on Multi-Layer And Track (210.947mm,89.154mm)(210.947mm,94.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Ch-S&H-1(212.217mm,89.154mm) on Multi-Layer And Track (213.487mm,89.154mm)(213.487mm,94.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Ch-S&H-2(212.217mm,94.234mm) on Multi-Layer And Track (210.947mm,89.154mm)(210.947mm,94.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Ch-S&H-2(212.217mm,94.234mm) on Multi-Layer And Track (213.487mm,89.154mm)(213.487mm,94.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES0-1(107.886mm,84.582mm) on Multi-Layer And Track (107.124mm,85.852mm)(108.648mm,85.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES0-1(107.886mm,84.582mm) on Multi-Layer And Track (107.886mm,85.623mm)(107.886mm,85.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES0-2(107.886mm,92.202mm) on Multi-Layer And Track (107.124mm,90.932mm)(107.886mm,90.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES0-2(107.886mm,92.202mm) on Multi-Layer And Track (107.886mm,90.932mm)(107.886mm,91.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad CLK_RES0-2(107.886mm,92.202mm) on Multi-Layer And Track (107.886mm,90.932mm)(108.648mm,90.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad CLK_RES1-1(112.268mm,84.582mm) on Multi-Layer And Text "FPGA" (112.547mm,84.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES1-1(112.268mm,84.582mm) on Multi-Layer And Track (111.506mm,85.852mm)(113.03mm,85.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES1-1(112.268mm,84.582mm) on Multi-Layer And Track (112.268mm,85.623mm)(112.268mm,85.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES1-2(112.268mm,92.202mm) on Multi-Layer And Track (111.506mm,90.932mm)(112.268mm,90.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES1-2(112.268mm,92.202mm) on Multi-Layer And Track (112.268mm,90.932mm)(112.268mm,91.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad CLK_RES1-2(112.268mm,92.202mm) on Multi-Layer And Track (112.268mm,90.932mm)(113.03mm,90.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CLK_RES2-1(116.65mm,84.582mm) on Multi-Layer And Text "FPGA" (112.547mm,84.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES2-1(116.65mm,84.582mm) on Multi-Layer And Track (115.888mm,85.852mm)(117.412mm,85.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES2-1(116.65mm,84.582mm) on Multi-Layer And Track (116.65mm,85.623mm)(116.65mm,85.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES2-2(116.65mm,92.202mm) on Multi-Layer And Track (115.888mm,90.932mm)(116.65mm,90.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES2-2(116.65mm,92.202mm) on Multi-Layer And Track (116.65mm,90.932mm)(116.65mm,91.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad CLK_RES2-2(116.65mm,92.202mm) on Multi-Layer And Track (116.65mm,90.932mm)(117.412mm,90.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES3-1(95.25mm,58.674mm) on Multi-Layer And Track (94.488mm,57.404mm)(96.012mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES3-1(95.25mm,58.674mm) on Multi-Layer And Track (95.25mm,57.404mm)(95.25mm,57.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES3-2(95.25mm,51.054mm) on Multi-Layer And Track (94.488mm,52.324mm)(95.25mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES3-2(95.25mm,51.054mm) on Multi-Layer And Track (95.25mm,52.095mm)(95.25mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad CLK_RES3-2(95.25mm,51.054mm) on Multi-Layer And Track (95.25mm,52.324mm)(96.012mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES4-1(98.647mm,58.674mm) on Multi-Layer And Track (97.885mm,57.404mm)(99.409mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES4-1(98.647mm,58.674mm) on Multi-Layer And Track (98.647mm,57.404mm)(98.647mm,57.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES4-2(98.647mm,51.054mm) on Multi-Layer And Track (97.885mm,52.324mm)(98.647mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES4-2(98.647mm,51.054mm) on Multi-Layer And Track (98.647mm,52.095mm)(98.647mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad CLK_RES4-2(98.647mm,51.054mm) on Multi-Layer And Track (98.647mm,52.324mm)(99.409mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES5-1(102.044mm,58.674mm) on Multi-Layer And Track (101.282mm,57.404mm)(102.806mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES5-1(102.044mm,58.674mm) on Multi-Layer And Track (102.044mm,57.404mm)(102.044mm,57.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES5-2(102.044mm,51.054mm) on Multi-Layer And Track (101.282mm,52.324mm)(102.044mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES5-2(102.044mm,51.054mm) on Multi-Layer And Track (102.044mm,52.095mm)(102.044mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad CLK_RES5-2(102.044mm,51.054mm) on Multi-Layer And Track (102.044mm,52.324mm)(102.806mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES6-1(105.442mm,58.674mm) on Multi-Layer And Track (104.68mm,57.404mm)(106.204mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES6-1(105.442mm,58.674mm) on Multi-Layer And Track (105.442mm,57.404mm)(105.442mm,57.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES6-2(105.442mm,51.054mm) on Multi-Layer And Track (104.68mm,52.324mm)(105.442mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES6-2(105.442mm,51.054mm) on Multi-Layer And Track (105.442mm,52.095mm)(105.442mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad CLK_RES6-2(105.442mm,51.054mm) on Multi-Layer And Track (105.442mm,52.324mm)(106.204mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES7-1(108.839mm,58.674mm) on Multi-Layer And Track (108.077mm,57.404mm)(109.601mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES7-1(108.839mm,58.674mm) on Multi-Layer And Track (108.839mm,57.404mm)(108.839mm,57.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad CLK_RES7-2(108.839mm,51.054mm) on Multi-Layer And Track (108.077mm,52.324mm)(108.839mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad CLK_RES7-2(108.839mm,51.054mm) on Multi-Layer And Track (108.839mm,52.095mm)(108.839mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad CLK_RES7-2(108.839mm,51.054mm) on Multi-Layer And Track (108.839mm,52.324mm)(109.601mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Clock/EOC_Chip-1(80.391mm,71.374mm) on Multi-Layer And Track (79.121mm,70.104mm)(79.121mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Clock/EOC_Chip-1(80.391mm,71.374mm) on Multi-Layer And Track (79.121mm,70.104mm)(84.201mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Clock/EOC_Chip-1(80.391mm,71.374mm) on Multi-Layer And Track (79.121mm,72.644mm)(84.201mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Clock/EOC_Chip-1(80.391mm,71.374mm) on Multi-Layer And Track (81.661mm,70.104mm)(81.661mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Clock/EOC_Chip-2(82.931mm,71.374mm) on Multi-Layer And Track (79.121mm,70.104mm)(84.201mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Clock/EOC_Chip-2(82.931mm,71.374mm) on Multi-Layer And Track (79.121mm,72.644mm)(84.201mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Clock/EOC_Chip-2(82.931mm,71.374mm) on Multi-Layer And Track (81.661mm,70.104mm)(81.661mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Clock/EOC_Chip-2(82.931mm,71.374mm) on Multi-Layer And Track (84.201mm,70.104mm)(84.201mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ClockSwitch-10(103.378mm,69.342mm) on Multi-Layer And Text "JumperOutEnable" (81.534mm,68.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ClockSwitch-5(95.758mm,74.422mm) on Multi-Layer And Text "Clock/EOC_Chip" (79.273mm,74.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ClockSwitch-7(95.758mm,69.342mm) on Multi-Layer And Text "JumperOutEnable" (81.534mm,68.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ClockSwitch-7(95.758mm,69.342mm) on Multi-Layer And Text "Sar/Delta_Jumper" (78.74mm,68.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad Comparador-1(237.236mm,62.23mm) on Multi-Layer And Track (219.516mm,61.07mm)(239.716mm,61.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Comparador-10(227.076mm,54.61mm) on Multi-Layer And Track (219.516mm,55.77mm)(239.716mm,55.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Comparador-11(229.616mm,54.61mm) on Multi-Layer And Track (219.516mm,55.77mm)(239.716mm,55.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Comparador-12(232.156mm,54.61mm) on Multi-Layer And Track (219.516mm,55.77mm)(239.716mm,55.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Comparador-13(234.696mm,54.61mm) on Multi-Layer And Track (219.516mm,55.77mm)(239.716mm,55.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Comparador-14(237.236mm,54.61mm) on Multi-Layer And Track (219.516mm,55.77mm)(239.716mm,55.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Comparador-2(234.696mm,62.23mm) on Multi-Layer And Track (219.516mm,61.07mm)(239.716mm,61.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Comparador-3(232.156mm,62.23mm) on Multi-Layer And Track (219.516mm,61.07mm)(239.716mm,61.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Comparador-4(229.616mm,62.23mm) on Multi-Layer And Track (219.516mm,61.07mm)(239.716mm,61.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad Comparador-5(227.076mm,62.23mm) on Multi-Layer And Text "Divisor10V_ADC_R2" (201.6mm,59.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Comparador-5(227.076mm,62.23mm) on Multi-Layer And Track (219.516mm,61.07mm)(239.716mm,61.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Comparador-6(224.536mm,62.23mm) on Multi-Layer And Text "Divisor10V_ADC_R2" (201.6mm,59.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Comparador-6(224.536mm,62.23mm) on Multi-Layer And Track (219.516mm,61.07mm)(239.716mm,61.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Comparador-7(221.996mm,62.23mm) on Multi-Layer And Text "Divisor10V_ADC_R2" (201.6mm,59.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Comparador-7(221.996mm,62.23mm) on Multi-Layer And Track (219.516mm,61.07mm)(239.716mm,61.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Comparador-8(221.996mm,54.61mm) on Multi-Layer And Track (219.516mm,55.77mm)(239.716mm,55.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Comparador-9(224.536mm,54.61mm) on Multi-Layer And Track (219.516mm,55.77mm)(239.716mm,55.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad DAC_ADA_cap-1(230.759mm,113.157mm) on Multi-Layer And Text "OE_PulldownADC_R1" (212.776mm,110.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad DAC_ADA_R1-1(221.107mm,115.062mm) on Multi-Layer And Text "DAC_ADA_R2" (212.776mm,114.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad DAC_ADA_R1-1(221.107mm,115.062mm) on Multi-Layer And Track (219.837mm,114.3mm)(219.837mm,115.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad DAC_ADA_R1-1(221.107mm,115.062mm) on Multi-Layer And Track (219.837mm,115.062mm)(220.066mm,115.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad DAC_ADA_R1-2(213.487mm,115.062mm) on Multi-Layer And Text "DAC_ADA_R2" (212.776mm,114.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad DAC_ADA_R1-2(213.487mm,115.062mm) on Multi-Layer And Text "R_de_JohnLednon1" (191.331mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad DAC_ADA_R1-2(213.487mm,115.062mm) on Multi-Layer And Track (214.528mm,115.062mm)(214.757mm,115.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad DAC_ADA_R1-2(213.487mm,115.062mm) on Multi-Layer And Track (214.757mm,114.3mm)(214.757mm,115.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad DAC_ADA_R1-2(213.487mm,115.062mm) on Multi-Layer And Track (214.757mm,115.062mm)(214.757mm,115.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad DAC_ADA_R2-1(213.614mm,112.522mm) on Multi-Layer And Text "OE_PulldownADC_R1" (212.776mm,110.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad DAC_ADA_R2-1(213.614mm,112.522mm) on Multi-Layer And Track (214.655mm,112.522mm)(214.884mm,112.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad DAC_ADA_R2-1(213.614mm,112.522mm) on Multi-Layer And Track (214.884mm,111.76mm)(214.884mm,113.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad DAC_ADA_R2-2(221.234mm,112.522mm) on Multi-Layer And Text "OE_PulldownADC_R1" (212.776mm,110.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad DAC_ADA_R2-2(221.234mm,112.522mm) on Multi-Layer And Track (219.964mm,111.76mm)(219.964mm,112.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad DAC_ADA_R2-2(221.234mm,112.522mm) on Multi-Layer And Track (219.964mm,112.522mm)(219.964mm,113.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad DAC_ADA_R2-2(221.234mm,112.522mm) on Multi-Layer And Track (219.964mm,112.522mm)(220.193mm,112.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad DAC_ADA_R3-1(224.536mm,127.635mm) on Multi-Layer And Text "DAC_ADA_R4" (224.841mm,125.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad DAC_ADA_R3-1(224.536mm,127.635mm) on Multi-Layer And Track (223.774mm,128.905mm)(225.298mm,128.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad DAC_ADA_R3-1(224.536mm,127.635mm) on Multi-Layer And Track (224.536mm,128.676mm)(224.536mm,128.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad DAC_ADA_R3-2(224.536mm,135.255mm) on Multi-Layer And Track (223.774mm,133.985mm)(224.536mm,133.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad DAC_ADA_R3-2(224.536mm,135.255mm) on Multi-Layer And Track (224.536mm,133.985mm)(224.536mm,134.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad DAC_ADA_R3-2(224.536mm,135.255mm) on Multi-Layer And Track (224.536mm,133.985mm)(225.298mm,133.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad DAC_ADA_R4-1(225.679mm,115.951mm) on Multi-Layer And Text "DAC_ADA_R1" (212.649mm,117.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad DAC_ADA_R4-1(225.679mm,115.951mm) on Multi-Layer And Text "DAC_ADA_R2" (212.776mm,114.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad DAC_ADA_R4-1(225.679mm,115.951mm) on Multi-Layer And Track (224.917mm,117.221mm)(226.441mm,117.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad DAC_ADA_R4-1(225.679mm,115.951mm) on Multi-Layer And Track (225.679mm,116.992mm)(225.679mm,117.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad DAC_ADA_R4-2(225.679mm,123.571mm) on Multi-Layer And Track (224.917mm,122.301mm)(225.679mm,122.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad DAC_ADA_R4-2(225.679mm,123.571mm) on Multi-Layer And Track (225.679mm,122.301mm)(225.679mm,122.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad DAC_ADA_R4-2(225.679mm,123.571mm) on Multi-Layer And Track (225.679mm,122.301mm)(226.441mm,122.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-1(221.234mm,120.142mm) on Multi-Layer And Track (220.345mm,118.872mm)(220.345mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-10(213.614mm,135.382mm) on Multi-Layer And Track (214.503mm,118.872mm)(214.503mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-11(213.614mm,132.842mm) on Multi-Layer And Track (214.503mm,118.872mm)(214.503mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-12(213.614mm,130.302mm) on Multi-Layer And Track (214.503mm,118.872mm)(214.503mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-13(213.614mm,127.762mm) on Multi-Layer And Track (214.503mm,118.872mm)(214.503mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-14(213.614mm,125.222mm) on Multi-Layer And Track (214.503mm,118.872mm)(214.503mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-15(213.614mm,122.682mm) on Multi-Layer And Track (214.503mm,118.872mm)(214.503mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-16(213.614mm,120.142mm) on Multi-Layer And Track (214.503mm,118.872mm)(214.503mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-2(221.234mm,122.682mm) on Multi-Layer And Track (220.345mm,118.872mm)(220.345mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-3(221.234mm,125.222mm) on Multi-Layer And Track (220.345mm,118.872mm)(220.345mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-4(221.234mm,127.762mm) on Multi-Layer And Track (220.345mm,118.872mm)(220.345mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-5(221.234mm,130.302mm) on Multi-Layer And Track (220.345mm,118.872mm)(220.345mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-6(221.234mm,132.842mm) on Multi-Layer And Track (220.345mm,118.872mm)(220.345mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-7(221.234mm,135.382mm) on Multi-Layer And Track (220.345mm,118.872mm)(220.345mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-8(221.234mm,137.922mm) on Multi-Layer And Track (220.345mm,118.872mm)(220.345mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_ADA-9(213.614mm,137.922mm) on Multi-Layer And Track (214.503mm,118.872mm)(214.503mm,139.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-1(172.212mm,69.469mm) on Multi-Layer And Track (171.323mm,68.199mm)(171.323mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-10(164.592mm,84.709mm) on Multi-Layer And Track (165.481mm,68.199mm)(165.481mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-11(164.592mm,82.169mm) on Multi-Layer And Track (165.481mm,68.199mm)(165.481mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-12(164.592mm,79.629mm) on Multi-Layer And Track (165.481mm,68.199mm)(165.481mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-13(164.592mm,77.089mm) on Multi-Layer And Track (165.481mm,68.199mm)(165.481mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-14(164.592mm,74.549mm) on Multi-Layer And Track (165.481mm,68.199mm)(165.481mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-15(164.592mm,72.009mm) on Multi-Layer And Track (165.481mm,68.199mm)(165.481mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Pad DAC_fpga-16(164.592mm,69.469mm) on Multi-Layer And Text "JumperPulsador" (150.266mm,67.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-16(164.592mm,69.469mm) on Multi-Layer And Track (165.481mm,68.199mm)(165.481mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-2(172.212mm,72.009mm) on Multi-Layer And Track (171.323mm,68.199mm)(171.323mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-3(172.212mm,74.549mm) on Multi-Layer And Track (171.323mm,68.199mm)(171.323mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-4(172.212mm,77.089mm) on Multi-Layer And Track (171.323mm,68.199mm)(171.323mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-5(172.212mm,79.629mm) on Multi-Layer And Track (171.323mm,68.199mm)(171.323mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-6(172.212mm,82.169mm) on Multi-Layer And Track (171.323mm,68.199mm)(171.323mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-7(172.212mm,84.709mm) on Multi-Layer And Track (171.323mm,68.199mm)(171.323mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-8(172.212mm,87.249mm) on Multi-Layer And Track (171.323mm,68.199mm)(171.323mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad DAC_fpga-9(164.592mm,87.249mm) on Multi-Layer And Track (165.481mm,68.199mm)(165.481mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Divisor10V_ADC_R1-1(218.948mm,66.421mm) on Multi-Layer And Text "Comparador" (219.659mm,64.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Divisor10V_ADC_R1-1(218.948mm,66.421mm) on Multi-Layer And Track (218.186mm,67.691mm)(219.71mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad Divisor10V_ADC_R1-1(218.948mm,66.421mm) on Multi-Layer And Track (218.948mm,67.462mm)(218.948mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Divisor10V_ADC_R1-2(218.948mm,74.041mm) on Multi-Layer And Track (218.186mm,72.771mm)(218.948mm,72.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad Divisor10V_ADC_R1-2(218.948mm,74.041mm) on Multi-Layer And Track (218.948mm,72.771mm)(218.948mm,73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad Divisor10V_ADC_R1-2(218.948mm,74.041mm) on Multi-Layer And Track (218.948mm,72.771mm)(219.71mm,72.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Divisor10V_ADC_R2-1(210.058mm,57.785mm) on Multi-Layer And Track (208.788mm,57.023mm)(208.788mm,58.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad Divisor10V_ADC_R2-1(210.058mm,57.785mm) on Multi-Layer And Track (208.788mm,57.785mm)(209.017mm,57.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad Divisor10V_ADC_R2-2(202.438mm,57.785mm) on Multi-Layer And Track (203.479mm,57.785mm)(203.708mm,57.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Divisor10V_ADC_R2-2(202.438mm,57.785mm) on Multi-Layer And Track (203.708mm,57.023mm)(203.708mm,57.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Divisor10V_ADC_R2-2(202.438mm,57.785mm) on Multi-Layer And Track (203.708mm,57.785mm)(203.708mm,58.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad E0_ADC_R1-1(184.15mm,71.374mm) on Multi-Layer And Track (182.88mm,70.612mm)(182.88mm,72.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad E0_ADC_R1-1(184.15mm,71.374mm) on Multi-Layer And Track (182.88mm,71.374mm)(183.109mm,71.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad E0_ADC_R1-2(176.53mm,71.374mm) on Multi-Layer And Track (177.571mm,71.374mm)(177.8mm,71.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad E0_ADC_R1-2(176.53mm,71.374mm) on Multi-Layer And Track (177.8mm,70.612mm)(177.8mm,71.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad E0_ADC_R1-2(176.53mm,71.374mm) on Multi-Layer And Track (177.8mm,71.374mm)(177.8mm,72.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad E0_ADC_R2-1(184.15mm,75.057mm) on Multi-Layer And Text "E0_ADC_R1" (175.692mm,73.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad E0_ADC_R2-1(184.15mm,75.057mm) on Multi-Layer And Track (182.88mm,74.295mm)(182.88mm,75.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad E0_ADC_R2-1(184.15mm,75.057mm) on Multi-Layer And Track (182.88mm,75.057mm)(183.109mm,75.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad E0_ADC_R2-2(176.53mm,75.057mm) on Multi-Layer And Text "E0_ADC_R1" (175.692mm,73.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad E0_ADC_R2-2(176.53mm,75.057mm) on Multi-Layer And Track (177.571mm,75.057mm)(177.8mm,75.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad E0_ADC_R2-2(176.53mm,75.057mm) on Multi-Layer And Track (177.8mm,74.295mm)(177.8mm,75.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad E0_ADC_R2-2(176.53mm,75.057mm) on Multi-Layer And Track (177.8mm,75.057mm)(177.8mm,75.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad fcSelector1-1(79.375mm,120.269mm) on Multi-Layer And Text "Ccoupvcc1" (65.824mm,120.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad fcSelector1-1(79.375mm,120.269mm) on Multi-Layer And Track (77.295mm,121.429mm)(94.135mm,121.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad fcSelector1-10(84.455mm,127.889mm) on Multi-Layer And Text "AlimentacionFPGA" (65.684mm,126.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad fcSelector1-10(84.455mm,127.889mm) on Multi-Layer And Track (77.295mm,126.729mm)(94.135mm,126.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad fcSelector1-11(81.915mm,127.889mm) on Multi-Layer And Text "AlimentacionFPGA" (65.684mm,126.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad fcSelector1-11(81.915mm,127.889mm) on Multi-Layer And Track (77.295mm,126.729mm)(94.135mm,126.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad fcSelector1-12(79.375mm,127.889mm) on Multi-Layer And Text "AlimentacionFPGA" (65.684mm,126.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad fcSelector1-12(79.375mm,127.889mm) on Multi-Layer And Track (77.295mm,126.729mm)(94.135mm,126.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad fcSelector1-2(81.915mm,120.269mm) on Multi-Layer And Track (77.295mm,121.429mm)(94.135mm,121.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad fcSelector1-3(84.455mm,120.269mm) on Multi-Layer And Track (77.295mm,121.429mm)(94.135mm,121.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad fcSelector1-4(86.995mm,120.269mm) on Multi-Layer And Track (77.295mm,121.429mm)(94.135mm,121.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad fcSelector1-5(89.535mm,120.269mm) on Multi-Layer And Track (77.295mm,121.429mm)(94.135mm,121.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad fcSelector1-6(92.075mm,120.269mm) on Multi-Layer And Text "C8" (91.465mm,118.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad fcSelector1-6(92.075mm,120.269mm) on Multi-Layer And Track (77.295mm,121.429mm)(94.135mm,121.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad fcSelector1-7(92.075mm,127.889mm) on Multi-Layer And Track (77.295mm,126.729mm)(94.135mm,126.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad fcSelector1-8(89.535mm,127.889mm) on Multi-Layer And Text "AlimentacionFPGA" (65.684mm,126.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad fcSelector1-8(89.535mm,127.889mm) on Multi-Layer And Track (77.295mm,126.729mm)(94.135mm,126.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad fcSelector1-9(86.995mm,127.889mm) on Multi-Layer And Text "AlimentacionFPGA" (65.684mm,126.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad fcSelector1-9(86.995mm,127.889mm) on Multi-Layer And Track (77.295mm,126.729mm)(94.135mm,126.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad fcSelector-F2-1(237.617mm,89.408mm) on Multi-Layer And Track (238.777mm,74.648mm)(238.777mm,91.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad fcSelector-F2-10(245.237mm,84.328mm) on Multi-Layer And Track (244.077mm,74.648mm)(244.077mm,91.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad fcSelector-F2-11(245.237mm,86.868mm) on Multi-Layer And Track (244.077mm,74.648mm)(244.077mm,91.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad fcSelector-F2-12(245.237mm,89.408mm) on Multi-Layer And Track (244.077mm,74.648mm)(244.077mm,91.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad fcSelector-F2-2(237.617mm,86.868mm) on Multi-Layer And Track (238.777mm,74.648mm)(238.777mm,91.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad fcSelector-F2-3(237.617mm,84.328mm) on Multi-Layer And Track (238.777mm,74.648mm)(238.777mm,91.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad fcSelector-F2-4(237.617mm,81.788mm) on Multi-Layer And Text "C8-F2" (233.21mm,79.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad fcSelector-F2-4(237.617mm,81.788mm) on Multi-Layer And Text "Ccoup-F2a" (228.625mm,79.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad fcSelector-F2-4(237.617mm,81.788mm) on Multi-Layer And Track (238.777mm,74.648mm)(238.777mm,91.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad fcSelector-F2-5(237.617mm,79.248mm) on Multi-Layer And Text "C8-F2" (233.21mm,79.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad fcSelector-F2-5(237.617mm,79.248mm) on Multi-Layer And Text "Ccoup-F2a" (228.625mm,79.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad fcSelector-F2-5(237.617mm,79.248mm) on Multi-Layer And Track (238.777mm,74.648mm)(238.777mm,91.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad fcSelector-F2-6(237.617mm,76.708mm) on Multi-Layer And Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad fcSelector-F2-6(237.617mm,76.708mm) on Multi-Layer And Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad fcSelector-F2-6(237.617mm,76.708mm) on Multi-Layer And Track (238.777mm,74.648mm)(238.777mm,91.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad fcSelector-F2-7(245.237mm,76.708mm) on Multi-Layer And Track (244.077mm,74.648mm)(244.077mm,91.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad fcSelector-F2-8(245.237mm,79.248mm) on Multi-Layer And Track (244.077mm,74.648mm)(244.077mm,91.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad fcSelector-F2-9(245.237mm,81.788mm) on Multi-Layer And Track (244.077mm,74.648mm)(244.077mm,91.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Pad filtro2-1(238.252mm,102.997mm) on Multi-Layer And Text "C2-F2" (235.864mm,100.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad filtro2-1(238.252mm,102.997mm) on Multi-Layer And Text "Ccoupvcc7" (227.482mm,104.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad filtro2-1(238.252mm,102.997mm) on Multi-Layer And Track (237.062mm,104.157mm)(237.062mm,106.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad filtro2-1(238.252mm,102.997mm) on Multi-Layer And Track (237.062mm,104.157mm)(247.062mm,104.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad filtro2-2(240.792mm,102.997mm) on Multi-Layer And Text "C2-F2" (235.864mm,100.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad filtro2-2(240.792mm,102.997mm) on Multi-Layer And Track (237.062mm,104.157mm)(247.062mm,104.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad filtro2-3(243.332mm,102.997mm) on Multi-Layer And Text "C2-F2" (235.864mm,100.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad filtro2-3(243.332mm,102.997mm) on Multi-Layer And Track (237.062mm,104.157mm)(247.062mm,104.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad filtro2-4(245.872mm,102.997mm) on Multi-Layer And Track (237.062mm,104.157mm)(247.062mm,104.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad filtro2-5(245.872mm,110.617mm) on Multi-Layer And Track (237.062mm,109.457mm)(247.062mm,109.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad filtro2-6(243.332mm,110.617mm) on Multi-Layer And Track (237.062mm,109.457mm)(247.062mm,109.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad filtro2-7(240.792mm,110.617mm) on Multi-Layer And Track (237.062mm,109.457mm)(247.062mm,109.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad filtro2-8(238.252mm,110.617mm) on Multi-Layer And Text "OE_PulldownADC_R1" (212.776mm,110.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad filtro2-8(238.252mm,110.617mm) on Multi-Layer And Track (237.062mm,109.457mm)(247.062mm,109.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.001mm < 0.254mm) Between Pad J15V-1(59.944mm,116.158mm) on Multi-Layer And Text "Ccoupvcc5" (60.096mm,113.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.001mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J1-S&H-1(218.44mm,85.217mm) on Multi-Layer And Track (212.09mm,83.947mm)(219.71mm,83.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J1-S&H-1(218.44mm,85.217mm) on Multi-Layer And Track (212.09mm,86.487mm)(219.71mm,86.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J1-S&H-1(218.44mm,85.217mm) on Multi-Layer And Track (217.17mm,83.947mm)(217.17mm,86.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J1-S&H-1(218.44mm,85.217mm) on Multi-Layer And Track (219.71mm,83.947mm)(219.71mm,86.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad J1-S&H-2(215.9mm,85.217mm) on Multi-Layer And Text "C_decoupComp" (198.78mm,86.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad J1-S&H-2(215.9mm,85.217mm) on Multi-Layer And Track (212.09mm,83.947mm)(219.71mm,83.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad J1-S&H-2(215.9mm,85.217mm) on Multi-Layer And Track (212.09mm,86.487mm)(219.71mm,86.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad J1-S&H-2(215.9mm,85.217mm) on Multi-Layer And Track (217.17mm,83.947mm)(217.17mm,86.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad J1-S&H-3(213.36mm,85.217mm) on Multi-Layer And Text "C_decoupComp" (198.78mm,86.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad J1-S&H-3(213.36mm,85.217mm) on Multi-Layer And Track (212.09mm,83.947mm)(212.09mm,86.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad J1-S&H-3(213.36mm,85.217mm) on Multi-Layer And Track (212.09mm,83.947mm)(219.71mm,83.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad J1-S&H-3(213.36mm,85.217mm) on Multi-Layer And Track (212.09mm,86.487mm)(219.71mm,86.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JF2In-1(225.552mm,139.065mm) on Multi-Layer And Text "DAC_ADA_R3" (223.939mm,137.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JF2In-1(225.552mm,139.065mm) on Multi-Layer And Track (224.282mm,137.795mm)(224.282mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JF2In-1(225.552mm,139.065mm) on Multi-Layer And Track (224.282mm,137.795mm)(231.902mm,137.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JF2In-1(225.552mm,139.065mm) on Multi-Layer And Track (224.282mm,140.335mm)(231.902mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JF2In-1(225.552mm,139.065mm) on Multi-Layer And Track (226.822mm,137.795mm)(226.822mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.022mm < 0.254mm) Between Pad JF2In-2(228.092mm,139.065mm) on Multi-Layer And Text "ADA_Opamp" (227.889mm,137.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.022mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JF2In-2(228.092mm,139.065mm) on Multi-Layer And Text "DAC_ADA_R3" (223.939mm,137.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JF2In-2(228.092mm,139.065mm) on Multi-Layer And Track (224.282mm,137.795mm)(231.902mm,137.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JF2In-2(228.092mm,139.065mm) on Multi-Layer And Track (224.282mm,140.335mm)(231.902mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad JF2In-2(228.092mm,139.065mm) on Multi-Layer And Track (226.822mm,137.795mm)(226.822mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JF2In-3(230.632mm,139.065mm) on Multi-Layer And Text "ADA_Opamp" (227.889mm,137.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad JF2In-3(230.632mm,139.065mm) on Multi-Layer And Text "DAC_ADA_R3" (223.939mm,137.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JF2In-3(230.632mm,139.065mm) on Multi-Layer And Track (224.282mm,137.795mm)(231.902mm,137.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JF2In-3(230.632mm,139.065mm) on Multi-Layer And Track (224.282mm,140.335mm)(231.902mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad JF2In-3(230.632mm,139.065mm) on Multi-Layer And Track (231.902mm,137.795mm)(231.902mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JF2Out-1(241.173mm,139.065mm) on Multi-Layer And Text "ADA_Opamp" (227.889mm,137.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad JF2Out-1(241.173mm,139.065mm) on Multi-Layer And Text "Salida" (239.763mm,136.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JF2Out-1(241.173mm,139.065mm) on Multi-Layer And Track (234.823mm,137.795mm)(242.443mm,137.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JF2Out-1(241.173mm,139.065mm) on Multi-Layer And Track (234.823mm,140.335mm)(242.443mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JF2Out-1(241.173mm,139.065mm) on Multi-Layer And Track (239.903mm,137.795mm)(239.903mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JF2Out-1(241.173mm,139.065mm) on Multi-Layer And Track (242.443mm,137.795mm)(242.443mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JF2Out-2(238.633mm,139.065mm) on Multi-Layer And Text "ADA_Opamp" (227.889mm,137.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JF2Out-2(238.633mm,139.065mm) on Multi-Layer And Text "DAC_ADA_R3" (223.939mm,137.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JF2Out-2(238.633mm,139.065mm) on Multi-Layer And Track (234.823mm,137.795mm)(242.443mm,137.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JF2Out-2(238.633mm,139.065mm) on Multi-Layer And Track (234.823mm,140.335mm)(242.443mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad JF2Out-2(238.633mm,139.065mm) on Multi-Layer And Track (239.903mm,137.795mm)(239.903mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JF2Out-3(236.093mm,139.065mm) on Multi-Layer And Text "ADA_Opamp" (227.889mm,137.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad JF2Out-3(236.093mm,139.065mm) on Multi-Layer And Text "DAC_ADA_R3" (223.939mm,137.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad JF2Out-3(236.093mm,139.065mm) on Multi-Layer And Track (234.823mm,137.795mm)(234.823mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JF2Out-3(236.093mm,139.065mm) on Multi-Layer And Track (234.823mm,137.795mm)(242.443mm,137.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JF2Out-3(236.093mm,139.065mm) on Multi-Layer And Track (234.823mm,140.335mm)(242.443mm,140.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JFIn-1(67.437mm,140.97mm) on Multi-Layer And Track (66.167mm,134.62mm)(66.167mm,142.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JFIn-1(67.437mm,140.97mm) on Multi-Layer And Track (66.167mm,139.7mm)(68.707mm,139.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JFIn-1(67.437mm,140.97mm) on Multi-Layer And Track (66.167mm,142.24mm)(68.707mm,142.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JFIn-1(67.437mm,140.97mm) on Multi-Layer And Track (68.707mm,134.62mm)(68.707mm,142.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad JFIn-2(67.437mm,138.43mm) on Multi-Layer And Track (66.167mm,134.62mm)(66.167mm,142.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JFIn-2(67.437mm,138.43mm) on Multi-Layer And Track (66.167mm,139.7mm)(68.707mm,139.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad JFIn-2(67.437mm,138.43mm) on Multi-Layer And Track (68.707mm,134.62mm)(68.707mm,142.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad JFIn-3(67.437mm,135.89mm) on Multi-Layer And Track (66.167mm,134.62mm)(66.167mm,142.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JFIn-3(67.437mm,135.89mm) on Multi-Layer And Track (66.167mm,134.62mm)(68.707mm,134.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad JFIn-3(67.437mm,135.89mm) on Multi-Layer And Track (68.707mm,134.62mm)(68.707mm,142.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JFOut-1(86.614mm,135.763mm) on Multi-Layer And Track (85.344mm,134.493mm)(85.344mm,142.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JFOut-1(86.614mm,135.763mm) on Multi-Layer And Track (85.344mm,134.493mm)(87.884mm,134.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JFOut-1(86.614mm,135.763mm) on Multi-Layer And Track (85.344mm,137.033mm)(87.884mm,137.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JFOut-1(86.614mm,135.763mm) on Multi-Layer And Track (87.884mm,134.493mm)(87.884mm,142.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad JFOut-2(86.614mm,138.303mm) on Multi-Layer And Track (85.344mm,134.493mm)(85.344mm,142.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JFOut-2(86.614mm,138.303mm) on Multi-Layer And Track (85.344mm,137.033mm)(87.884mm,137.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad JFOut-2(86.614mm,138.303mm) on Multi-Layer And Track (87.884mm,134.493mm)(87.884mm,142.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad JFOut-3(86.614mm,140.843mm) on Multi-Layer And Track (85.344mm,134.493mm)(85.344mm,142.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JFOut-3(86.614mm,140.843mm) on Multi-Layer And Track (85.344mm,142.113mm)(87.884mm,142.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad JFOut-3(86.614mm,140.843mm) on Multi-Layer And Track (87.884mm,134.493mm)(87.884mm,142.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON1-2(200.424mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon1" (191.331mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON1-2(200.424mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon2" (187.546mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad JOHN_LEDNON1-2(200.424mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon3" (183.762mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON1-2(200.424mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon5" (176.218mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON1-2(200.424mm,119.278mm) on Multi-Layer And Track (198.569mm,119.163mm)(199.154mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON1-2(200.424mm,119.278mm) on Multi-Layer And Track (201.694mm,119.163mm)(202.279mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON2-2(194.455mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon1" (191.331mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON2-2(194.455mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon3" (183.762mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON2-2(194.455mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon4" (180.003mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON2-2(194.455mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon5" (176.218mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON2-2(194.455mm,119.278mm) on Multi-Layer And Track (192.6mm,119.163mm)(193.185mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON2-2(194.455mm,119.278mm) on Multi-Layer And Track (195.725mm,119.163mm)(196.31mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON3-2(188.486mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon2" (187.546mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON3-2(188.486mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon3" (183.762mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON3-2(188.486mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon4" (180.003mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON3-2(188.486mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon8" (164.915mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON3-2(188.486mm,119.278mm) on Multi-Layer And Track (186.631mm,119.163mm)(187.216mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON3-2(188.486mm,119.278mm) on Multi-Layer And Track (189.756mm,119.163mm)(190.341mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON4-2(182.517mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon6" (172.459mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON4-2(182.517mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon7" (168.674mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON4-2(182.517mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon8" (164.915mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON4-2(182.517mm,119.278mm) on Multi-Layer And Track (180.662mm,119.163mm)(181.247mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON4-2(182.517mm,119.278mm) on Multi-Layer And Track (183.787mm,119.163mm)(184.372mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON5-2(176.548mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon5" (176.218mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON5-2(176.548mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon6" (172.459mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON5-2(176.548mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon7" (168.674mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad JOHN_LEDNON5-2(176.548mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon8" (164.915mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON5-2(176.548mm,119.278mm) on Multi-Layer And Track (174.693mm,119.163mm)(175.278mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON5-2(176.548mm,119.278mm) on Multi-Layer And Track (177.818mm,119.163mm)(178.403mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad JOHN_LEDNON6-2(170.579mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon7" (168.674mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON6-2(170.579mm,119.278mm) on Multi-Layer And Track (168.724mm,119.163mm)(169.309mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON6-2(170.579mm,119.278mm) on Multi-Layer And Track (171.849mm,119.163mm)(172.434mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad JOHN_LEDNON7-2(164.61mm,119.278mm) on Multi-Layer And Text "R_de_JohnLednon8" (164.915mm,116.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON7-2(164.61mm,119.278mm) on Multi-Layer And Track (162.755mm,119.163mm)(163.34mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON7-2(164.61mm,119.278mm) on Multi-Layer And Track (165.88mm,119.163mm)(166.465mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad JOHN_LEDNON8-1(158.641mm,121.742mm) on Multi-Layer And Text "JOHN_LEDNON8" (159.022mm,122.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON8-2(158.641mm,119.278mm) on Multi-Layer And Track (156.786mm,119.163mm)(157.371mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JOHN_LEDNON8-2(158.641mm,119.278mm) on Multi-Layer And Track (159.911mm,119.163mm)(160.496mm,119.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Jumper_FPGA/Integrado-1(162.179mm,52.451mm) on Multi-Layer And Track (160.909mm,51.181mm)(160.909mm,58.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Jumper_FPGA/Integrado-1(162.179mm,52.451mm) on Multi-Layer And Track (160.909mm,51.181mm)(163.449mm,51.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Jumper_FPGA/Integrado-1(162.179mm,52.451mm) on Multi-Layer And Track (160.909mm,53.721mm)(163.449mm,53.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Jumper_FPGA/Integrado-1(162.179mm,52.451mm) on Multi-Layer And Track (163.449mm,51.181mm)(163.449mm,58.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Jumper_FPGA/Integrado-2(162.179mm,54.991mm) on Multi-Layer And Track (160.909mm,51.181mm)(160.909mm,58.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Jumper_FPGA/Integrado-2(162.179mm,54.991mm) on Multi-Layer And Track (160.909mm,53.721mm)(163.449mm,53.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Jumper_FPGA/Integrado-2(162.179mm,54.991mm) on Multi-Layer And Track (163.449mm,51.181mm)(163.449mm,58.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Jumper_FPGA/Integrado-3(162.179mm,57.531mm) on Multi-Layer And Track (160.909mm,51.181mm)(160.909mm,58.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Jumper_FPGA/Integrado-3(162.179mm,57.531mm) on Multi-Layer And Track (160.909mm,58.801mm)(163.449mm,58.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Jumper_FPGA/Integrado-3(162.179mm,57.531mm) on Multi-Layer And Track (163.449mm,51.181mm)(163.449mm,58.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JumperOutEnable-1(86.741mm,61.214mm) on Multi-Layer And Track (85.471mm,59.944mm)(85.471mm,67.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JumperOutEnable-1(86.741mm,61.214mm) on Multi-Layer And Track (85.471mm,59.944mm)(88.011mm,59.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JumperOutEnable-1(86.741mm,61.214mm) on Multi-Layer And Track (85.471mm,62.484mm)(88.011mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JumperOutEnable-1(86.741mm,61.214mm) on Multi-Layer And Track (88.011mm,59.944mm)(88.011mm,67.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad JumperOutEnable-2(86.741mm,63.754mm) on Multi-Layer And Track (85.471mm,59.944mm)(85.471mm,67.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JumperOutEnable-2(86.741mm,63.754mm) on Multi-Layer And Track (85.471mm,62.484mm)(88.011mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad JumperOutEnable-2(86.741mm,63.754mm) on Multi-Layer And Track (88.011mm,59.944mm)(88.011mm,67.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad JumperOutEnable-3(86.741mm,66.294mm) on Multi-Layer And Track (85.471mm,59.944mm)(85.471mm,67.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JumperOutEnable-3(86.741mm,66.294mm) on Multi-Layer And Track (85.471mm,67.564mm)(88.011mm,67.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad JumperOutEnable-3(86.741mm,66.294mm) on Multi-Layer And Track (88.011mm,59.944mm)(88.011mm,67.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JumperPulsador-1(156.464mm,64.897mm) on Multi-Layer And Track (150.114mm,63.627mm)(157.734mm,63.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JumperPulsador-1(156.464mm,64.897mm) on Multi-Layer And Track (150.114mm,66.167mm)(157.734mm,66.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JumperPulsador-1(156.464mm,64.897mm) on Multi-Layer And Track (155.194mm,63.627mm)(155.194mm,66.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JumperPulsador-1(156.464mm,64.897mm) on Multi-Layer And Track (157.734mm,63.627mm)(157.734mm,66.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JumperPulsador-2(153.924mm,64.897mm) on Multi-Layer And Track (150.114mm,63.627mm)(157.734mm,63.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JumperPulsador-2(153.924mm,64.897mm) on Multi-Layer And Track (150.114mm,66.167mm)(157.734mm,66.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad JumperPulsador-2(153.924mm,64.897mm) on Multi-Layer And Track (155.194mm,63.627mm)(155.194mm,66.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad JumperPulsador-3(151.384mm,64.897mm) on Multi-Layer And Track (150.114mm,63.627mm)(150.114mm,66.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JumperPulsador-3(151.384mm,64.897mm) on Multi-Layer And Track (150.114mm,63.627mm)(157.734mm,63.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad JumperPulsador-3(151.384mm,64.897mm) on Multi-Layer And Track (150.114mm,66.167mm)(157.734mm,66.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad Latch_leds-1(135.019mm,106.985mm) on Multi-Layer And Track (132.849mm,108.145mm)(160.049mm,108.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-10(157.879mm,106.985mm) on Multi-Layer And Track (132.849mm,108.145mm)(160.049mm,108.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-11(157.879mm,114.605mm) on Multi-Layer And Track (132.849mm,113.445mm)(160.049mm,113.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-12(155.339mm,114.605mm) on Multi-Layer And Track (132.849mm,113.445mm)(160.049mm,113.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Latch_leds-13(152.799mm,114.605mm) on Multi-Layer And Text "SwitchesLEDS" (151.892mm,124.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-13(152.799mm,114.605mm) on Multi-Layer And Track (132.849mm,113.445mm)(160.049mm,113.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-14(150.259mm,114.605mm) on Multi-Layer And Track (132.849mm,113.445mm)(160.049mm,113.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-15(147.719mm,114.605mm) on Multi-Layer And Track (132.849mm,113.445mm)(160.049mm,113.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-16(145.179mm,114.605mm) on Multi-Layer And Track (132.849mm,113.445mm)(160.049mm,113.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-17(142.639mm,114.605mm) on Multi-Layer And Track (132.849mm,113.445mm)(160.049mm,113.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-18(140.099mm,114.605mm) on Multi-Layer And Track (132.849mm,113.445mm)(160.049mm,113.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-19(137.559mm,114.605mm) on Multi-Layer And Track (132.849mm,113.445mm)(160.049mm,113.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-2(137.559mm,106.985mm) on Multi-Layer And Track (132.849mm,108.145mm)(160.049mm,108.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-20(135.019mm,114.605mm) on Multi-Layer And Track (132.849mm,113.445mm)(160.049mm,113.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-3(140.099mm,106.985mm) on Multi-Layer And Track (132.849mm,108.145mm)(160.049mm,108.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-4(142.639mm,106.985mm) on Multi-Layer And Track (132.849mm,108.145mm)(160.049mm,108.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-5(145.179mm,106.985mm) on Multi-Layer And Track (132.849mm,108.145mm)(160.049mm,108.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-6(147.719mm,106.985mm) on Multi-Layer And Track (132.849mm,108.145mm)(160.049mm,108.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-7(150.259mm,106.985mm) on Multi-Layer And Track (132.849mm,108.145mm)(160.049mm,108.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Latch_leds-8(152.799mm,106.985mm) on Multi-Layer And Text "SwitchesLEDS" (151.892mm,124.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-8(152.799mm,106.985mm) on Multi-Layer And Track (132.849mm,108.145mm)(160.049mm,108.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Latch_leds-9(155.339mm,106.985mm) on Multi-Layer And Track (132.849mm,108.145mm)(160.049mm,108.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LedDriver1-1(169.164mm,132.207mm) on Multi-Layer And Text "JOHN_LEDNON6" (171.468mm,123.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad LedDriver1-1(169.164mm,132.207mm) on Multi-Layer And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-10(192.024mm,132.207mm) on Multi-Layer And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-11(192.024mm,139.827mm) on Multi-Layer And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-12(189.484mm,139.827mm) on Multi-Layer And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LedDriver1-13(186.944mm,139.827mm) on Multi-Layer And Text "JOHN_LEDNON3" (186.436mm,123.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-13(186.944mm,139.827mm) on Multi-Layer And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad LedDriver1-14(184.404mm,139.827mm) on Multi-Layer And Text "JOHN_LEDNON3" (186.436mm,123.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-14(184.404mm,139.827mm) on Multi-Layer And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad LedDriver1-15(181.864mm,139.827mm) on Multi-Layer And Text "JOHN_LEDNON4" (183.025mm,123.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-15(181.864mm,139.827mm) on Multi-Layer And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-16(179.324mm,139.827mm) on Multi-Layer And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LedDriver1-17(176.784mm,139.827mm) on Multi-Layer And Text "JOHN_LEDNON5" (177.183mm,123.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-17(176.784mm,139.827mm) on Multi-Layer And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-18(174.244mm,139.827mm) on Multi-Layer And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LedDriver1-19(171.704mm,139.827mm) on Multi-Layer And Text "JOHN_LEDNON6" (171.468mm,123.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-19(171.704mm,139.827mm) on Multi-Layer And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LedDriver1-2(171.704mm,132.207mm) on Multi-Layer And Text "JOHN_LEDNON6" (171.468mm,123.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-2(171.704mm,132.207mm) on Multi-Layer And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LedDriver1-20(169.164mm,139.827mm) on Multi-Layer And Text "JOHN_LEDNON6" (171.468mm,123.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-20(169.164mm,139.827mm) on Multi-Layer And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-3(174.244mm,132.207mm) on Multi-Layer And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LedDriver1-4(176.784mm,132.207mm) on Multi-Layer And Text "JOHN_LEDNON5" (177.183mm,123.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-4(176.784mm,132.207mm) on Multi-Layer And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-5(179.324mm,132.207mm) on Multi-Layer And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad LedDriver1-6(181.864mm,132.207mm) on Multi-Layer And Text "JOHN_LEDNON4" (183.025mm,123.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-6(181.864mm,132.207mm) on Multi-Layer And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad LedDriver1-7(184.404mm,132.207mm) on Multi-Layer And Text "JOHN_LEDNON3" (186.436mm,123.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-7(184.404mm,132.207mm) on Multi-Layer And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LedDriver1-8(186.944mm,132.207mm) on Multi-Layer And Text "JOHN_LEDNON3" (186.436mm,123.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-8(186.944mm,132.207mm) on Multi-Layer And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad LedDriver1-9(189.484mm,132.207mm) on Multi-Layer And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad OE_PulldownADC_R1-1(221.234mm,108.331mm) on Multi-Layer And Text "PinsAdicionales_FPGA" (218.592mm,106.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad OE_PulldownADC_R1-1(221.234mm,108.331mm) on Multi-Layer And Track (219.964mm,107.569mm)(219.964mm,109.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad OE_PulldownADC_R1-1(221.234mm,108.331mm) on Multi-Layer And Track (219.964mm,108.331mm)(220.193mm,108.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad OE_PulldownADC_R1-2(213.614mm,108.331mm) on Multi-Layer And Track (214.655mm,108.331mm)(214.884mm,108.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad OE_PulldownADC_R1-2(213.614mm,108.331mm) on Multi-Layer And Track (214.884mm,107.569mm)(214.884mm,108.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad OE_PulldownADC_R1-2(213.614mm,108.331mm) on Multi-Layer And Track (214.884mm,108.331mm)(214.884mm,109.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad OE_PulldownADC_R2-1(77.724mm,51.816mm) on Multi-Layer And Track (76.454mm,51.054mm)(76.454mm,52.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad OE_PulldownADC_R2-1(77.724mm,51.816mm) on Multi-Layer And Track (76.454mm,51.816mm)(76.683mm,51.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad OE_PulldownADC_R2-2(70.104mm,51.816mm) on Multi-Layer And Track (71.145mm,51.816mm)(71.374mm,51.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad OE_PulldownADC_R2-2(70.104mm,51.816mm) on Multi-Layer And Track (71.374mm,51.054mm)(71.374mm,51.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad OE_PulldownADC_R2-2(70.104mm,51.816mm) on Multi-Layer And Track (71.374mm,51.816mm)(71.374mm,52.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad Oe_Schmitt_trigger-1(140.97mm,51.181mm) on Multi-Layer And Track (138.74mm,52.341mm)(158.44mm,52.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Oe_Schmitt_trigger-10(151.13mm,58.801mm) on Multi-Layer And Track (138.74mm,57.641mm)(158.44mm,57.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Oe_Schmitt_trigger-11(148.59mm,58.801mm) on Multi-Layer And Track (138.74mm,57.641mm)(158.44mm,57.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Oe_Schmitt_trigger-12(146.05mm,58.801mm) on Multi-Layer And Track (138.74mm,57.641mm)(158.44mm,57.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Oe_Schmitt_trigger-13(143.51mm,58.801mm) on Multi-Layer And Track (138.74mm,57.641mm)(158.44mm,57.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Oe_Schmitt_trigger-14(140.97mm,58.801mm) on Multi-Layer And Track (138.74mm,57.641mm)(158.44mm,57.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Oe_Schmitt_trigger-2(143.51mm,51.181mm) on Multi-Layer And Track (138.74mm,52.341mm)(158.44mm,52.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Oe_Schmitt_trigger-3(146.05mm,51.181mm) on Multi-Layer And Track (138.74mm,52.341mm)(158.44mm,52.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Oe_Schmitt_trigger-4(148.59mm,51.181mm) on Multi-Layer And Track (138.74mm,52.341mm)(158.44mm,52.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Oe_Schmitt_trigger-5(151.13mm,51.181mm) on Multi-Layer And Track (138.74mm,52.341mm)(158.44mm,52.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Oe_Schmitt_trigger-6(153.67mm,51.181mm) on Multi-Layer And Track (138.74mm,52.341mm)(158.44mm,52.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Oe_Schmitt_trigger-7(156.21mm,51.181mm) on Multi-Layer And Track (138.74mm,52.341mm)(158.44mm,52.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Oe_Schmitt_trigger-8(156.21mm,58.801mm) on Multi-Layer And Track (138.74mm,57.641mm)(158.44mm,57.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Oe_Schmitt_trigger-9(153.67mm,58.801mm) on Multi-Layer And Track (138.74mm,57.641mm)(158.44mm,57.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad PinsAdicionales_FPGA-1(219.71mm,96.901mm) on Multi-Layer And Text "Ch-S&H" (211.112mm,96.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad PinsAdicionales_FPGA-1(219.71mm,96.901mm) on Multi-Layer And Track (218.44mm,95.631mm)(218.44mm,105.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad PinsAdicionales_FPGA-1(219.71mm,96.901mm) on Multi-Layer And Track (218.44mm,95.631mm)(220.98mm,95.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad PinsAdicionales_FPGA-1(219.71mm,96.901mm) on Multi-Layer And Track (218.44mm,98.171mm)(220.98mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad PinsAdicionales_FPGA-1(219.71mm,96.901mm) on Multi-Layer And Track (220.98mm,95.631mm)(220.98mm,105.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad PinsAdicionales_FPGA-2(219.71mm,99.441mm) on Multi-Layer And Track (218.44mm,95.631mm)(218.44mm,105.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad PinsAdicionales_FPGA-2(219.71mm,99.441mm) on Multi-Layer And Track (218.44mm,98.171mm)(220.98mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad PinsAdicionales_FPGA-2(219.71mm,99.441mm) on Multi-Layer And Track (220.98mm,95.631mm)(220.98mm,105.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad PinsAdicionales_FPGA-3(219.71mm,101.981mm) on Multi-Layer And Text "R_FPGA_S&H" (214.808mm,101.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad PinsAdicionales_FPGA-3(219.71mm,101.981mm) on Multi-Layer And Track (218.44mm,95.631mm)(218.44mm,105.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad PinsAdicionales_FPGA-3(219.71mm,101.981mm) on Multi-Layer And Track (220.98mm,95.631mm)(220.98mm,105.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad PinsAdicionales_FPGA-4(219.71mm,104.521mm) on Multi-Layer And Track (218.44mm,105.791mm)(220.98mm,105.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad PinsAdicionales_FPGA-4(219.71mm,104.521mm) on Multi-Layer And Track (218.44mm,95.631mm)(218.44mm,105.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad PinsAdicionales_FPGA-4(219.71mm,104.521mm) on Multi-Layer And Track (220.98mm,95.631mm)(220.98mm,105.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad PulsadorStart-1(82.586mm,50.598mm) on Multi-Layer And Track (83.836mm,50.594mm)(85.836mm,50.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad PulsadorStart-2(82.586mm,57.098mm) on Multi-Layer And Track (83.836mm,57.102mm)(85.836mm,57.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad PulsadorStart-3(87.086mm,50.598mm) on Multi-Layer And Track (83.836mm,50.594mm)(85.836mm,50.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad PulsadorStart-4(87.086mm,57.098mm) on Multi-Layer And Text "OE_PulldownADC_R2" (68.834mm,54.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad PulsadorStart-4(87.086mm,57.098mm) on Multi-Layer And Track (83.836mm,57.102mm)(85.836mm,57.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D1-1(184.15mm,78.613mm) on Multi-Layer And Text "E0_ADC_R2" (175.692mm,77.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad R_ADC_D1-1(184.15mm,78.613mm) on Multi-Layer And Track (182.88mm,77.851mm)(182.88mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D1-1(184.15mm,78.613mm) on Multi-Layer And Track (182.88mm,78.613mm)(183.109mm,78.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D1-2(176.53mm,78.613mm) on Multi-Layer And Text "E0_ADC_R2" (175.692mm,77.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D1-2(176.53mm,78.613mm) on Multi-Layer And Track (177.571mm,78.613mm)(177.8mm,78.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R_ADC_D1-2(176.53mm,78.613mm) on Multi-Layer And Track (177.8mm,77.851mm)(177.8mm,78.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R_ADC_D1-2(176.53mm,78.613mm) on Multi-Layer And Track (177.8mm,78.613mm)(177.8mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D2-1(184.15mm,81.432mm) on Multi-Layer And Text "R_ADC_D1" (175.692mm,80.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad R_ADC_D2-1(184.15mm,81.432mm) on Multi-Layer And Track (182.88mm,80.67mm)(182.88mm,82.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D2-1(184.15mm,81.432mm) on Multi-Layer And Track (182.88mm,81.432mm)(183.109mm,81.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D2-2(176.53mm,81.432mm) on Multi-Layer And Text "R_ADC_D1" (175.692mm,80.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D2-2(176.53mm,81.432mm) on Multi-Layer And Track (177.571mm,81.432mm)(177.8mm,81.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R_ADC_D2-2(176.53mm,81.432mm) on Multi-Layer And Track (177.8mm,80.67mm)(177.8mm,81.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R_ADC_D2-2(176.53mm,81.432mm) on Multi-Layer And Track (177.8mm,81.432mm)(177.8mm,82.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D3-1(184.15mm,84.785mm) on Multi-Layer And Text "R_ADC_D2" (175.692mm,83.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad R_ADC_D3-1(184.15mm,84.785mm) on Multi-Layer And Track (182.88mm,84.023mm)(182.88mm,85.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D3-1(184.15mm,84.785mm) on Multi-Layer And Track (182.88mm,84.785mm)(183.109mm,84.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D3-2(176.53mm,84.785mm) on Multi-Layer And Text "R_ADC_D2" (175.692mm,83.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D3-2(176.53mm,84.785mm) on Multi-Layer And Track (177.571mm,84.785mm)(177.8mm,84.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R_ADC_D3-2(176.53mm,84.785mm) on Multi-Layer And Track (177.8mm,84.023mm)(177.8mm,84.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R_ADC_D3-2(176.53mm,84.785mm) on Multi-Layer And Track (177.8mm,84.785mm)(177.8mm,85.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D4-1(184.15mm,88.138mm) on Multi-Layer And Text "R_ADC_D3" (175.692mm,86.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad R_ADC_D4-1(184.15mm,88.138mm) on Multi-Layer And Track (182.88mm,87.376mm)(182.88mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D4-1(184.15mm,88.138mm) on Multi-Layer And Track (182.88mm,88.138mm)(183.109mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D4-2(176.53mm,88.138mm) on Multi-Layer And Text "R_ADC_D3" (175.692mm,86.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D4-2(176.53mm,88.138mm) on Multi-Layer And Track (177.571mm,88.138mm)(177.8mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R_ADC_D4-2(176.53mm,88.138mm) on Multi-Layer And Track (177.8mm,87.376mm)(177.8mm,88.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R_ADC_D4-2(176.53mm,88.138mm) on Multi-Layer And Track (177.8mm,88.138mm)(177.8mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D5-1(172.339mm,90.083mm) on Multi-Layer And Text "DAC_fpga" (163.754mm,89.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad R_ADC_D5-1(172.339mm,90.083mm) on Multi-Layer And Track (171.069mm,89.321mm)(171.069mm,90.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D5-1(172.339mm,90.083mm) on Multi-Layer And Track (171.069mm,90.083mm)(171.298mm,90.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D5-2(164.719mm,90.083mm) on Multi-Layer And Text "DAC_fpga" (163.754mm,89.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D5-2(164.719mm,90.083mm) on Multi-Layer And Track (165.76mm,90.083mm)(165.989mm,90.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R_ADC_D5-2(164.719mm,90.083mm) on Multi-Layer And Track (165.989mm,89.321mm)(165.989mm,90.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R_ADC_D5-2(164.719mm,90.083mm) on Multi-Layer And Track (165.989mm,90.083mm)(165.989mm,90.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad R_ADC_D6-1(128.778mm,74.676mm) on Multi-Layer And Track (127.508mm,73.914mm)(127.508mm,75.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D6-1(128.778mm,74.676mm) on Multi-Layer And Track (127.508mm,74.676mm)(127.737mm,74.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D6-2(121.158mm,74.676mm) on Multi-Layer And Track (122.199mm,74.676mm)(122.428mm,74.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R_ADC_D6-2(121.158mm,74.676mm) on Multi-Layer And Track (122.428mm,73.914mm)(122.428mm,74.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R_ADC_D6-2(121.158mm,74.676mm) on Multi-Layer And Track (122.428mm,74.676mm)(122.428mm,75.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D7-1(128.778mm,78.105mm) on Multi-Layer And Text "R_ADC_D6" (120.32mm,76.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad R_ADC_D7-1(128.778mm,78.105mm) on Multi-Layer And Track (127.508mm,77.343mm)(127.508mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D7-1(128.778mm,78.105mm) on Multi-Layer And Track (127.508mm,78.105mm)(127.737mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D7-2(121.158mm,78.105mm) on Multi-Layer And Text "R_ADC_D6" (120.32mm,76.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D7-2(121.158mm,78.105mm) on Multi-Layer And Track (122.199mm,78.105mm)(122.428mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R_ADC_D7-2(121.158mm,78.105mm) on Multi-Layer And Track (122.428mm,77.343mm)(122.428mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R_ADC_D7-2(121.158mm,78.105mm) on Multi-Layer And Track (122.428mm,78.105mm)(122.428mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D8-1(128.778mm,80.772mm) on Multi-Layer And Text "R_ADC_D7" (120.32mm,80.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad R_ADC_D8-1(128.778mm,80.772mm) on Multi-Layer And Track (127.508mm,80.01mm)(127.508mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D8-1(128.778mm,80.772mm) on Multi-Layer And Track (127.508mm,80.772mm)(127.737mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_ADC_D8-2(121.158mm,80.772mm) on Multi-Layer And Text "R_ADC_D7" (120.32mm,80.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R_ADC_D8-2(121.158mm,80.772mm) on Multi-Layer And Track (122.199mm,80.772mm)(122.428mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R_ADC_D8-2(121.158mm,80.772mm) on Multi-Layer And Track (122.428mm,80.01mm)(122.428mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R_ADC_D8-2(121.158mm,80.772mm) on Multi-Layer And Track (122.428mm,80.772mm)(122.428mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon1-1(192.169mm,114.3mm) on Multi-Layer And Track (191.407mm,113.03mm)(192.931mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon1-1(192.169mm,114.3mm) on Multi-Layer And Track (192.169mm,113.03mm)(192.169mm,113.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon1-2(192.169mm,106.68mm) on Multi-Layer And Track (191.407mm,107.95mm)(192.169mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon1-2(192.169mm,106.68mm) on Multi-Layer And Track (192.169mm,107.721mm)(192.169mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R_de_JohnLednon1-2(192.169mm,106.68mm) on Multi-Layer And Track (192.169mm,107.95mm)(192.931mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon2-1(188.395mm,114.3mm) on Multi-Layer And Track (187.633mm,113.03mm)(189.157mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon2-1(188.395mm,114.3mm) on Multi-Layer And Track (188.395mm,113.03mm)(188.395mm,113.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon2-2(188.395mm,106.68mm) on Multi-Layer And Track (187.633mm,107.95mm)(188.395mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon2-2(188.395mm,106.68mm) on Multi-Layer And Track (188.395mm,107.721mm)(188.395mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R_de_JohnLednon2-2(188.395mm,106.68mm) on Multi-Layer And Track (188.395mm,107.95mm)(189.157mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon3-1(184.622mm,114.3mm) on Multi-Layer And Track (183.86mm,113.03mm)(185.384mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon3-1(184.622mm,114.3mm) on Multi-Layer And Track (184.622mm,113.03mm)(184.622mm,113.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon3-2(184.622mm,106.68mm) on Multi-Layer And Track (183.86mm,107.95mm)(184.622mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon3-2(184.622mm,106.68mm) on Multi-Layer And Track (184.622mm,107.721mm)(184.622mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R_de_JohnLednon3-2(184.622mm,106.68mm) on Multi-Layer And Track (184.622mm,107.95mm)(185.384mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon4-1(180.848mm,114.3mm) on Multi-Layer And Track (180.086mm,113.03mm)(181.61mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon4-1(180.848mm,114.3mm) on Multi-Layer And Track (180.848mm,113.03mm)(180.848mm,113.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon4-2(180.848mm,106.68mm) on Multi-Layer And Track (180.086mm,107.95mm)(180.848mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon4-2(180.848mm,106.68mm) on Multi-Layer And Track (180.848mm,107.721mm)(180.848mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R_de_JohnLednon4-2(180.848mm,106.68mm) on Multi-Layer And Track (180.848mm,107.95mm)(181.61mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon5-1(177.074mm,114.3mm) on Multi-Layer And Track (176.312mm,113.03mm)(177.836mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon5-1(177.074mm,114.3mm) on Multi-Layer And Track (177.074mm,113.03mm)(177.074mm,113.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon5-2(177.074mm,106.68mm) on Multi-Layer And Track (176.312mm,107.95mm)(177.074mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon5-2(177.074mm,106.68mm) on Multi-Layer And Track (177.074mm,107.721mm)(177.074mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R_de_JohnLednon5-2(177.074mm,106.68mm) on Multi-Layer And Track (177.074mm,107.95mm)(177.836mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_de_JohnLednon6-1(173.301mm,114.3mm) on Multi-Layer And Text "R_NewStart" (160.833mm,114.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon6-1(173.301mm,114.3mm) on Multi-Layer And Track (172.539mm,113.03mm)(174.063mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon6-1(173.301mm,114.3mm) on Multi-Layer And Track (173.301mm,113.03mm)(173.301mm,113.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon6-2(173.301mm,106.68mm) on Multi-Layer And Track (172.539mm,107.95mm)(173.301mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon6-2(173.301mm,106.68mm) on Multi-Layer And Track (173.301mm,107.721mm)(173.301mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R_de_JohnLednon6-2(173.301mm,106.68mm) on Multi-Layer And Track (173.301mm,107.95mm)(174.063mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_de_JohnLednon7-1(169.527mm,114.3mm) on Multi-Layer And Text "R_NewStart" (160.833mm,114.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon7-1(169.527mm,114.3mm) on Multi-Layer And Track (168.765mm,113.03mm)(170.289mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon7-1(169.527mm,114.3mm) on Multi-Layer And Track (169.527mm,113.03mm)(169.527mm,113.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon7-2(169.527mm,106.68mm) on Multi-Layer And Track (168.765mm,107.95mm)(169.527mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon7-2(169.527mm,106.68mm) on Multi-Layer And Track (169.527mm,107.721mm)(169.527mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R_de_JohnLednon7-2(169.527mm,106.68mm) on Multi-Layer And Track (169.527mm,107.95mm)(170.289mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad R_de_JohnLednon8-1(165.753mm,114.3mm) on Multi-Layer And Text "R_NewStart" (160.833mm,114.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon8-1(165.753mm,114.3mm) on Multi-Layer And Track (164.991mm,113.03mm)(166.515mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon8-1(165.753mm,114.3mm) on Multi-Layer And Track (165.753mm,113.03mm)(165.753mm,113.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_JohnLednon8-2(165.753mm,106.68mm) on Multi-Layer And Track (164.991mm,107.95mm)(165.753mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_JohnLednon8-2(165.753mm,106.68mm) on Multi-Layer And Track (165.753mm,107.721mm)(165.753mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R_de_JohnLednon8-2(165.753mm,106.68mm) on Multi-Layer And Track (165.753mm,107.95mm)(166.515mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver1-1(132.606mm,132.512mm) on Multi-Layer And Track (131.844mm,133.782mm)(133.368mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver1-1(132.606mm,132.512mm) on Multi-Layer And Track (132.606mm,133.553mm)(132.606mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver1-2(132.606mm,140.132mm) on Multi-Layer And Track (131.844mm,138.862mm)(132.606mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver1-2(132.606mm,140.132mm) on Multi-Layer And Track (132.606mm,138.862mm)(132.606mm,139.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R_de_TaxiDriver1-2(132.606mm,140.132mm) on Multi-Layer And Track (132.606mm,138.862mm)(133.368mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver2-1(136.942mm,132.512mm) on Multi-Layer And Track (136.18mm,133.782mm)(137.704mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver2-1(136.942mm,132.512mm) on Multi-Layer And Track (136.942mm,133.553mm)(136.942mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver2-2(136.942mm,140.132mm) on Multi-Layer And Track (136.18mm,138.862mm)(136.942mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver2-2(136.942mm,140.132mm) on Multi-Layer And Track (136.942mm,138.862mm)(136.942mm,139.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R_de_TaxiDriver2-2(136.942mm,140.132mm) on Multi-Layer And Track (136.942mm,138.862mm)(137.704mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver3-1(141.278mm,132.512mm) on Multi-Layer And Track (140.516mm,133.782mm)(142.04mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver3-1(141.278mm,132.512mm) on Multi-Layer And Track (141.278mm,133.553mm)(141.278mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver3-2(141.278mm,140.132mm) on Multi-Layer And Track (140.516mm,138.862mm)(141.278mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver3-2(141.278mm,140.132mm) on Multi-Layer And Track (141.278mm,138.862mm)(141.278mm,139.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R_de_TaxiDriver3-2(141.278mm,140.132mm) on Multi-Layer And Track (141.278mm,138.862mm)(142.04mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver4-1(145.615mm,132.512mm) on Multi-Layer And Track (144.853mm,133.782mm)(146.377mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver4-1(145.615mm,132.512mm) on Multi-Layer And Track (145.615mm,133.553mm)(145.615mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_de_TaxiDriver4-2(145.615mm,140.132mm) on Multi-Layer And Text "R_de_TaxiDriver3" (143.056mm,139.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver4-2(145.615mm,140.132mm) on Multi-Layer And Track (144.853mm,138.862mm)(145.615mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver4-2(145.615mm,140.132mm) on Multi-Layer And Track (145.615mm,138.862mm)(145.615mm,139.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R_de_TaxiDriver4-2(145.615mm,140.132mm) on Multi-Layer And Track (145.615mm,138.862mm)(146.377mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver5-1(149.951mm,132.512mm) on Multi-Layer And Track (149.189mm,133.782mm)(150.713mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver5-1(149.951mm,132.512mm) on Multi-Layer And Track (149.951mm,133.553mm)(149.951mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_de_TaxiDriver5-2(149.951mm,140.132mm) on Multi-Layer And Text "R_de_TaxiDriver3" (143.056mm,139.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver5-2(149.951mm,140.132mm) on Multi-Layer And Track (149.189mm,138.862mm)(149.951mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver5-2(149.951mm,140.132mm) on Multi-Layer And Track (149.951mm,138.862mm)(149.951mm,139.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R_de_TaxiDriver5-2(149.951mm,140.132mm) on Multi-Layer And Track (149.951mm,138.862mm)(150.713mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver6-1(154.287mm,132.512mm) on Multi-Layer And Track (153.525mm,133.782mm)(155.049mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver6-1(154.287mm,132.512mm) on Multi-Layer And Track (154.287mm,133.553mm)(154.287mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_de_TaxiDriver6-2(154.287mm,140.132mm) on Multi-Layer And Text "R_de_TaxiDriver3" (143.056mm,139.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver6-2(154.287mm,140.132mm) on Multi-Layer And Track (153.525mm,138.862mm)(154.287mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver6-2(154.287mm,140.132mm) on Multi-Layer And Track (154.287mm,138.862mm)(154.287mm,139.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R_de_TaxiDriver6-2(154.287mm,140.132mm) on Multi-Layer And Track (154.287mm,138.862mm)(155.049mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_de_TaxiDriver7-1(158.623mm,132.512mm) on Multi-Layer And Text "JOHN_LEDNON8" (159.022mm,122.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver7-1(158.623mm,132.512mm) on Multi-Layer And Track (157.861mm,133.782mm)(159.385mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver7-1(158.623mm,132.512mm) on Multi-Layer And Track (158.623mm,133.553mm)(158.623mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_de_TaxiDriver7-2(158.623mm,140.132mm) on Multi-Layer And Text "JOHN_LEDNON8" (159.022mm,122.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_de_TaxiDriver7-2(158.623mm,140.132mm) on Multi-Layer And Text "R_de_TaxiDriver3" (143.056mm,139.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver7-2(158.623mm,140.132mm) on Multi-Layer And Track (157.861mm,138.862mm)(158.623mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver7-2(158.623mm,140.132mm) on Multi-Layer And Track (158.623mm,138.862mm)(158.623mm,139.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R_de_TaxiDriver7-2(158.623mm,140.132mm) on Multi-Layer And Track (158.623mm,138.862mm)(159.385mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R_de_TaxiDriver8-1(162.959mm,132.512mm) on Multi-Layer And Text "JOHN_LEDNON7" (165.372mm,123.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver8-1(162.959mm,132.512mm) on Multi-Layer And Track (162.197mm,133.782mm)(163.721mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver8-1(162.959mm,132.512mm) on Multi-Layer And Track (162.959mm,133.553mm)(162.959mm,133.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R_de_TaxiDriver8-2(162.959mm,140.132mm) on Multi-Layer And Text "JOHN_LEDNON7" (165.372mm,123.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_de_TaxiDriver8-2(162.959mm,140.132mm) on Multi-Layer And Text "R_de_TaxiDriver3" (143.056mm,139.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_de_TaxiDriver8-2(162.959mm,140.132mm) on Multi-Layer And Track (162.197mm,138.862mm)(162.959mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_de_TaxiDriver8-2(162.959mm,140.132mm) on Multi-Layer And Track (162.959mm,138.862mm)(162.959mm,139.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R_de_TaxiDriver8-2(162.959mm,140.132mm) on Multi-Layer And Track (162.959mm,138.862mm)(163.721mm,138.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_FPGA_S&H-1(215.646mm,91.694mm) on Multi-Layer And Track (214.884mm,92.964mm)(216.408mm,92.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_FPGA_S&H-1(215.646mm,91.694mm) on Multi-Layer And Track (215.646mm,92.735mm)(215.646mm,92.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_FPGA_S&H-2(215.646mm,99.314mm) on Multi-Layer And Track (214.884mm,98.044mm)(215.646mm,98.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_FPGA_S&H-2(215.646mm,99.314mm) on Multi-Layer And Track (215.646mm,98.044mm)(215.646mm,98.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R_FPGA_S&H-2(215.646mm,99.314mm) on Multi-Layer And Track (215.646mm,98.044mm)(216.408mm,98.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_NewStart-1(161.671mm,112.649mm) on Multi-Layer And Track (160.909mm,111.379mm)(162.433mm,111.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_NewStart-1(161.671mm,112.649mm) on Multi-Layer And Track (161.671mm,111.379mm)(161.671mm,111.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_NewStart-2(161.671mm,105.029mm) on Multi-Layer And Track (160.909mm,106.299mm)(161.671mm,106.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_NewStart-2(161.671mm,105.029mm) on Multi-Layer And Track (161.671mm,106.07mm)(161.671mm,106.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R_NewStart-2(161.671mm,105.029mm) on Multi-Layer And Track (161.671mm,106.299mm)(162.433mm,106.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R_PullDownPulsador-1(90.551mm,54.356mm) on Multi-Layer And Text "OE_PulldownADC_R2" (68.834mm,54.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_PullDownPulsador-1(90.551mm,54.356mm) on Multi-Layer And Track (89.789mm,55.626mm)(91.313mm,55.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_PullDownPulsador-1(90.551mm,54.356mm) on Multi-Layer And Track (90.551mm,55.397mm)(90.551mm,55.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R_PullDownPulsador-2(90.551mm,61.976mm) on Multi-Layer And Track (89.789mm,60.706mm)(90.551mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R_PullDownPulsador-2(90.551mm,61.976mm) on Multi-Layer And Track (90.551mm,60.706mm)(90.551mm,60.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R_PullDownPulsador-2(90.551mm,61.976mm) on Multi-Layer And Track (90.551mm,60.706mm)(91.313mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad R1-1(111.76mm,123.444mm) on Multi-Layer And Text "R2" (112.954mm,122.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R1-1(111.76mm,123.444mm) on Multi-Layer And Track (111.76mm,124.714mm)(111.76mm,125.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R1-2(111.76mm,133.604mm) on Multi-Layer And Track (111.76mm,131.572mm)(111.76mm,132.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad R1-S&H-1(207.137mm,74.041mm) on Multi-Layer And Track (205.867mm,73.279mm)(205.867mm,74.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R1-S&H-1(207.137mm,74.041mm) on Multi-Layer And Track (205.867mm,74.041mm)(206.096mm,74.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R1-S&H-2(199.517mm,74.041mm) on Multi-Layer And Track (200.558mm,74.041mm)(200.787mm,74.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R1-S&H-2(199.517mm,74.041mm) on Multi-Layer And Track (200.787mm,73.279mm)(200.787mm,74.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R1-S&H-2(199.517mm,74.041mm) on Multi-Layer And Track (200.787mm,74.041mm)(200.787mm,74.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad R2-1(113.792mm,120.65mm) on Multi-Layer And Text "D1OFF" (110.541mm,119.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R2-1(113.792mm,120.65mm) on Multi-Layer And Track (115.062mm,120.65mm)(115.824mm,120.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad R2-2(123.952mm,120.65mm) on Multi-Layer And Track (121.92mm,120.65mm)(122.682mm,120.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R4-1(99.314mm,144.399mm) on Multi-Layer And Track (99.314mm,142.367mm)(99.314mm,143.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R4-2(99.314mm,134.239mm) on Multi-Layer And Track (99.314mm,135.509mm)(99.314mm,136.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R5-1(91.63mm,134.112mm) on Multi-Layer And Track (91.63mm,135.382mm)(91.63mm,136.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(91.63mm,144.272mm) on Multi-Layer And Text "JFOut" (85.496mm,142.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R5-2(91.63mm,144.272mm) on Multi-Layer And Track (91.63mm,142.24mm)(91.63mm,143.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R6-1(95.758mm,144.399mm) on Multi-Layer And Track (95.758mm,142.367mm)(95.758mm,143.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R6-2(95.758mm,134.239mm) on Multi-Layer And Track (95.758mm,135.509mm)(95.758mm,136.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S&H-1(201.041mm,95.377mm) on Multi-Layer And Text "Ccoup2-S&H" (192.557mm,94.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad S&H-1(201.041mm,95.377mm) on Multi-Layer And Track (202.311mm,86.487mm)(202.311mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad S&H-2(201.041mm,92.837mm) on Multi-Layer And Track (202.311mm,86.487mm)(202.311mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad S&H-3(201.041mm,90.297mm) on Multi-Layer And Track (202.311mm,86.487mm)(202.311mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S&H-4(201.041mm,87.757mm) on Multi-Layer And Text "C_decoupComp" (198.78mm,86.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad S&H-4(201.041mm,87.757mm) on Multi-Layer And Text "RVar-S&H" (191.351mm,84.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad S&H-4(201.041mm,87.757mm) on Multi-Layer And Track (202.311mm,86.487mm)(202.311mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S&H-5(208.661mm,87.757mm) on Multi-Layer And Text "C_decoupComp" (198.78mm,86.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad S&H-5(208.661mm,87.757mm) on Multi-Layer And Track (207.391mm,86.487mm)(207.391mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad S&H-6(208.661mm,90.297mm) on Multi-Layer And Track (207.391mm,86.487mm)(207.391mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad S&H-7(208.661mm,92.837mm) on Multi-Layer And Track (207.391mm,86.487mm)(207.391mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad S&H-8(208.661mm,95.377mm) on Multi-Layer And Text "Ccoup2-S&H" (192.557mm,94.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad S&H-8(208.661mm,95.377mm) on Multi-Layer And Track (207.391mm,86.487mm)(207.391mm,96.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Sar/Delta_Jumper-1(82.55mm,66.421mm) on Multi-Layer And Track (81.28mm,60.071mm)(81.28mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Sar/Delta_Jumper-1(82.55mm,66.421mm) on Multi-Layer And Track (81.28mm,65.151mm)(83.82mm,65.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Sar/Delta_Jumper-1(82.55mm,66.421mm) on Multi-Layer And Track (81.28mm,67.691mm)(83.82mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Sar/Delta_Jumper-1(82.55mm,66.421mm) on Multi-Layer And Track (83.82mm,60.071mm)(83.82mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Sar/Delta_Jumper-2(82.55mm,63.881mm) on Multi-Layer And Track (81.28mm,60.071mm)(81.28mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Sar/Delta_Jumper-2(82.55mm,63.881mm) on Multi-Layer And Track (81.28mm,65.151mm)(83.82mm,65.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Sar/Delta_Jumper-2(82.55mm,63.881mm) on Multi-Layer And Track (83.82mm,60.071mm)(83.82mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad Sar/Delta_Jumper-3(82.55mm,61.341mm) on Multi-Layer And Track (81.28mm,60.071mm)(81.28mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Sar/Delta_Jumper-3(82.55mm,61.341mm) on Multi-Layer And Track (81.28mm,60.071mm)(83.82mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad Sar/Delta_Jumper-3(82.55mm,61.341mm) on Multi-Layer And Track (83.82mm,60.071mm)(83.82mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad SwitchesLEDS-2(132.842mm,118.364mm) on Multi-Layer And Text "Latch_leds" (133.013mm,116.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SwitchesLEDS-3(135.382mm,118.364mm) on Multi-Layer And Text "Latch_leds" (133.013mm,116.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.022mm < 0.254mm) Between Pad SwitchesLEDS-4(137.922mm,118.364mm) on Multi-Layer And Text "Latch_leds" (133.013mm,116.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.022mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SwitchesLEDS-5(140.462mm,118.364mm) on Multi-Layer And Text "Latch_leds" (133.013mm,116.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad SwitchesLEDS-6(143.002mm,118.364mm) on Multi-Layer And Text "Latch_leds" (133.013mm,116.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SwitchesLEDS-7(145.542mm,118.364mm) on Multi-Layer And Text "Latch_leds" (133.013mm,116.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad SwitchesLEDS-8(148.082mm,118.364mm) on Multi-Layer And Text "Latch_leds" (133.013mm,116.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-1(80.264mm,131.699mm) on Multi-Layer And Text "fcSelector1" (77.445mm,129.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad U1-1(80.264mm,131.699mm) on Multi-Layer And Track (77.089mm,130.509mm)(79.104mm,130.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U1-1(80.264mm,131.699mm) on Multi-Layer And Track (79.104mm,130.509mm)(79.104mm,140.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad U1-2(80.264mm,134.239mm) on Multi-Layer And Track (79.104mm,130.509mm)(79.104mm,140.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad U1-3(80.264mm,136.779mm) on Multi-Layer And Track (79.104mm,130.509mm)(79.104mm,140.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad U1-4(80.264mm,139.319mm) on Multi-Layer And Track (79.104mm,130.509mm)(79.104mm,140.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U1-5(72.644mm,139.319mm) on Multi-Layer And Track (73.804mm,130.509mm)(73.804mm,140.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U1-6(72.644mm,136.779mm) on Multi-Layer And Track (73.804mm,130.509mm)(73.804mm,140.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U1-7(72.644mm,134.239mm) on Multi-Layer And Track (73.804mm,130.509mm)(73.804mm,140.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U1-8(72.644mm,131.699mm) on Multi-Layer And Track (73.804mm,130.509mm)(73.804mm,140.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad UOFF-1(123.571mm,124.714mm) on Multi-Layer And Track (122.411mm,123.374mm)(122.411mm,133.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad UOFF-2(123.571mm,127.254mm) on Multi-Layer And Track (122.411mm,123.374mm)(122.411mm,133.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad UOFF-3(123.571mm,129.794mm) on Multi-Layer And Track (122.411mm,123.374mm)(122.411mm,133.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad UOFF-4(123.571mm,132.334mm) on Multi-Layer And Track (122.411mm,123.374mm)(122.411mm,133.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad UOFF-5(115.951mm,132.334mm) on Multi-Layer And Track (117.111mm,123.374mm)(117.111mm,133.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad UOFF-6(115.951mm,129.794mm) on Multi-Layer And Track (117.111mm,123.374mm)(117.111mm,133.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad UOFF-7(115.951mm,127.254mm) on Multi-Layer And Track (117.111mm,123.374mm)(117.111mm,133.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UOFF-8(115.951mm,124.714mm) on Multi-Layer And Text "R2" (112.954mm,122.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad UOFF-8(115.951mm,124.714mm) on Multi-Layer And Track (117.111mm,123.374mm)(117.111mm,133.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
Rule Violations :960

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (168.402mm,68.199mm) on Top Overlay And Text "JumperPulsador" (150.266mm,67.539mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (193.675mm,86.868mm) on Top Overlay And Text "RVar-S&H" (191.351mm,84.874mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (197.485mm,95.377mm) on Top Overlay And Text "Ccoup2-S&H" (192.557mm,94.59mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (204.851mm,96.647mm) on Top Overlay And Text "Ccoup2-S&H" (192.557mm,94.59mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (212.217mm,89.154mm) on Top Overlay And Text "C_decoupComp" (198.78mm,86.335mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (212.217mm,89.154mm) on Top Overlay And Text "J1-S&H" (212.242mm,87.351mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (217.424mm,118.872mm) on Top Overlay And Text "DAC_ADA_R1" (212.649mm,117.17mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (225.044mm,76.962mm) on Top Overlay And Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (225.044mm,76.962mm) on Top Overlay And Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (228.092mm,80.264mm) on Top Overlay And Text "C6-F2" (223.939mm,79.083mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (228.092mm,84.074mm) on Top Overlay And Text "C7-F2" (226.974mm,82.398mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (228.219mm,93.345mm) on Top Overlay And Text "C3-F2" (223.799mm,90.78mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (228.219mm,93.345mm) on Top Overlay And Text "C4-F2" (227.355mm,91.161mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (228.473mm,89.027mm) on Top Overlay And Text "C5-F2" (226.974mm,86.208mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (228.6mm,101.473mm) on Top Overlay And Text "R_FPGA_S&H" (214.808mm,101.422mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (229.743mm,77.089mm) on Top Overlay And Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (229.743mm,77.089mm) on Top Overlay And Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (233.172mm,80.264mm) on Top Overlay And Text "C8-F2" (233.21mm,79.083mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (233.172mm,80.264mm) on Top Overlay And Text "Ccoup-F2a" (228.625mm,79.731mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (233.172mm,84.074mm) on Top Overlay And Text "C7-F2" (226.974mm,82.398mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (233.299mm,93.345mm) on Top Overlay And Text "C4-F2" (227.355mm,91.161mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (233.553mm,89.027mm) on Top Overlay And Text "C5-F2" (226.974mm,86.208mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (234.315mm,76.962mm) on Top Overlay And Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.012mm < 0.254mm) Between Arc (234.315mm,76.962mm) on Top Overlay And Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay Silk Text to Silk Clearance [0.012mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (236.982mm,93.091mm) on Top Overlay And Text "fcSelector-F2" (236.779mm,92.354mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (237.062mm,106.807mm) on Top Overlay And Text "PinsAdicionales_FPGA" (218.592mm,106.909mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (238.062mm,105.157mm) on Top Overlay And Text "Ccoupvcc7" (227.482mm,104.115mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (239.903mm,114.681mm) on Top Overlay And Text "filtro2" (236.957mm,112.471mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (240.665mm,95.377mm) on Top Overlay And Text "Ccoup-F2b" (227.101mm,95.987mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.038mm < 0.254mm) Between Arc (240.665mm,95.377mm) on Top Overlay And Text "fcSelector-F2" (236.779mm,92.354mm) on Top Overlay Silk Text to Silk Clearance [0.038mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (66.929mm,113.157mm) on Top Overlay And Text "Ccoupvcc5" (60.096mm,113.259mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (73.787mm,113.157mm) on Top Overlay And Text "Ccoupvcc5" (60.096mm,113.259mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (74.041mm,120.142mm) on Top Overlay And Text "C2" (73.05mm,118.593mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (74.041mm,125.222mm) on Top Overlay And Text "AlimentacionFPGA" (65.684mm,126.594mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (74.168mm,116.459mm) on Top Overlay And Text "Ccoup2-Filter" (72.669mm,115.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Arc (76.454mm,130.509mm) on Top Overlay And Text "fcSelector1" (77.445mm,129.743mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (78.104mm,131.509mm) on Top Overlay And Text "fcSelector1" (77.445mm,129.743mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (79.248mm,116.459mm) on Top Overlay And Text "C4" (78.13mm,115.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (79.248mm,116.459mm) on Top Overlay And Text "Ccoup2-Filter" (72.669mm,115.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (80.264mm,130.399mm) on Top Overlay And Text "fcSelector1" (77.445mm,129.743mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (84.074mm,104.648mm) on Top Overlay And Text "C3" (83.058mm,102.87mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (84.836mm,53.848mm) on Top Overlay And Text "OE_PulldownADC_R2" (68.834mm,54.737mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (89.154mm,104.648mm) on Top Overlay And Text "C7" (90.678mm,102.87mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.245mm < 0.254mm) Between Arc (92.583mm,116.205mm) on Top Overlay And Text "Ccoup2-Filter" (72.669mm,115.799mm) on Top Overlay Silk Text to Silk Clearance [0.245mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+VrefDAC_ADC_R1" (188.773mm,71.069mm) on Top Overlay And Text "BUFFER_ADC2" (200.355mm,70.968mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+VrefDAC_ADC_R1" (188.773mm,71.069mm) on Top Overlay And Text "PresetVrefDAC_ADC" (192.888mm,70.764mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ADA_Opamp" (227.889mm,137.592mm) on Top Overlay And Text "DAC_ADA_R3" (223.939mm,137.071mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ADA_Opamp" (227.889mm,137.592mm) on Top Overlay And Text "Salida" (239.763mm,136.197mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ADA_Opamp" (227.889mm,137.592mm) on Top Overlay And Track (224.282mm,137.795mm)(231.902mm,137.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ADA_Opamp" (227.889mm,137.592mm) on Top Overlay And Track (231.902mm,137.795mm)(231.902mm,140.335mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ADA_Opamp" (227.889mm,137.592mm) on Top Overlay And Track (234.823mm,137.795mm)(234.823mm,140.335mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ADA_Opamp" (227.889mm,137.592mm) on Top Overlay And Track (234.823mm,137.795mm)(242.443mm,137.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ADA_Opamp" (227.889mm,137.592mm) on Top Overlay And Track (239.903mm,137.795mm)(239.903mm,140.335mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AlimentacionFPGA" (65.684mm,126.594mm) on Top Overlay And Text "C1" (72.923mm,127.356mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AlimentacionFPGA" (65.684mm,126.594mm) on Top Overlay And Track (77.295mm,124.714mm)(77.295mm,126.729mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AlimentacionFPGA" (65.684mm,126.594mm) on Top Overlay And Track (77.295mm,126.729mm)(94.135mm,126.729mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "BUFFER_ADC2" (200.355mm,70.968mm) on Top Overlay And Text "PresetVrefDAC_ADC" (192.888mm,70.764mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "BUFFER_ADC2" (200.355mm,70.968mm) on Top Overlay And Track (212.217mm,63.373mm)(212.217mm,74.803mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "BUFFER_ADC2" (200.355mm,70.968mm) on Top Overlay And Track (216.027mm,63.373mm)(216.027mm,74.803mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_comp_DAC" (198.653mm,81.509mm) on Top Overlay And Track (198.628mm,81.153mm)(198.628mm,84.963mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_comp_DAC" (198.653mm,81.509mm) on Top Overlay And Track (198.628mm,81.153mm)(210.058mm,81.153mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_comp_DAC" (198.653mm,81.509mm) on Top Overlay And Track (210.058mm,81.153mm)(210.058mm,84.963mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decouop_adc_chip" (238.785mm,122.403mm) on Top Overlay And Text "Ccoupvcc3" (234.607mm,122.39mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decouop_adc_chip" (238.785mm,122.403mm) on Top Overlay And Text "DAC_ADA_cap" (229.019mm,124.041mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decoupComp" (198.78mm,86.335mm) on Top Overlay And Text "J1-S&H" (212.242mm,87.351mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decoupComp" (198.78mm,86.335mm) on Top Overlay And Text "RVar-S&H" (191.351mm,84.874mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decoupComp" (198.78mm,86.335mm) on Top Overlay And Track (202.311mm,86.487mm)(202.311mm,96.647mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decoupComp" (198.78mm,86.335mm) on Top Overlay And Track (202.311mm,86.487mm)(207.391mm,86.487mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decoupComp" (198.78mm,86.335mm) on Top Overlay And Track (207.391mm,86.487mm)(207.391mm,96.647mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decoupComp" (198.78mm,86.335mm) on Top Overlay And Track (212.09mm,83.947mm)(212.09mm,86.487mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decoupComp" (198.78mm,86.335mm) on Top Overlay And Track (212.09mm,86.487mm)(219.71mm,86.487mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay And Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay And Track (223.774mm,71.882mm)(223.774mm,76.962mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay And Track (226.314mm,71.882mm)(226.314mm,76.962mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay And Track (228.473mm,72.009mm)(228.473mm,77.089mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay And Track (231.013mm,72.009mm)(231.013mm,77.089mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.254mm) Between Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay And Track (233.045mm,71.882mm)(233.045mm,76.962mm) on Top Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C_decoupDACBuffer" (212.369mm,76.175mm) on Top Overlay And Track (235.585mm,71.882mm)(235.585mm,76.962mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "C1-F2" (239.547mm,97.511mm) on Top Overlay And Text "Ccoup-F2b" (227.101mm,95.987mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "C2" (73.05mm,118.593mm) on Top Overlay And Track (72.771mm,120.142mm)(72.771mm,125.222mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (73.05mm,118.593mm) on Top Overlay And Track (75.311mm,120.142mm)(75.311mm,125.222mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3-F2" (223.799mm,90.78mm) on Top Overlay And Text "C4-F2" (227.355mm,91.161mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3-F2" (223.799mm,90.78mm) on Top Overlay And Track (228.219mm,92.075mm)(233.299mm,92.075mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (78.13mm,115.545mm) on Top Overlay And Text "Ccoup2-Filter" (72.669mm,115.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "C4" (78.13mm,115.545mm) on Top Overlay And Track (74.168mm,115.189mm)(79.248mm,115.189mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4-F2" (227.355mm,91.161mm) on Top Overlay And Track (228.219mm,92.075mm)(233.299mm,92.075mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (85.369mm,115.418mm) on Top Overlay And Text "Ccoup2-Filter" (72.669mm,115.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5-F2" (226.974mm,86.208mm) on Top Overlay And Track (228.473mm,87.757mm)(233.553mm,87.757mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6-F2" (223.939mm,79.083mm) on Top Overlay And Text "Ccoup-F2a" (228.625mm,79.731mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6-F2" (223.939mm,79.083mm) on Top Overlay And Track (228.092mm,78.994mm)(233.172mm,78.994mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (90.678mm,102.87mm) on Top Overlay And Track (84.074mm,103.378mm)(89.154mm,103.378mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7-F2" (226.974mm,82.398mm) on Top Overlay And Track (228.092mm,82.804mm)(233.172mm,82.804mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8-F2" (233.21mm,79.083mm) on Top Overlay And Text "Ccoup-F2a" (228.625mm,79.731mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "C8-F2" (233.21mm,79.083mm) on Top Overlay And Track (228.092mm,78.994mm)(233.172mm,78.994mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8-F2" (233.21mm,79.083mm) on Top Overlay And Track (238.777mm,74.648mm)(238.777mm,91.488mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "Ccoup1-S&H" (196.367mm,98.019mm) on Top Overlay And Text "Ch-S&H" (211.112mm,96.355mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoup1-S&H" (196.367mm,98.019mm) on Top Overlay And Text "S&H" (200.444mm,97.727mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoup2-Filter" (72.669mm,115.799mm) on Top Overlay And Track (74.168mm,115.189mm)(79.248mm,115.189mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoup2-S&H" (192.557mm,94.59mm) on Top Overlay And Track (196.215mm,90.297mm)(196.215mm,95.377mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoup2-S&H" (192.557mm,94.59mm) on Top Overlay And Track (198.755mm,90.297mm)(198.755mm,95.377mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoup2-S&H" (192.557mm,94.59mm) on Top Overlay And Track (202.311mm,86.487mm)(202.311mm,96.647mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoup2-S&H" (192.557mm,94.59mm) on Top Overlay And Track (207.391mm,86.487mm)(207.391mm,96.647mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "Ccoup-F2a" (228.625mm,79.731mm) on Top Overlay And Track (228.092mm,81.534mm)(233.172mm,81.534mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoup-F2a" (228.625mm,79.731mm) on Top Overlay And Track (238.777mm,74.648mm)(238.777mm,91.488mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoup-F2b" (227.101mm,95.987mm) on Top Overlay And Track (235.712mm,93.091mm)(235.712mm,98.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoup-F2b" (227.101mm,95.987mm) on Top Overlay And Track (238.252mm,93.091mm)(238.252mm,98.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.133mm < 0.254mm) Between Text "Ccoup-F2b" (227.101mm,95.987mm) on Top Overlay And Track (240.665mm,96.647mm)(245.745mm,96.647mm) on Top Overlay Silk Text to Silk Clearance [0.133mm]
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.254mm) Between Text "Ccoupvcc1" (65.824mm,120.866mm) on Top Overlay And Track (65.532mm,120.65mm)(65.532mm,125.73mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc1" (65.824mm,120.866mm) on Top Overlay And Track (65.532mm,120.65mm)(68.072mm,120.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc1" (65.824mm,120.866mm) on Top Overlay And Track (68.072mm,120.65mm)(68.072mm,125.73mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc1" (65.824mm,120.866mm) on Top Overlay And Track (72.771mm,120.142mm)(72.771mm,125.222mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc1" (65.824mm,120.866mm) on Top Overlay And Track (75.311mm,120.142mm)(75.311mm,125.222mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc1" (65.824mm,120.866mm) on Top Overlay And Track (77.295mm,121.429mm)(77.295mm,123.444mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc1" (65.824mm,120.866mm) on Top Overlay And Track (77.295mm,121.429mm)(94.135mm,121.429mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc3" (234.607mm,122.39mm) on Top Overlay And Text "DAC_ADA_cap" (229.019mm,124.041mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc5" (60.096mm,113.259mm) on Top Overlay And Track (54.744mm,113.658mm)(64.544mm,113.658mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc5" (60.096mm,113.259mm) on Top Overlay And Track (63.444mm,113.658mm)(63.444mm,128.658mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc5" (60.096mm,113.259mm) on Top Overlay And Track (64.544mm,113.658mm)(64.544mm,128.658mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc5" (60.096mm,113.259mm) on Top Overlay And Track (65.659mm,113.157mm)(65.659mm,118.237mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc5" (60.096mm,113.259mm) on Top Overlay And Track (68.199mm,113.157mm)(68.199mm,118.237mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc5" (60.096mm,113.259mm) on Top Overlay And Track (72.517mm,108.077mm)(72.517mm,113.157mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc7" (227.482mm,104.115mm) on Top Overlay And Track (237.062mm,104.157mm)(237.062mm,106.172mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ccoupvcc7" (227.482mm,104.115mm) on Top Overlay And Track (237.062mm,104.157mm)(247.062mm,104.157mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ch-S&H" (211.112mm,96.355mm) on Top Overlay And Track (214.884mm,92.964mm)(214.884mm,98.044mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Text "Ch-S&H" (211.112mm,96.355mm) on Top Overlay And Track (214.884mm,98.044mm)(215.646mm,98.044mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Text "Ch-S&H" (211.112mm,96.355mm) on Top Overlay And Track (215.646mm,98.044mm)(215.646mm,98.273mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ch-S&H" (211.112mm,96.355mm) on Top Overlay And Track (215.646mm,98.044mm)(216.408mm,98.044mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ch-S&H" (211.112mm,96.355mm) on Top Overlay And Track (216.408mm,92.964mm)(216.408mm,98.044mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Ch-S&H" (211.112mm,96.355mm) on Top Overlay And Track (218.44mm,95.631mm)(218.44mm,105.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "Ch-S&H" (211.112mm,96.355mm) on Top Overlay And Track (218.44mm,98.171mm)(220.98mm,98.171mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CLK_RES0" (107.036mm,94.31mm) on Top Overlay And Text "CLK_RES1" (111.43mm,94.31mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CLK_RES0" (107.036mm,94.31mm) on Top Overlay And Text "CLK_RES2" (115.799mm,94.31mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CLK_RES1" (111.43mm,94.31mm) on Top Overlay And Text "CLK_RES2" (115.799mm,94.31mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Clock/EOC_Chip" (79.273mm,74.016mm) on Top Overlay And Track (94.168mm,64.752mm)(94.168mm,86.632mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ClockSwitch" (94.334mm,87.492mm) on Top Overlay And Track (107.124mm,85.852mm)(107.124mm,90.932mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ClockSwitch" (94.334mm,87.492mm) on Top Overlay And Track (108.648mm,85.852mm)(108.648mm,90.932mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D1OFF" (110.541mm,119.101mm) on Top Overlay And Track (115.062mm,120.65mm)(115.824mm,120.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D1OFF" (110.541mm,119.101mm) on Top Overlay And Track (115.824mm,119.634mm)(115.824mm,121.666mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D1OFF" (110.541mm,119.101mm) on Top Overlay And Track (115.824mm,119.634mm)(121.92mm,119.634mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_cap" (229.019mm,124.041mm) on Top Overlay And Text "DAC_ADA_R4" (224.841mm,125.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "DAC_ADA_cap" (229.019mm,124.041mm) on Top Overlay And Track (229.887mm,125.914mm)(229.887mm,136.214mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "DAC_ADA_cap" (229.019mm,124.041mm) on Top Overlay And Track (229.887mm,125.914mm)(235.187mm,125.914mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "DAC_ADA_cap" (229.019mm,124.041mm) on Top Overlay And Track (239.621mm,124.834mm)(239.621mm,134.834mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_cap" (229.019mm,124.041mm) on Top Overlay And Track (239.621mm,124.834mm)(249.421mm,124.834mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R1" (212.649mm,117.17mm) on Top Overlay And Text "R_de_JohnLednon1" (191.331mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.254mm) Between Text "DAC_ADA_R1" (212.649mm,117.17mm) on Top Overlay And Track (214.503mm,118.872mm)(214.503mm,139.192mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R1" (212.649mm,117.17mm) on Top Overlay And Track (214.503mm,118.872mm)(216.408mm,118.872mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R1" (212.649mm,117.17mm) on Top Overlay And Track (218.44mm,118.872mm)(220.345mm,118.872mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R1" (212.649mm,117.17mm) on Top Overlay And Track (220.345mm,118.872mm)(220.345mm,139.192mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R1" (212.649mm,117.17mm) on Top Overlay And Track (224.917mm,117.221mm)(224.917mm,122.301mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R1" (212.649mm,117.17mm) on Top Overlay And Track (224.917mm,117.221mm)(226.441mm,117.221mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R1" (212.649mm,117.17mm) on Top Overlay And Track (225.679mm,116.992mm)(225.679mm,117.221mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R1" (212.649mm,117.17mm) on Top Overlay And Track (226.441mm,117.221mm)(226.441mm,122.301mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "DAC_ADA_R2" (212.776mm,114.63mm) on Top Overlay And Text "R_de_JohnLednon1" (191.331mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (0.002mm < 0.254mm) Between Text "DAC_ADA_R2" (212.776mm,114.63mm) on Top Overlay And Track (214.528mm,115.062mm)(214.757mm,115.062mm) on Top Overlay Silk Text to Silk Clearance [0.002mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Text "DAC_ADA_R2" (212.776mm,114.63mm) on Top Overlay And Track (214.757mm,114.3mm)(214.757mm,115.062mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R2" (212.776mm,114.63mm) on Top Overlay And Track (214.757mm,114.3mm)(219.837mm,114.3mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R2" (212.776mm,114.63mm) on Top Overlay And Track (214.757mm,115.062mm)(214.757mm,115.824mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R2" (212.776mm,114.63mm) on Top Overlay And Track (214.757mm,115.824mm)(219.837mm,115.824mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R2" (212.776mm,114.63mm) on Top Overlay And Track (219.837mm,114.3mm)(219.837mm,115.824mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R2" (212.776mm,114.63mm) on Top Overlay And Track (219.837mm,115.062mm)(220.066mm,115.062mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R3" (223.939mm,137.071mm) on Top Overlay And Track (224.282mm,137.795mm)(224.282mm,140.335mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R3" (223.939mm,137.071mm) on Top Overlay And Track (224.282mm,137.795mm)(231.902mm,137.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R3" (223.939mm,137.071mm) on Top Overlay And Track (226.822mm,137.795mm)(226.822mm,140.335mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R3" (223.939mm,137.071mm) on Top Overlay And Track (231.902mm,137.795mm)(231.902mm,140.335mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R3" (223.939mm,137.071mm) on Top Overlay And Track (234.823mm,137.795mm)(242.443mm,137.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R4" (224.841mm,125.679mm) on Top Overlay And Track (229.887mm,125.914mm)(235.187mm,125.914mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R4" (224.841mm,125.679mm) on Top Overlay And Track (235.187mm,125.914mm)(235.187mm,136.214mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_ADA_R4" (224.841mm,125.679mm) on Top Overlay And Track (239.621mm,124.834mm)(239.621mm,134.834mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "DAC_fpga" (163.754mm,89.84mm) on Top Overlay And Track (165.76mm,90.083mm)(165.989mm,90.083mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "DAC_fpga" (163.754mm,89.84mm) on Top Overlay And Track (165.989mm,89.321mm)(165.989mm,90.083mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_fpga" (163.754mm,89.84mm) on Top Overlay And Track (165.989mm,89.321mm)(171.069mm,89.321mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_fpga" (163.754mm,89.84mm) on Top Overlay And Track (165.989mm,90.083mm)(165.989mm,90.845mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_fpga" (163.754mm,89.84mm) on Top Overlay And Track (165.989mm,90.845mm)(171.069mm,90.845mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_fpga" (163.754mm,89.84mm) on Top Overlay And Track (171.069mm,89.321mm)(171.069mm,90.845mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DAC_fpga" (163.754mm,89.84mm) on Top Overlay And Track (171.069mm,90.083mm)(171.298mm,90.083mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay And Track (223.774mm,71.882mm)(223.774mm,76.962mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay And Track (226.314mm,71.882mm)(226.314mm,76.962mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay And Track (228.473mm,72.009mm)(228.473mm,77.089mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay And Track (231.013mm,72.009mm)(231.013mm,77.089mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay And Track (233.045mm,71.882mm)(233.045mm,76.962mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay And Track (235.585mm,71.882mm)(235.585mm,76.962mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Divisor10V_ADC_R1" (218.351mm,75.857mm) on Top Overlay And Track (238.777mm,74.648mm)(238.777mm,91.488mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Divisor10V_ADC_R2" (201.6mm,59.893mm) on Top Overlay And Track (219.516mm,55.77mm)(219.516mm,61.07mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Divisor10V_ADC_R2" (201.6mm,59.893mm) on Top Overlay And Track (219.516mm,61.07mm)(239.716mm,61.07mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E0_ADC_R1" (175.692mm,73.482mm) on Top Overlay And Track (177.571mm,75.057mm)(177.8mm,75.057mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E0_ADC_R1" (175.692mm,73.482mm) on Top Overlay And Track (177.8mm,74.295mm)(177.8mm,75.057mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E0_ADC_R1" (175.692mm,73.482mm) on Top Overlay And Track (177.8mm,74.295mm)(182.88mm,74.295mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E0_ADC_R1" (175.692mm,73.482mm) on Top Overlay And Track (177.8mm,75.057mm)(177.8mm,75.819mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E0_ADC_R1" (175.692mm,73.482mm) on Top Overlay And Track (182.88mm,74.295mm)(182.88mm,75.819mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "E0_ADC_R1" (175.692mm,73.482mm) on Top Overlay And Track (182.88mm,75.057mm)(183.109mm,75.057mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E0_ADC_R2" (175.692mm,77.165mm) on Top Overlay And Track (177.571mm,78.613mm)(177.8mm,78.613mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E0_ADC_R2" (175.692mm,77.165mm) on Top Overlay And Track (177.8mm,77.851mm)(177.8mm,78.613mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E0_ADC_R2" (175.692mm,77.165mm) on Top Overlay And Track (177.8mm,77.851mm)(182.88mm,77.851mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E0_ADC_R2" (175.692mm,77.165mm) on Top Overlay And Track (177.8mm,78.613mm)(177.8mm,79.375mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E0_ADC_R2" (175.692mm,77.165mm) on Top Overlay And Track (182.88mm,77.851mm)(182.88mm,79.375mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E0_ADC_R2" (175.692mm,77.165mm) on Top Overlay And Track (182.88mm,78.613mm)(183.109mm,78.613mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "fcSelector1" (77.445mm,129.743mm) on Top Overlay And Track (77.089mm,130.509mm)(79.104mm,130.509mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "fcSelector1" (77.445mm,129.743mm) on Top Overlay And Track (79.104mm,130.509mm)(79.104mm,140.509mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "fcSelector-F2" (236.779mm,92.354mm) on Top Overlay And Track (238.252mm,93.091mm)(238.252mm,98.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.002mm < 0.254mm) Between Text "fcSelector-F2" (236.779mm,92.354mm) on Top Overlay And Track (240.665mm,94.107mm)(245.745mm,94.107mm) on Top Overlay Silk Text to Silk Clearance [0.002mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "FPGA" (112.547mm,84.049mm) on Top Overlay And Track (111.506mm,85.852mm)(113.03mm,85.852mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "FPGA" (112.547mm,84.049mm) on Top Overlay And Track (112.268mm,85.623mm)(112.268mm,85.852mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "FPGA" (112.547mm,84.049mm) on Top Overlay And Track (113.03mm,85.852mm)(113.03mm,90.932mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "FPGA" (112.547mm,84.049mm) on Top Overlay And Track (115.888mm,85.852mm)(115.888mm,90.932mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "FPGA" (112.547mm,84.049mm) on Top Overlay And Track (115.888mm,85.852mm)(117.412mm,85.852mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.017mm < 0.254mm) Between Text "FPGA" (112.547mm,84.049mm) on Top Overlay And Track (116.65mm,85.623mm)(116.65mm,85.852mm) on Top Overlay Silk Text to Silk Clearance [0.017mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "FPGA" (112.547mm,84.049mm) on Top Overlay And Track (117.412mm,85.852mm)(117.412mm,90.932mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.01mm < 0.254mm) Between Text "J15V" (54.889mm,129.511mm) on Top Overlay And Track (54.744mm,131.271mm)(64.544mm,131.271mm) on Top Overlay Silk Text to Silk Clearance [0.01mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.254mm) Between Text "J1-S&H" (212.242mm,87.351mm) on Top Overlay And Track (213.487mm,89.154mm)(213.487mm,94.234mm) on Top Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JFIn" (66.319mm,143.104mm) on Top Overlay And Text "U1" (71.806mm,141.554mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JFOut" (85.496mm,142.977mm) on Top Overlay And Text "R5" (88.456mm,145.415mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "JFOut" (85.496mm,142.977mm) on Top Overlay And Track (91.63mm,142.24mm)(91.63mm,143.002mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON2" (195.344mm,123.317mm) on Top Overlay And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON2" (195.344mm,123.317mm) on Top Overlay And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON2" (195.344mm,123.317mm) on Top Overlay And Track (194.194mm,133.367mm)(194.194mm,138.667mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON3" (186.436mm,123.825mm) on Top Overlay And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON3" (186.436mm,123.825mm) on Top Overlay And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON4" (183.025mm,123.317mm) on Top Overlay And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON4" (183.025mm,123.317mm) on Top Overlay And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "JOHN_LEDNON5" (177.183mm,123.444mm) on Top Overlay And Text "LedDriver1" (167.157mm,141.681mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON5" (177.183mm,123.444mm) on Top Overlay And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON5" (177.183mm,123.444mm) on Top Overlay And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON6" (171.468mm,123.317mm) on Top Overlay And Track (166.994mm,133.367mm)(194.194mm,133.367mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON6" (171.468mm,123.317mm) on Top Overlay And Track (166.994mm,138.667mm)(194.194mm,138.667mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON7" (165.372mm,123.444mm) on Top Overlay And Text "R_de_TaxiDriver3" (143.056mm,139.624mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON7" (165.372mm,123.444mm) on Top Overlay And Track (162.197mm,133.782mm)(163.721mm,133.782mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON7" (165.372mm,123.444mm) on Top Overlay And Track (162.959mm,138.862mm)(163.721mm,138.862mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON7" (165.372mm,123.444mm) on Top Overlay And Track (163.721mm,133.782mm)(163.721mm,138.862mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON8" (159.022mm,122.936mm) on Top Overlay And Text "R_de_TaxiDriver3" (143.056mm,139.624mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON8" (159.022mm,122.936mm) on Top Overlay And Track (157.861mm,133.782mm)(157.861mm,138.862mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON8" (159.022mm,122.936mm) on Top Overlay And Track (157.861mm,133.782mm)(159.385mm,133.782mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON8" (159.022mm,122.936mm) on Top Overlay And Track (157.861mm,138.862mm)(158.623mm,138.862mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON8" (159.022mm,122.936mm) on Top Overlay And Track (158.623mm,133.553mm)(158.623mm,133.782mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON8" (159.022mm,122.936mm) on Top Overlay And Track (158.623mm,138.862mm)(158.623mm,139.09mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JOHN_LEDNON8" (159.022mm,122.936mm) on Top Overlay And Track (158.623mm,138.862mm)(159.385mm,138.862mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "JOHN_LEDNON8" (159.022mm,122.936mm) on Top Overlay And Track (159.385mm,133.782mm)(159.385mm,138.862mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Jumper_FPGA/Integrado" (161.061mm,60.173mm) on Top Overlay And Text "Oe_Schmitt_trigger" (138.887mm,61.163mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JumperOutEnable" (81.534mm,68.326mm) on Top Overlay And Text "Sar/Delta_Jumper" (78.74mm,68.326mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "JumperOutEnable" (81.534mm,68.326mm) on Top Overlay And Track (79.121mm,70.104mm)(84.201mm,70.104mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "JumperOutEnable" (81.534mm,68.326mm) on Top Overlay And Track (81.661mm,70.104mm)(81.661mm,72.644mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "JumperOutEnable" (81.534mm,68.326mm) on Top Overlay And Track (85.471mm,67.564mm)(88.011mm,67.564mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JumperOutEnable" (81.534mm,68.326mm) on Top Overlay And Track (94.168mm,64.752mm)(94.168mm,86.632mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JumperPulsador" (150.266mm,67.539mm) on Top Overlay And Track (165.481mm,68.199mm)(165.481mm,88.519mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JumperPulsador" (150.266mm,67.539mm) on Top Overlay And Track (165.481mm,68.199mm)(167.386mm,68.199mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JumperPulsador" (150.266mm,67.539mm) on Top Overlay And Track (169.418mm,68.199mm)(171.323mm,68.199mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Latch_leds" (133.013mm,116.713mm) on Top Overlay And Track (128.252mm,116.774mm)(150.132mm,116.774mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LedDriver1" (167.157mm,141.681mm) on Top Overlay And Text "R_de_TaxiDriver4" (144.773mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LedDriver1" (167.157mm,141.681mm) on Top Overlay And Text "R_de_TaxiDriver5" (149.091mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LedDriver1" (167.157mm,141.681mm) on Top Overlay And Text "R_de_TaxiDriver6" (153.434mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LedDriver1" (167.157mm,141.681mm) on Top Overlay And Text "R_de_TaxiDriver7" (157.778mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LedDriver1" (167.157mm,141.681mm) on Top Overlay And Text "R_de_TaxiDriver8" (162.121mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "OE_PulldownADC_R1" (212.776mm,110.439mm) on Top Overlay And Track (214.884mm,111.76mm)(214.884mm,113.284mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "OE_PulldownADC_R1" (212.776mm,110.439mm) on Top Overlay And Track (214.884mm,111.76mm)(219.964mm,111.76mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.254mm) Between Text "OE_PulldownADC_R1" (212.776mm,110.439mm) on Top Overlay And Track (219.964mm,111.76mm)(219.964mm,112.522mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "OE_PulldownADC_R1" (212.776mm,110.439mm) on Top Overlay And Track (228.854mm,111.252mm)(228.854mm,122.682mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "OE_PulldownADC_R1" (212.776mm,110.439mm) on Top Overlay And Track (228.854mm,111.252mm)(232.664mm,111.252mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "OE_PulldownADC_R1" (212.776mm,110.439mm) on Top Overlay And Track (232.664mm,111.252mm)(232.664mm,122.682mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "OE_PulldownADC_R2" (68.834mm,54.737mm) on Top Overlay And Track (81.582mm,51.626mm)(81.582mm,56.071mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "OE_PulldownADC_R2" (68.834mm,54.737mm) on Top Overlay And Track (88.09mm,51.625mm)(88.09mm,56.07mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "OE_PulldownADC_R2" (68.834mm,54.737mm) on Top Overlay And Track (89.789mm,55.626mm)(91.313mm,55.626mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "OE_PulldownADC_R2" (68.834mm,54.737mm) on Top Overlay And Track (91.313mm,55.626mm)(91.313mm,60.706mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PinsAdicionales_FPGA" (218.592mm,106.909mm) on Top Overlay And Track (214.884mm,107.569mm)(219.964mm,107.569mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PinsAdicionales_FPGA" (218.592mm,106.909mm) on Top Overlay And Track (219.964mm,107.569mm)(219.964mm,109.093mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PinsAdicionales_FPGA" (218.592mm,106.909mm) on Top Overlay And Track (219.964mm,108.331mm)(220.193mm,108.331mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.254mm) Between Text "PinsAdicionales_FPGA" (218.592mm,106.909mm) on Top Overlay And Track (237.062mm,107.442mm)(237.062mm,109.457mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PinsAdicionales_FPGA" (218.592mm,106.909mm) on Top Overlay And Track (247.062mm,104.157mm)(247.062mm,109.457mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PresetVrefDAC_ADC" (192.888mm,70.764mm) on Top Overlay And Track (212.217mm,63.373mm)(212.217mm,74.803mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PresetVrefDAC_ADC" (192.888mm,70.764mm) on Top Overlay And Track (216.027mm,63.373mm)(216.027mm,74.803mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.254mm) Between Text "PresetVrefDAC_ADC" (192.888mm,70.764mm) on Top Overlay And Track (218.186mm,67.691mm)(218.186mm,72.771mm) on Top Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D1" (175.692mm,80.721mm) on Top Overlay And Track (177.8mm,80.67mm)(177.8mm,81.432mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D1" (175.692mm,80.721mm) on Top Overlay And Track (177.8mm,80.67mm)(182.88mm,80.67mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D1" (175.692mm,80.721mm) on Top Overlay And Track (177.8mm,82.194mm)(182.88mm,82.194mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D1" (175.692mm,80.721mm) on Top Overlay And Track (182.88mm,80.67mm)(182.88mm,82.194mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "R_ADC_D1" (175.692mm,80.721mm) on Top Overlay And Track (182.88mm,81.432mm)(183.109mm,81.432mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D2" (175.692mm,83.541mm) on Top Overlay And Track (177.8mm,84.023mm)(182.88mm,84.023mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D2" (175.692mm,83.541mm) on Top Overlay And Track (182.88mm,84.023mm)(182.88mm,85.547mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D2" (175.692mm,83.541mm) on Top Overlay And Track (182.88mm,84.785mm)(183.109mm,84.785mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D3" (175.692mm,86.893mm) on Top Overlay And Track (177.8mm,87.376mm)(182.88mm,87.376mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D3" (175.692mm,86.893mm) on Top Overlay And Track (182.88mm,87.376mm)(182.88mm,88.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D3" (175.692mm,86.893mm) on Top Overlay And Track (182.88mm,88.138mm)(183.109mm,88.138mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D6" (120.32mm,76.784mm) on Top Overlay And Track (122.428mm,77.343mm)(127.508mm,77.343mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D6" (120.32mm,76.784mm) on Top Overlay And Track (127.508mm,77.343mm)(127.508mm,78.867mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D6" (120.32mm,76.784mm) on Top Overlay And Track (127.508mm,78.105mm)(127.737mm,78.105mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D7" (120.32mm,80.213mm) on Top Overlay And Track (122.428mm,80.01mm)(122.428mm,80.772mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D7" (120.32mm,80.213mm) on Top Overlay And Track (122.428mm,80.01mm)(127.508mm,80.01mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D7" (120.32mm,80.213mm) on Top Overlay And Track (122.428mm,81.534mm)(127.508mm,81.534mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_ADC_D7" (120.32mm,80.213mm) on Top Overlay And Track (127.508mm,80.01mm)(127.508mm,81.534mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.254mm) Between Text "R_ADC_D7" (120.32mm,80.213mm) on Top Overlay And Track (127.508mm,80.772mm)(127.737mm,80.772mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon1" (191.331mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon2" (187.546mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon1" (191.331mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon3" (183.762mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon1" (191.331mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon4" (180.003mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon1" (191.331mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon5" (176.218mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon1" (191.331mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon6" (172.459mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon1" (191.331mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon7" (168.674mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon2" (187.546mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon3" (183.762mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon2" (187.546mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon4" (180.003mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon2" (187.546mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon5" (176.218mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon2" (187.546mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon6" (172.459mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon2" (187.546mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon7" (168.674mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon2" (187.546mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon8" (164.915mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon3" (183.762mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon4" (180.003mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon3" (183.762mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon5" (176.218mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon3" (183.762mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon6" (172.459mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon3" (183.762mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon7" (168.674mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon3" (183.762mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon8" (164.915mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon4" (180.003mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon5" (176.218mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon4" (180.003mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon6" (172.459mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon4" (180.003mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon7" (168.674mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon4" (180.003mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon8" (164.915mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon5" (176.218mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon6" (172.459mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon5" (176.218mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon7" (168.674mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon5" (176.218mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon8" (164.915mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon6" (172.459mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon7" (168.674mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon6" (172.459mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon8" (164.915mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon6" (172.459mm,116.408mm) on Top Overlay And Text "R_NewStart" (160.833mm,114.757mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon7" (168.674mm,116.408mm) on Top Overlay And Text "R_de_JohnLednon8" (164.915mm,116.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon7" (168.674mm,116.408mm) on Top Overlay And Text "R_NewStart" (160.833mm,114.757mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_JohnLednon8" (164.915mm,116.408mm) on Top Overlay And Text "R_NewStart" (160.833mm,114.757mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver1" (131.768mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver2" (136.086mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver1" (131.768mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver4" (144.773mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver1" (131.768mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver5" (149.091mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver1" (131.768mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver6" (153.434mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver2" (136.086mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver4" (144.773mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver2" (136.086mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver5" (149.091mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver2" (136.086mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver6" (153.434mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver2" (136.086mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver7" (157.778mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "R_de_TaxiDriver3" (143.056mm,139.624mm) on Top Overlay And Track (145.615mm,138.862mm)(145.615mm,139.09mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "R_de_TaxiDriver3" (143.056mm,139.624mm) on Top Overlay And Track (149.951mm,138.862mm)(149.951mm,139.09mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver4" (144.773mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver5" (149.091mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver4" (144.773mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver6" (153.434mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver4" (144.773mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver7" (157.778mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver4" (144.773mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver8" (162.121mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver5" (149.091mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver6" (153.434mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver5" (149.091mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver7" (157.778mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver5" (149.091mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver8" (162.121mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver6" (153.434mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver7" (157.778mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver6" (153.434mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver8" (162.121mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_de_TaxiDriver7" (157.778mm,142.24mm) on Top Overlay And Text "R_de_TaxiDriver8" (162.121mm,142.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_FPGA_S&H" (214.808mm,101.422mm) on Top Overlay And Track (218.44mm,95.631mm)(218.44mm,105.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_FPGA_S&H" (214.808mm,101.422mm) on Top Overlay And Track (220.98mm,95.631mm)(220.98mm,105.791mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R_FPGA_S&H" (214.808mm,101.422mm) on Top Overlay And Track (228.6mm,102.743mm)(233.68mm,102.743mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1-S&H" (198.679mm,75.895mm) on Top Overlay And Track (198.501mm,76.327mm)(198.501mm,80.137mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1-S&H" (198.679mm,75.895mm) on Top Overlay And Track (198.501mm,76.327mm)(209.931mm,76.327mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "RVar-S&H" (191.351mm,84.874mm) on Top Overlay And Track (198.628mm,81.153mm)(198.628mm,84.963mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RVar-S&H" (191.351mm,84.874mm) on Top Overlay And Track (198.628mm,84.963mm)(210.058mm,84.963mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "RVar-S&H" (191.351mm,84.874mm) on Top Overlay And Track (202.311mm,86.487mm)(202.311mm,96.647mm) on Top Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RVar-S&H" (191.351mm,84.874mm) on Top Overlay And Track (202.311mm,86.487mm)(207.391mm,86.487mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Salida" (239.763mm,136.197mm) on Top Overlay And Track (234.823mm,137.795mm)(242.443mm,137.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Salida" (239.763mm,136.197mm) on Top Overlay And Track (239.903mm,137.795mm)(239.903mm,140.335mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "Salida" (239.763mm,136.197mm) on Top Overlay And Track (242.443mm,137.795mm)(242.443mm,140.335mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "Sar/Delta_Jumper" (78.74mm,68.326mm) on Top Overlay And Track (79.121mm,70.104mm)(79.121mm,72.644mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "Sar/Delta_Jumper" (78.74mm,68.326mm) on Top Overlay And Track (79.121mm,70.104mm)(84.201mm,70.104mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Sar/Delta_Jumper" (78.74mm,68.326mm) on Top Overlay And Track (94.168mm,64.752mm)(94.168mm,86.632mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SwitchesLEDS" (151.892mm,124.841mm) on Top Overlay And Track (132.849mm,108.145mm)(160.049mm,108.145mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SwitchesLEDS" (151.892mm,124.841mm) on Top Overlay And Track (132.849mm,113.445mm)(160.049mm,113.445mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U 15V" (35.56mm,101.524mm) on Top Overlay And Track (36.068mm,101.6mm)(36.068mm,112.014mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U 15V" (35.56mm,101.524mm) on Top Overlay And Track (36.068mm,101.6mm)(37.973mm,101.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U 15V" (35.56mm,101.524mm) on Top Overlay And Track (39.497mm,101.6mm)(51.943mm,101.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U5V" (35.56mm,77.8mm) on Top Overlay And Track (36.068mm,78.486mm)(37.973mm,78.486mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U5V" (35.56mm,77.8mm) on Top Overlay And Track (39.497mm,78.486mm)(51.943mm,78.486mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U-5V" (35.56mm,89.713mm) on Top Overlay And Track (36.068mm,90.297mm)(37.973mm,90.297mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U-5V" (35.56mm,89.713mm) on Top Overlay And Track (39.497mm,90.297mm)(51.943mm,90.297mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :363

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room FR (Bounding Region = (220.853mm, 66.294mm, 248.412mm, 113.665mm) (InComponentClass('FR'))
Rule Violations :0

Processing Rule : Room OFFSET (Bounding Region = (89.789mm, 107.823mm, 129.413mm, 148.336mm) (InComponentClass('OFFSET'))
Rule Violations :0

Processing Rule : Room Latch-LEDS (Bounding Region = (126.383mm, 100mm, 205.232mm, 147.955mm) (InComponentClass('Latch-LEDS'))
Rule Violations :0

Processing Rule : Room ADC_FPGA (Bounding Region = (106.68mm, 48.641mm, 240.665mm, 106.426mm) (InComponentClass('ADC_FPGA'))
Rule Violations :0

Processing Rule : Room FAA (Bounding Region = (70.358mm, 101.981mm, 103.886mm, 140.843mm) (InComponentClass('FAA'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 1326
Waived Violations : 0
Time Elapsed        : 00:00:02