# FPGA_UART_demo

This project demonstrates the implementation of UART (Universal Asynchronous Receiver/Transmitter) functionality using Verilog on the FPGA Ego1 board.
## UART Block Diagram
![Model will choose the picture with conversation fit your input](pictures/block_diagram.jpg)
## ASCII to 8 bit binary conversion table
![Model will choose the picture with conversation fit your input](pictures/ASCII_2_Binary.png)
## H2L_detect vs L2H_detect
![Model will choose the picture with conversation fit your input](pictures/H2LvsL2H.png)
