Version:9.1.0.18
ACTGENU_CALL:1
BATCH:T
FAM:ProASIC3
OUTFORMAT:VHDL
LPMTYPE:LPM_ADD_SUB
LPM_HINT:RIPADD
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:T
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:T
DESDIR:D:/Actelprj/smart_top/smartgen\My_adder0
GEN_BEHV_MODULE:T
SMARTGEN_DIE:M1IS8X8M2
SMARTGEN_PACKAGE:fg484
AGENIII_IS_SUBPROJECT_LIBERO:T
CI_POLARITY:2
CO_POLARITY:2
WIDTH:18
DEBUG:0
