// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/03/2022 16:15:40"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	address_imem,
	q_imem,
	address_dmem,
	data,
	wren,
	q_dmem,
	ctrl_writeEnable,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	data_readRegA,
	data_readRegB);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
inout 	[11:0] address_imem;
output 	[31:0] q_imem;
input 	[11:0] address_dmem;
input 	[31:0] data;
input 	wren;
output 	[31:0] q_dmem;
inout 	ctrl_writeEnable;
inout 	[4:0] ctrl_writeReg;
inout 	[4:0] ctrl_readRegA;
inout 	[4:0] ctrl_readRegB;
inout 	[31:0] data_writeReg;
output 	[31:0] data_readRegA;
output 	[31:0] data_readRegB;

// Design Ports Information
// imem_clock	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dmem_clock	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// processor_clock	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regfile_clock	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[2]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[4]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[5]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[6]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[7]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[8]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[9]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[10]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[11]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[12]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[13]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[14]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[15]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[16]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[17]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[18]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[19]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[20]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[21]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[22]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[23]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[24]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[25]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[26]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[27]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[28]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[29]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[30]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[31]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[0]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[1]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[2]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[3]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[4]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[6]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[7]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[8]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[9]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[10]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[11]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[0]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[1]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[2]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[4]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[5]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[6]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[7]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[8]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[9]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[10]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[11]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[12]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[13]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[14]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[15]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[16]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[17]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[18]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[19]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[20]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[21]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[22]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[23]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[24]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[25]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[26]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[27]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[28]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[29]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[30]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[31]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[0]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[1]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[2]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[3]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[4]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[5]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[6]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[7]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[8]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[9]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[10]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[11]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[12]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[13]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[14]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[15]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[16]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[17]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[18]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[19]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[20]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[21]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[22]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[23]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[24]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[25]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[26]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[27]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[28]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[29]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[30]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[31]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[4]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[5]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[6]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[7]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[8]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[9]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[10]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[12]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[13]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[14]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[16]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[17]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[18]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[19]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[20]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[21]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[22]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[23]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[24]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[25]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[26]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[27]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[28]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[29]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[30]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[31]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[0]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[1]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[5]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[6]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[7]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[8]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[9]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[10]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[11]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[0]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \address_dmem[0]~input_o ;
wire \address_dmem[1]~input_o ;
wire \address_dmem[2]~input_o ;
wire \address_dmem[3]~input_o ;
wire \address_dmem[4]~input_o ;
wire \address_dmem[5]~input_o ;
wire \address_dmem[6]~input_o ;
wire \address_dmem[7]~input_o ;
wire \address_dmem[8]~input_o ;
wire \address_dmem[9]~input_o ;
wire \address_dmem[10]~input_o ;
wire \address_dmem[11]~input_o ;
wire \data[0]~input_o ;
wire \data[1]~input_o ;
wire \data[2]~input_o ;
wire \data[3]~input_o ;
wire \data[4]~input_o ;
wire \data[5]~input_o ;
wire \data[6]~input_o ;
wire \data[7]~input_o ;
wire \data[8]~input_o ;
wire \data[9]~input_o ;
wire \data[10]~input_o ;
wire \data[11]~input_o ;
wire \data[12]~input_o ;
wire \data[13]~input_o ;
wire \data[14]~input_o ;
wire \data[15]~input_o ;
wire \data[16]~input_o ;
wire \data[17]~input_o ;
wire \data[18]~input_o ;
wire \data[19]~input_o ;
wire \data[20]~input_o ;
wire \data[21]~input_o ;
wire \data[22]~input_o ;
wire \data[23]~input_o ;
wire \data[24]~input_o ;
wire \data[25]~input_o ;
wire \data[26]~input_o ;
wire \data[27]~input_o ;
wire \data[28]~input_o ;
wire \data[29]~input_o ;
wire \data[30]~input_o ;
wire \data[31]~input_o ;
wire \wren~input_o ;
wire \address_imem[0]~input_o ;
wire \address_imem[1]~input_o ;
wire \address_imem[2]~input_o ;
wire \address_imem[3]~input_o ;
wire \address_imem[4]~input_o ;
wire \address_imem[5]~input_o ;
wire \address_imem[6]~input_o ;
wire \address_imem[7]~input_o ;
wire \address_imem[8]~input_o ;
wire \address_imem[9]~input_o ;
wire \address_imem[10]~input_o ;
wire \address_imem[11]~input_o ;
wire \ctrl_writeEnable~input_o ;
wire \ctrl_writeReg[0]~input_o ;
wire \ctrl_writeReg[1]~input_o ;
wire \ctrl_writeReg[2]~input_o ;
wire \ctrl_writeReg[3]~input_o ;
wire \ctrl_writeReg[4]~input_o ;
wire \ctrl_readRegA[0]~input_o ;
wire \ctrl_readRegA[1]~input_o ;
wire \ctrl_readRegA[2]~input_o ;
wire \ctrl_readRegA[3]~input_o ;
wire \ctrl_readRegA[4]~input_o ;
wire \ctrl_readRegB[0]~input_o ;
wire \ctrl_readRegB[1]~input_o ;
wire \ctrl_readRegB[2]~input_o ;
wire \ctrl_readRegB[3]~input_o ;
wire \ctrl_readRegB[4]~input_o ;
wire \data_writeReg[0]~input_o ;
wire \data_writeReg[1]~input_o ;
wire \data_writeReg[2]~input_o ;
wire \data_writeReg[3]~input_o ;
wire \data_writeReg[4]~input_o ;
wire \data_writeReg[5]~input_o ;
wire \data_writeReg[6]~input_o ;
wire \data_writeReg[7]~input_o ;
wire \data_writeReg[8]~input_o ;
wire \data_writeReg[9]~input_o ;
wire \data_writeReg[10]~input_o ;
wire \data_writeReg[11]~input_o ;
wire \data_writeReg[12]~input_o ;
wire \data_writeReg[13]~input_o ;
wire \data_writeReg[14]~input_o ;
wire \data_writeReg[15]~input_o ;
wire \data_writeReg[16]~input_o ;
wire \data_writeReg[17]~input_o ;
wire \data_writeReg[18]~input_o ;
wire \data_writeReg[19]~input_o ;
wire \data_writeReg[20]~input_o ;
wire \data_writeReg[21]~input_o ;
wire \data_writeReg[22]~input_o ;
wire \data_writeReg[23]~input_o ;
wire \data_writeReg[24]~input_o ;
wire \data_writeReg[25]~input_o ;
wire \data_writeReg[26]~input_o ;
wire \data_writeReg[27]~input_o ;
wire \data_writeReg[28]~input_o ;
wire \data_writeReg[29]~input_o ;
wire \data_writeReg[30]~input_o ;
wire \data_writeReg[31]~input_o ;
wire \data_readRegA[0]~output_o ;
wire \data_readRegA[1]~output_o ;
wire \data_readRegA[2]~output_o ;
wire \data_readRegA[3]~output_o ;
wire \data_readRegA[4]~output_o ;
wire \data_readRegA[5]~output_o ;
wire \data_readRegA[6]~output_o ;
wire \data_readRegA[7]~output_o ;
wire \data_readRegA[8]~output_o ;
wire \data_readRegA[9]~output_o ;
wire \data_readRegA[10]~output_o ;
wire \data_readRegA[11]~output_o ;
wire \data_readRegA[12]~output_o ;
wire \data_readRegA[13]~output_o ;
wire \data_readRegA[14]~output_o ;
wire \data_readRegA[15]~output_o ;
wire \data_readRegA[16]~output_o ;
wire \data_readRegA[17]~output_o ;
wire \data_readRegA[18]~output_o ;
wire \data_readRegA[19]~output_o ;
wire \data_readRegA[20]~output_o ;
wire \data_readRegA[21]~output_o ;
wire \data_readRegA[22]~output_o ;
wire \data_readRegA[23]~output_o ;
wire \data_readRegA[24]~output_o ;
wire \data_readRegA[25]~output_o ;
wire \data_readRegA[26]~output_o ;
wire \data_readRegA[27]~output_o ;
wire \data_readRegA[28]~output_o ;
wire \data_readRegA[29]~output_o ;
wire \data_readRegA[30]~output_o ;
wire \data_readRegA[31]~output_o ;
wire \data_readRegB[0]~output_o ;
wire \data_readRegB[1]~output_o ;
wire \data_readRegB[2]~output_o ;
wire \data_readRegB[3]~output_o ;
wire \data_readRegB[4]~output_o ;
wire \data_readRegB[5]~output_o ;
wire \data_readRegB[6]~output_o ;
wire \data_readRegB[7]~output_o ;
wire \data_readRegB[8]~output_o ;
wire \data_readRegB[9]~output_o ;
wire \data_readRegB[10]~output_o ;
wire \data_readRegB[11]~output_o ;
wire \data_readRegB[12]~output_o ;
wire \data_readRegB[13]~output_o ;
wire \data_readRegB[14]~output_o ;
wire \data_readRegB[15]~output_o ;
wire \data_readRegB[16]~output_o ;
wire \data_readRegB[17]~output_o ;
wire \data_readRegB[18]~output_o ;
wire \data_readRegB[19]~output_o ;
wire \data_readRegB[20]~output_o ;
wire \data_readRegB[21]~output_o ;
wire \data_readRegB[22]~output_o ;
wire \data_readRegB[23]~output_o ;
wire \data_readRegB[24]~output_o ;
wire \data_readRegB[25]~output_o ;
wire \data_readRegB[26]~output_o ;
wire \data_readRegB[27]~output_o ;
wire \data_readRegB[28]~output_o ;
wire \data_readRegB[29]~output_o ;
wire \data_readRegB[30]~output_o ;
wire \data_readRegB[31]~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \ctrl_writeEnable~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \q_imem[0]~output_o ;
wire \q_imem[1]~output_o ;
wire \q_imem[2]~output_o ;
wire \q_imem[3]~output_o ;
wire \q_imem[4]~output_o ;
wire \q_imem[5]~output_o ;
wire \q_imem[6]~output_o ;
wire \q_imem[7]~output_o ;
wire \q_imem[8]~output_o ;
wire \q_imem[9]~output_o ;
wire \q_imem[10]~output_o ;
wire \q_imem[11]~output_o ;
wire \q_imem[12]~output_o ;
wire \q_imem[13]~output_o ;
wire \q_imem[14]~output_o ;
wire \q_imem[15]~output_o ;
wire \q_imem[16]~output_o ;
wire \q_imem[17]~output_o ;
wire \q_imem[18]~output_o ;
wire \q_imem[19]~output_o ;
wire \q_imem[20]~output_o ;
wire \q_imem[21]~output_o ;
wire \q_imem[22]~output_o ;
wire \q_imem[23]~output_o ;
wire \q_imem[24]~output_o ;
wire \q_imem[25]~output_o ;
wire \q_imem[26]~output_o ;
wire \q_imem[27]~output_o ;
wire \q_imem[28]~output_o ;
wire \q_imem[29]~output_o ;
wire \q_imem[30]~output_o ;
wire \q_imem[31]~output_o ;
wire \q_dmem[0]~output_o ;
wire \q_dmem[1]~output_o ;
wire \q_dmem[2]~output_o ;
wire \q_dmem[3]~output_o ;
wire \q_dmem[4]~output_o ;
wire \q_dmem[5]~output_o ;
wire \q_dmem[6]~output_o ;
wire \q_dmem[7]~output_o ;
wire \q_dmem[8]~output_o ;
wire \q_dmem[9]~output_o ;
wire \q_dmem[10]~output_o ;
wire \q_dmem[11]~output_o ;
wire \q_dmem[12]~output_o ;
wire \q_dmem[13]~output_o ;
wire \q_dmem[14]~output_o ;
wire \q_dmem[15]~output_o ;
wire \q_dmem[16]~output_o ;
wire \q_dmem[17]~output_o ;
wire \q_dmem[18]~output_o ;
wire \q_dmem[19]~output_o ;
wire \q_dmem[20]~output_o ;
wire \q_dmem[21]~output_o ;
wire \q_dmem[22]~output_o ;
wire \q_dmem[23]~output_o ;
wire \q_dmem[24]~output_o ;
wire \q_dmem[25]~output_o ;
wire \q_dmem[26]~output_o ;
wire \q_dmem[27]~output_o ;
wire \q_dmem[28]~output_o ;
wire \q_dmem[29]~output_o ;
wire \q_dmem[30]~output_o ;
wire \q_dmem[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \pc_clk|r_reg[0]~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \pc_clk|clk_track~0_combout ;
wire \pc_clk|clk_track~feeder_combout ;
wire \pc_clk|clk_track~q ;
wire \pc_clk|clk_track~clkctrl_outclk ;
wire \my_processor|pc1|pc[0].pc_dffe|q~0_combout ;
wire \my_processor|pc1|pc[0].pc_dffe|q~q ;
wire \my_processor|pc1|pc[1].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[1].pc_dffe|q~q ;
wire \my_processor|pc1|pc[1].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[2].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[2].pc_dffe|q~q ;
wire \my_processor|pc1|pc[2].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[3].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[3].pc_dffe|q~q ;
wire \my_processor|pc1|pc[3].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[4].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[4].pc_dffe|q~q ;
wire \my_processor|pc1|pc[4].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[5].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[5].pc_dffe|q~q ;
wire \my_processor|pc1|pc[5].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[6].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[6].pc_dffe|q~q ;
wire \my_processor|pc1|pc[6].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[7].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[7].pc_dffe|q~q ;
wire \my_processor|pc1|pc[7].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[8].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[8].pc_dffe|q~q ;
wire \my_processor|pc1|pc[8].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[9].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[9].pc_dffe|q~q ;
wire \my_processor|pc1|pc[9].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[10].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[10].pc_dffe|q~q ;
wire \my_processor|pc1|pc[10].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[11].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[11].pc_dffe|q~q ;
wire \my_regfile|d0|d0|and1~1_combout ;
wire \my_regfile|d0|d3|and4~combout ;
wire \my_processor|c3|ad4~0_combout ;
wire \my_processor|c2|ad4~0_combout ;
wire \my_processor|alu_opcode[2]~6_combout ;
wire \my_processor|my_alu|Selector31~6_combout ;
wire \my_processor|data_writeReg[0]~26_combout ;
wire \my_processor|alu_opcode[2]~8_combout ;
wire \my_processor|alu_opcode[1]~7_combout ;
wire \my_regfile|d1|d0|and0~0_combout ;
wire \my_regfile|d0|d0|and0~combout ;
wire \my_regfile|d1|d0|and0~combout ;
wire \my_regfile|d0|d0|and1~2_combout ;
wire \my_regfile|d1|d0|and1~6_combout ;
wire \my_regfile|d1|d0|and1~7_combout ;
wire \my_regfile|d1|d0|and1~4_combout ;
wire \my_regfile|d1|d0|and1~3_combout ;
wire \my_regfile|d1|d0|and1~5_combout ;
wire \my_regfile|d1|d0|and1~1_combout ;
wire \my_regfile|d1|d0|and1~0_combout ;
wire \my_regfile|d1|d0|and1~2_combout ;
wire \my_regfile|data_readRegB[0]~54_combout ;
wire \my_processor|ctrl_readRegB[2]~1_combout ;
wire \my_processor|ctrl_readRegB[1]~0_combout ;
wire \my_processor|ctrl_readRegB[0]~2_combout ;
wire \my_regfile|d1|d2|and0~combout ;
wire \my_processor|or1~0_combout ;
wire \my_regfile|write0|and_loop[15].and0~0_combout ;
wire \my_regfile|write0|and_loop[7].and0~0_combout ;
wire \my_regfile|register[7].df|dffe_array[0].df|q~q ;
wire \my_processor|ctrl_readRegB[3]~3_combout ;
wire \my_processor|ctrl_readRegB[4]~4_combout ;
wire \my_regfile|d1|d1|and4~0_combout ;
wire \my_regfile|d1|d1|and7~combout ;
wire \my_regfile|write0|and_loop[8].and0~0_combout ;
wire \my_regfile|write0|and_loop[8].and0~combout ;
wire \my_regfile|register[8].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegB[0]~36_combout ;
wire \my_regfile|write0|and_loop[11].and0~0_combout ;
wire \my_regfile|write0|and_loop[3].and0~0_combout ;
wire \my_regfile|register[3].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[12].and0~0_combout ;
wire \my_regfile|write0|and_loop[4].and0~0_combout ;
wire \my_regfile|register[4].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegB[0]~33_combout ;
wire \my_regfile|d1|d1|and0~combout ;
wire \my_regfile|d1|d1|and3~combout ;
wire \my_regfile|data_readRegB[0]~34_combout ;
wire \my_regfile|write0|and_loop[13].and0~0_combout ;
wire \my_regfile|write0|and_loop[5].and0~0_combout ;
wire \my_regfile|register[5].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|write0|and_loop[14].and0~0_combout ;
wire \my_regfile|write0|and_loop[6].and0~0_combout ;
wire \my_regfile|register[6].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d1|and6~combout ;
wire \my_regfile|d1|d1|and5~0_combout ;
wire \my_regfile|d1|d1|and5~combout ;
wire \my_regfile|data_readRegB[0]~35_combout ;
wire \my_regfile|write0|and_loop[10].and0~0_combout ;
wire \my_regfile|write0|and_loop[2].and0~0_combout ;
wire \my_regfile|register[2].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d1|and2~combout ;
wire \my_regfile|write0|and_loop[9].and0~0_combout ;
wire \my_regfile|write0|and_loop[1].and0~0_combout ;
wire \my_regfile|register[1].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d1|and1~combout ;
wire \my_regfile|data_readRegB[0]~32_combout ;
wire \my_regfile|data_readRegB[0]~37_combout ;
wire \my_regfile|d1|d3|and1~combout ;
wire \my_regfile|write0|and_loop[17].and0~combout ;
wire \my_regfile|register[17].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[18].and0~combout ;
wire \my_regfile|register[18].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and2~combout ;
wire \my_regfile|data_readRegB[0]~43_combout ;
wire \my_regfile|d1|d3|and7~combout ;
wire \my_regfile|write0|and_loop[23].and0~combout ;
wire \my_regfile|register[23].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[24].and0~combout ;
wire \my_regfile|register[24].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and0~combout ;
wire \my_regfile|data_readRegB[0]~46_combout ;
wire \my_regfile|d1|d3|and5~combout ;
wire \my_regfile|write0|and_loop[21].and0~combout ;
wire \my_regfile|register[21].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[22].and0~combout ;
wire \my_regfile|register[22].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and6~combout ;
wire \my_regfile|data_readRegB[0]~45_combout ;
wire \my_regfile|d1|d3|and4~combout ;
wire \my_regfile|write0|and_loop[19].and0~combout ;
wire \my_regfile|register[19].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and3~combout ;
wire \my_regfile|data_readRegB[0]~44_combout ;
wire \my_regfile|data_readRegB[0]~47_combout ;
wire \my_regfile|write0|and_loop[9].and0~combout ;
wire \my_regfile|register[9].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and1~combout ;
wire \my_regfile|write0|and_loop[10].and0~combout ;
wire \my_regfile|register[10].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and2~combout ;
wire \my_regfile|data_readRegB[0]~38_combout ;
wire \my_regfile|d1|d2|and6~combout ;
wire \my_regfile|write0|and_loop[13].and0~combout ;
wire \my_regfile|register[13].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[14].and0~combout ;
wire \my_regfile|register[14].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and5~combout ;
wire \my_regfile|data_readRegB[0]~40_combout ;
wire \my_regfile|write0|and_loop[15].and0~combout ;
wire \my_regfile|register[15].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and0~combout ;
wire \my_regfile|write0|and_loop[16].and0~combout ;
wire \my_regfile|register[16].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and7~combout ;
wire \my_regfile|data_readRegB[0]~41_combout ;
wire \my_regfile|write0|and_loop[12].and0~combout ;
wire \my_regfile|register[12].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[11].and0~combout ;
wire \my_regfile|register[11].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and3~combout ;
wire \my_regfile|d1|d2|and4~combout ;
wire \my_regfile|data_readRegB[0]~39_combout ;
wire \my_regfile|data_readRegB[0]~42_combout ;
wire \my_regfile|write0|and_loop[28].and0~combout ;
wire \my_regfile|register[28].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and4~combout ;
wire \my_regfile|write0|and_loop[27].and0~combout ;
wire \my_regfile|register[27].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and3~combout ;
wire \my_regfile|data_readRegB[0]~49_combout ;
wire \my_regfile|write0|and_loop[29].and0~combout ;
wire \my_regfile|register[29].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and5~combout ;
wire \my_regfile|data_readRegB[0]~50_combout ;
wire \my_regfile|write0|and_loop[31].and0~combout ;
wire \my_regfile|register[31].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and6~combout ;
wire \my_regfile|write0|and_loop[30].and0~combout ;
wire \my_regfile|register[30].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and7~combout ;
wire \my_regfile|data_readRegB[0]~51_combout ;
wire \my_regfile|write0|and_loop[25].and0~combout ;
wire \my_regfile|register[25].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|write0|and_loop[26].and0~combout ;
wire \my_regfile|register[26].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and1~combout ;
wire \my_regfile|d1|d4|and2~combout ;
wire \my_regfile|data_readRegB[0]~48_combout ;
wire \my_regfile|data_readRegB[0]~52_combout ;
wire \my_processor|aluinput~0_combout ;
wire \my_processor|aluinput~1_combout ;
wire \my_processor|aluinput~2_combout ;
wire \my_processor|my_alu|Add0~0_combout ;
wire \my_processor|data_writeReg[0]~28_combout ;
wire \my_processor|alu_opcode[0]~9_combout ;
wire \my_processor|my_alu|Add1~0_combout ;
wire \my_processor|my_alu|Selector31~4_combout ;
wire \my_processor|my_alu|Selector31~5_combout ;
wire \my_processor|data_writeReg[0]~33_combout ;
wire \my_processor|my_alu|ShiftLeft0~8_combout ;
wire \my_regfile|d0|d3|and1~combout ;
wire \my_processor|data_writeReg[1]~42_combout ;
wire \my_processor|my_alu|Add0~1 ;
wire \my_processor|my_alu|Add0~2_combout ;
wire \my_processor|data_writeReg[1]~40_combout ;
wire \my_processor|my_alu|Add1~1 ;
wire \my_processor|my_alu|Add1~2_combout ;
wire \my_processor|data_writeReg[1]~39_combout ;
wire \my_processor|my_alu|ShiftLeft0~11_combout ;
wire \my_processor|my_alu|ShiftRight0~43_combout ;
wire \my_processor|my_alu|Selector30~1_combout ;
wire \my_regfile|d0|d3|and0~combout ;
wire \my_regfile|d0|d0|and1~0_combout ;
wire \my_regfile|d0|d2|and7~combout ;
wire \my_processor|data_writeReg[3]~27_combout ;
wire \my_processor|data_writeReg[3]~54_combout ;
wire \my_processor|data_writeReg[15]~91_combout ;
wire \my_processor|data_writeReg[15]~90_combout ;
wire \my_processor|data_writeReg[15]~92_combout ;
wire \my_regfile|d0|d3|and3~combout ;
wire \my_regfile|d0|d4|and7~combout ;
wire \my_regfile|d0|d4|and6~combout ;
wire \my_processor|data_writeReg[5]~76_combout ;
wire \my_processor|data_writeReg[5]~232_combout ;
wire \my_processor|data_writeReg[3]~231_combout ;
wire \my_regfile|d0|d1|and7~combout ;
wire \my_regfile|d0|d2|and0~combout ;
wire \my_regfile|d0|d1|and6~combout ;
wire \my_processor|my_alu|Add0~3 ;
wire \my_processor|my_alu|Add0~4_combout ;
wire \my_processor|data_writeReg[3]~52_combout ;
wire \my_processor|my_alu|Selector0~0_combout ;
wire \my_processor|data_writeReg[31]~225_combout ;
wire \my_regfile|d0|d4|and1~combout ;
wire \my_regfile|d0|d2|and4~combout ;
wire \my_regfile|d0|d2|and1~combout ;
wire \my_regfile|d0|d1|and0~4_combout ;
wire \my_regfile|d0|d4|and0~combout ;
wire \my_processor|data_writeReg[24]~178_combout ;
wire \my_processor|data_writeReg[24]~176_combout ;
wire \my_processor|my_alu|Add0~45 ;
wire \my_processor|my_alu|Add0~46_combout ;
wire \my_processor|data_writeReg[22]~129_combout ;
wire \my_processor|my_alu|Add0~51 ;
wire \my_processor|my_alu|Add0~52_combout ;
wire \my_processor|data_writeReg[3]~49_combout ;
wire \my_processor|my_alu|ShiftRight0~99_combout ;
wire \my_processor|data_writeReg[3]~47_combout ;
wire \my_processor|data_writeReg[5]~62_combout ;
wire \my_processor|my_alu|ShiftLeft0~95_combout ;
wire \my_processor|my_alu|ShiftLeft0~97_combout ;
wire \my_processor|my_alu|ShiftLeft0~107_combout ;
wire \my_processor|my_alu|ShiftLeft0~108_combout ;
wire \my_processor|my_alu|ShiftLeft0~109_combout ;
wire \my_processor|data_writeReg[26]~186_combout ;
wire \my_regfile|d0|d2|and2~combout ;
wire \my_regfile|d0|d3|and5~combout ;
wire \my_regfile|d0|d3|and6~combout ;
wire \my_processor|my_alu|Add0~15 ;
wire \my_processor|my_alu|Add0~17 ;
wire \my_processor|my_alu|Add0~19 ;
wire \my_processor|my_alu|Add0~20_combout ;
wire \my_processor|data_writeReg[15]~93_combout ;
wire \my_processor|my_alu|ShiftRight0~39_combout ;
wire \my_processor|my_alu|ShiftRight0~59_combout ;
wire \my_processor|my_alu|ShiftRight0~60_combout ;
wire \my_processor|my_alu|ShiftRight0~61_combout ;
wire \my_processor|data_writeReg[15]~94_combout ;
wire \my_processor|my_alu|ShiftLeft0~13_combout ;
wire \my_processor|my_alu|ShiftLeft0~9_combout ;
wire \my_processor|my_alu|ShiftLeft0~28_combout ;
wire \my_processor|my_alu|ShiftLeft0~27_combout ;
wire \my_processor|my_alu|ShiftLeft0~47_combout ;
wire \my_processor|my_alu|ShiftLeft0~46_combout ;
wire \my_processor|my_alu|ShiftLeft0~48_combout ;
wire \my_processor|my_alu|ShiftLeft0~49_combout ;
wire \my_processor|my_alu|ShiftLeft0~12_combout ;
wire \my_processor|my_alu|ShiftLeft0~116_combout ;
wire \my_processor|my_alu|ShiftLeft0~50_combout ;
wire \my_processor|data_writeReg[15]~95_combout ;
wire \my_processor|data_writeReg[10]~104_combout ;
wire \my_processor|my_alu|ShiftRight0~48_combout ;
wire \my_processor|my_alu|ShiftRight0~66_combout ;
wire \my_processor|my_alu|ShiftRight0~67_combout ;
wire \my_processor|my_alu|ShiftRight0~50_combout ;
wire \my_processor|my_alu|ShiftRight0~68_combout ;
wire \my_processor|my_alu|ShiftRight0~69_combout ;
wire \my_processor|my_alu|ShiftRight0~70_combout ;
wire \my_processor|data_writeReg[10]~105_combout ;
wire \my_processor|data_writeReg[10]~106_combout ;
wire \my_processor|my_alu|Add1~19 ;
wire \my_processor|my_alu|Add1~20_combout ;
wire \my_processor|data_writeReg[10]~107_combout ;
wire \my_processor|data_writeReg[10]~235_combout ;
wire \my_regfile|register[22].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~285_combout ;
wire \my_regfile|register[19].df|dffe_array[10].df|q~q ;
wire \my_regfile|write0|and_loop[20].and0~combout ;
wire \my_regfile|register[20].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~284_combout ;
wire \my_regfile|register[23].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[10].df|q~q ;
wire \my_regfile|d0|d3|and7~combout ;
wire \my_regfile|data_readRegA[10]~286_combout ;
wire \my_regfile|d0|d3|and2~combout ;
wire \my_regfile|register[18].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~283_combout ;
wire \my_regfile|data_readRegA[10]~287_combout ;
wire \my_regfile|register[11].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[10].df|q~q ;
wire \my_regfile|d0|d2|and3~combout ;
wire \my_regfile|data_readRegA[10]~279_combout ;
wire \my_regfile|register[15].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~281_combout ;
wire \my_regfile|d0|d2|and5~combout ;
wire \my_regfile|register[13].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[10].df|q~q ;
wire \my_regfile|d0|d2|and6~combout ;
wire \my_regfile|data_readRegA[10]~280_combout ;
wire \my_regfile|register[9].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~278_combout ;
wire \my_regfile|data_readRegA[10]~282_combout ;
wire \my_regfile|register[30].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~291_combout ;
wire \my_regfile|register[25].df|dffe_array[10].df|q~q ;
wire \my_regfile|d0|d4|and2~combout ;
wire \my_regfile|register[26].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~288_combout ;
wire \my_regfile|d0|d4|and3~combout ;
wire \my_regfile|register[27].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[10].df|q~q ;
wire \my_regfile|d0|d4|and4~combout ;
wire \my_regfile|data_readRegA[10]~289_combout ;
wire \my_regfile|d0|d1|and1~0_combout ;
wire \my_regfile|register[29].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~290_combout ;
wire \my_regfile|data_readRegA[10]~292_combout ;
wire \my_regfile|register[5].df|dffe_array[10].df|q~q ;
wire \my_regfile|d0|d1|and5~combout ;
wire \my_regfile|register[6].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~275_combout ;
wire \my_regfile|register[3].df|dffe_array[10].df|q~q ;
wire \my_regfile|d0|d1|and3~combout ;
wire \my_regfile|register[4].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~273_combout ;
wire \my_regfile|d0|d1|and0~combout ;
wire \my_regfile|data_readRegA[10]~274_combout ;
wire \my_regfile|d0|d1|and1~combout ;
wire \my_regfile|d0|d1|and2~combout ;
wire \my_regfile|register[2].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~272_combout ;
wire \my_regfile|register[7].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~276_combout ;
wire \my_regfile|data_readRegA[10]~277_combout ;
wire \my_regfile|data_readRegA[10]~293_combout ;
wire \my_processor|my_alu|Add1~21 ;
wire \my_processor|my_alu|Add1~22_combout ;
wire \my_processor|my_alu|ShiftRight0~21_combout ;
wire \my_processor|my_alu|ShiftRight0~79_combout ;
wire \my_processor|my_alu|ShiftRight0~26_combout ;
wire \my_processor|my_alu|ShiftRight0~80_combout ;
wire \my_processor|my_alu|ShiftRight0~81_combout ;
wire \my_processor|my_alu|Add0~53 ;
wire \my_processor|my_alu|Add0~54_combout ;
wire \my_processor|my_alu|ShiftLeft0~15_combout ;
wire \my_processor|my_alu|ShiftLeft0~31_combout ;
wire \my_processor|my_alu|ShiftLeft0~51_combout ;
wire \my_processor|my_alu|ShiftLeft0~52_combout ;
wire \my_processor|my_alu|ShiftLeft0~33_combout ;
wire \my_processor|my_alu|ShiftLeft0~32_combout ;
wire \my_processor|my_alu|ShiftLeft0~34_combout ;
wire \my_processor|my_alu|ShiftLeft0~53_combout ;
wire \my_processor|my_alu|ShiftLeft0~54_combout ;
wire \my_processor|my_alu|ShiftLeft0~110_combout ;
wire \my_processor|my_alu|ShiftLeft0~111_combout ;
wire \my_processor|my_alu|ShiftLeft0~112_combout ;
wire \my_processor|my_alu|ShiftLeft0~69_combout ;
wire \my_processor|my_alu|ShiftLeft0~68_combout ;
wire \my_processor|my_alu|ShiftLeft0~83_combout ;
wire \my_processor|my_alu|ShiftLeft0~86_combout ;
wire \my_processor|my_alu|ShiftLeft0~87_combout ;
wire \my_processor|my_alu|ShiftLeft0~119_combout ;
wire \my_processor|data_writeReg[27]~192_combout ;
wire \my_processor|data_writeReg[27]~193_combout ;
wire \my_processor|my_alu|Add1~31 ;
wire \my_processor|my_alu|Add1~33 ;
wire \my_processor|my_alu|Add1~35 ;
wire \my_processor|my_alu|Add1~37 ;
wire \my_processor|my_alu|Add1~39 ;
wire \my_processor|my_alu|Add1~41 ;
wire \my_processor|my_alu|Add1~43 ;
wire \my_processor|my_alu|Add1~45 ;
wire \my_processor|my_alu|Add1~47 ;
wire \my_processor|my_alu|Add1~49 ;
wire \my_processor|my_alu|Add1~51 ;
wire \my_processor|my_alu|Add1~53 ;
wire \my_processor|my_alu|Add1~54_combout ;
wire \my_processor|data_writeReg[27]~194_combout ;
wire \my_processor|data_writeReg[27]~195_combout ;
wire \my_processor|data_writeReg[27]~196_combout ;
wire \my_processor|data_writeReg[27]~197_combout ;
wire \my_regfile|register[11].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~645_combout ;
wire \my_regfile|register[9].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~644_combout ;
wire \my_regfile|register[14].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~646_combout ;
wire \my_regfile|register[16].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~647_combout ;
wire \my_regfile|data_readRegA[27]~648_combout ;
wire \my_regfile|register[27].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~655_combout ;
wire \my_regfile|register[25].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~654_combout ;
wire \my_regfile|d0|d2|and5~0_combout ;
wire \my_regfile|register[29].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~656_combout ;
wire \my_regfile|register[31].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~657_combout ;
wire \my_regfile|data_readRegA[27]~658_combout ;
wire \my_regfile|register[18].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~649_combout ;
wire \my_regfile|register[24].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~652_combout ;
wire \my_regfile|register[19].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~650_combout ;
wire \my_regfile|register[22].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~651_combout ;
wire \my_regfile|data_readRegA[27]~653_combout ;
wire \my_regfile|register[8].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~642_combout ;
wire \my_regfile|register[1].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~638_combout ;
wire \my_regfile|register[5].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~641_combout ;
wire \my_regfile|register[4].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~639_combout ;
wire \my_regfile|register[3].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~640_combout ;
wire \my_regfile|data_readRegA[27]~643_combout ;
wire \my_regfile|data_readRegA[27]~659_combout ;
wire \my_processor|my_alu|Add0~55 ;
wire \my_processor|my_alu|Add0~56_combout ;
wire \my_processor|data_writeReg[28]~205_combout ;
wire \my_processor|data_writeReg[28]~242_combout ;
wire \my_processor|data_writeReg[3]~44_combout ;
wire \my_processor|my_alu|ShiftLeft0~89_combout ;
wire \my_processor|my_alu|ShiftLeft0~88_combout ;
wire \my_processor|my_alu|ShiftLeft0~75_combout ;
wire \my_processor|my_alu|ShiftLeft0~74_combout ;
wire \my_processor|my_alu|ShiftLeft0~76_combout ;
wire \my_processor|my_alu|ShiftLeft0~90_combout ;
wire \my_processor|my_alu|ShiftLeft0~113_combout ;
wire \my_processor|my_alu|ShiftLeft0~102_combout ;
wire \my_processor|my_alu|ShiftLeft0~103_combout ;
wire \my_processor|my_alu|ShiftLeft0~104_combout ;
wire \my_processor|data_writeReg[28]~198_combout ;
wire \my_processor|data_writeReg[28]~199_combout ;
wire \my_processor|data_writeReg[30]~216_combout ;
wire \my_processor|my_alu|ShiftLeft0~115_combout ;
wire \my_processor|my_alu|Selector1~5_combout ;
wire \my_processor|my_alu|ShiftLeft0~29_combout ;
wire \my_processor|my_alu|ShiftLeft0~64_combout ;
wire \my_processor|my_alu|ShiftLeft0~65_combout ;
wire \my_processor|my_alu|ShiftLeft0~66_combout ;
wire \my_processor|my_alu|ShiftLeft0~117_combout ;
wire \my_processor|my_alu|ShiftLeft0~42_combout ;
wire \my_processor|my_alu|ShiftLeft0~43_combout ;
wire \my_processor|my_alu|ShiftLeft0~60_combout ;
wire \my_processor|my_alu|ShiftLeft0~59_combout ;
wire \my_processor|my_alu|ShiftLeft0~61_combout ;
wire \my_processor|my_alu|ShiftLeft0~23_combout ;
wire \my_processor|my_alu|ShiftLeft0~22_combout ;
wire \my_processor|my_alu|ShiftLeft0~24_combout ;
wire \my_processor|my_alu|ShiftLeft0~25_combout ;
wire \my_processor|my_alu|ShiftLeft0~62_combout ;
wire \my_processor|my_alu|ShiftRight0~32_combout ;
wire \my_processor|my_alu|ShiftRight0~101_combout ;
wire \my_processor|my_alu|ShiftRight0~103_combout ;
wire \my_processor|my_alu|ShiftLeft0~105_combout ;
wire \my_processor|my_alu|ShiftLeft0~106_combout ;
wire \my_processor|my_alu|ShiftLeft0~114_combout ;
wire \my_processor|data_writeReg[29]~207_combout ;
wire \my_processor|my_alu|ShiftLeft0~10_combout ;
wire \my_processor|my_alu|ShiftLeft0~91_combout ;
wire \my_processor|my_alu|ShiftLeft0~92_combout ;
wire \my_processor|my_alu|ShiftLeft0~93_combout ;
wire \my_processor|my_alu|ShiftLeft0~79_combout ;
wire \my_processor|my_alu|ShiftLeft0~78_combout ;
wire \my_processor|my_alu|ShiftLeft0~80_combout ;
wire \my_processor|my_alu|ShiftLeft0~94_combout ;
wire \my_processor|data_writeReg[29]~208_combout ;
wire \my_processor|data_writeReg[29]~209_combout ;
wire \my_processor|data_writeReg[29]~210_combout ;
wire \my_processor|data_writeReg[29]~211_combout ;
wire \my_processor|data_writeReg[29]~212_combout ;
wire \my_processor|my_alu|Add1~55 ;
wire \my_processor|my_alu|Add1~57 ;
wire \my_processor|my_alu|Add1~58_combout ;
wire \my_processor|data_writeReg[29]~213_combout ;
wire \my_processor|my_alu|Add0~57 ;
wire \my_processor|my_alu|Add0~58_combout ;
wire \my_processor|data_writeReg[29]~214_combout ;
wire \my_processor|data_writeReg[29]~243_combout ;
wire \my_processor|data_writeReg[29]~215_combout ;
wire \my_regfile|register[26].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~698_combout ;
wire \my_regfile|register[27].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~699_combout ;
wire \my_regfile|register[29].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~700_combout ;
wire \my_regfile|register[31].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~701_combout ;
wire \my_regfile|data_readRegA[29]~702_combout ;
wire \my_regfile|register[18].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~693_combout ;
wire \my_regfile|register[20].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~694_combout ;
wire \my_regfile|register[23].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~696_combout ;
wire \my_regfile|register[21].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~695_combout ;
wire \my_regfile|data_readRegA[29]~697_combout ;
wire \my_regfile|register[7].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~686_combout ;
wire \my_regfile|register[6].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~685_combout ;
wire \my_regfile|register[1].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~682_combout ;
wire \my_regfile|register[3].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~683_combout ;
wire \my_regfile|data_readRegA[29]~684_combout ;
wire \my_regfile|data_readRegA[29]~687_combout ;
wire \my_regfile|register[11].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~689_combout ;
wire \my_regfile|register[15].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~691_combout ;
wire \my_regfile|register[9].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~688_combout ;
wire \my_regfile|register[13].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~690_combout ;
wire \my_regfile|data_readRegA[29]~692_combout ;
wire \my_regfile|data_readRegA[29]~703_combout ;
wire \my_processor|my_alu|Selector1~0_combout ;
wire \my_processor|my_alu|Selector1~1_combout ;
wire \my_processor|my_alu|Selector1~2_combout ;
wire \my_processor|my_alu|ShiftLeft0~82_combout ;
wire \my_processor|my_alu|ShiftLeft0~84_combout ;
wire \my_processor|my_alu|ShiftLeft0~98_combout ;
wire \my_processor|my_alu|Selector1~3_combout ;
wire \my_processor|my_alu|Selector1~4_combout ;
wire \my_processor|data_writeReg[30]~217_combout ;
wire \my_processor|data_writeReg[30]~220_combout ;
wire \my_processor|data_writeReg[30]~218_combout ;
wire \my_processor|my_alu|Add1~59 ;
wire \my_processor|my_alu|Add1~60_combout ;
wire \my_processor|data_writeReg[30]~219_combout ;
wire \my_processor|my_alu|Add0~59 ;
wire \my_processor|my_alu|Add0~60_combout ;
wire \my_processor|data_writeReg[30]~221_combout ;
wire \my_processor|data_writeReg[30]~222_combout ;
wire \my_regfile|register[29].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~722_combout ;
wire \my_regfile|register[30].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[30].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~723_combout ;
wire \my_regfile|register[25].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~720_combout ;
wire \my_regfile|register[27].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~721_combout ;
wire \my_regfile|data_readRegA[30]~724_combout ;
wire \my_regfile|register[11].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~711_combout ;
wire \my_regfile|register[13].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~712_combout ;
wire \my_regfile|register[9].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~710_combout ;
wire \my_regfile|register[15].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~713_combout ;
wire \my_regfile|data_readRegA[30]~714_combout ;
wire \my_regfile|register[17].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~715_combout ;
wire \my_regfile|register[21].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~717_combout ;
wire \my_regfile|register[23].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~718_combout ;
wire \my_regfile|register[20].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~716_combout ;
wire \my_regfile|data_readRegA[30]~719_combout ;
wire \my_regfile|register[3].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~705_combout ;
wire \my_regfile|data_readRegA[30]~706_combout ;
wire \my_regfile|register[5].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~707_combout ;
wire \my_regfile|register[1].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~704_combout ;
wire \my_regfile|register[7].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~708_combout ;
wire \my_regfile|data_readRegA[30]~709_combout ;
wire \my_regfile|data_readRegA[30]~725_combout ;
wire \my_processor|my_alu|ShiftRight0~11_combout ;
wire \my_processor|my_alu|ShiftRight0~10_combout ;
wire \my_processor|my_alu|ShiftRight0~100_combout ;
wire \my_processor|data_writeReg[28]~200_combout ;
wire \my_processor|my_alu|ShiftLeft0~17_combout ;
wire \my_processor|my_alu|ShiftLeft0~18_combout ;
wire \my_processor|my_alu|ShiftLeft0~19_combout ;
wire \my_processor|my_alu|ShiftLeft0~20_combout ;
wire \my_processor|my_alu|ShiftLeft0~55_combout ;
wire \my_processor|my_alu|ShiftLeft0~56_combout ;
wire \my_processor|my_alu|ShiftLeft0~36_combout ;
wire \my_processor|my_alu|ShiftLeft0~37_combout ;
wire \my_processor|my_alu|ShiftLeft0~38_combout ;
wire \my_processor|my_alu|ShiftLeft0~57_combout ;
wire \my_processor|my_alu|ShiftLeft0~58_combout ;
wire \my_processor|data_writeReg[28]~201_combout ;
wire \my_processor|data_writeReg[28]~202_combout ;
wire \my_processor|data_writeReg[28]~203_combout ;
wire \my_processor|my_alu|Add1~56_combout ;
wire \my_processor|data_writeReg[28]~204_combout ;
wire \my_processor|data_writeReg[28]~206_combout ;
wire \my_regfile|register[5].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~663_combout ;
wire \my_regfile|register[2].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~660_combout ;
wire \my_regfile|register[8].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~664_combout ;
wire \my_regfile|register[4].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~661_combout ;
wire \my_regfile|register[3].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~662_combout ;
wire \my_regfile|data_readRegA[28]~665_combout ;
wire \my_regfile|register[16].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~669_combout ;
wire \my_regfile|register[11].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~667_combout ;
wire \my_regfile|register[10].df|dffe_array[28].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~666_combout ;
wire \my_regfile|register[13].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~668_combout ;
wire \my_regfile|data_readRegA[28]~670_combout ;
wire \my_regfile|register[25].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~676_combout ;
wire \my_regfile|register[29].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~678_combout ;
wire \my_regfile|register[27].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~677_combout ;
wire \my_regfile|register[31].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~679_combout ;
wire \my_regfile|data_readRegA[28]~680_combout ;
wire \my_regfile|register[21].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~673_combout ;
wire \my_regfile|register[19].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~672_combout ;
wire \my_regfile|register[18].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~671_combout ;
wire \my_regfile|register[23].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~674_combout ;
wire \my_regfile|data_readRegA[28]~675_combout ;
wire \my_regfile|data_readRegA[28]~681_combout ;
wire \my_processor|my_alu|ShiftRight0~71_combout ;
wire \my_processor|my_alu|ShiftRight0~72_combout ;
wire \my_processor|my_alu|ShiftRight0~105_combout ;
wire \my_processor|data_writeReg[11]~108_combout ;
wire \my_processor|my_alu|ShiftRight0~18_combout ;
wire \my_processor|my_alu|ShiftRight0~75_combout ;
wire \my_processor|my_alu|ShiftRight0~76_combout ;
wire \my_processor|data_writeReg[11]~109_combout ;
wire \my_processor|my_alu|Add0~21 ;
wire \my_processor|my_alu|Add0~22_combout ;
wire \my_processor|data_writeReg[11]~110_combout ;
wire \my_processor|data_writeReg[11]~111_combout ;
wire \my_processor|data_writeReg[11]~236_combout ;
wire \my_regfile|register[11].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~301_combout ;
wire \my_regfile|register[15].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~303_combout ;
wire \my_regfile|register[13].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~302_combout ;
wire \my_regfile|register[9].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~300_combout ;
wire \my_regfile|data_readRegA[11]~304_combout ;
wire \my_regfile|register[18].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~305_combout ;
wire \my_regfile|register[21].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~307_combout ;
wire \my_regfile|register[19].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~306_combout ;
wire \my_regfile|register[23].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~308_combout ;
wire \my_regfile|data_readRegA[11]~309_combout ;
wire \my_regfile|register[5].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~297_combout ;
wire \my_regfile|register[1].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~294_combout ;
wire \my_regfile|register[7].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~298_combout ;
wire \my_regfile|register[3].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~295_combout ;
wire \my_regfile|data_readRegA[11]~296_combout ;
wire \my_regfile|data_readRegA[11]~299_combout ;
wire \my_regfile|register[29].df|dffe_array[11].df|q~q ;
wire \my_regfile|d0|d4|and5~combout ;
wire \my_regfile|register[30].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~313_combout ;
wire \my_regfile|register[27].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~311_combout ;
wire \my_regfile|register[26].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~310_combout ;
wire \my_regfile|data_readRegA[11]~312_combout ;
wire \my_regfile|data_readRegA[11]~314_combout ;
wire \my_regfile|data_readRegA[11]~315_combout ;
wire \my_processor|my_alu|Add1~23 ;
wire \my_processor|my_alu|Add1~24_combout ;
wire \my_processor|my_alu|Add0~23 ;
wire \my_processor|my_alu|Add0~24_combout ;
wire \my_processor|my_alu|ShiftRight0~20_combout ;
wire \my_processor|my_alu|ShiftRight0~22_combout ;
wire \my_processor|my_alu|ShiftRight0~25_combout ;
wire \my_processor|my_alu|ShiftRight0~27_combout ;
wire \my_processor|my_alu|ShiftRight0~82_combout ;
wire \my_processor|my_alu|ShiftRight0~13_combout ;
wire \my_processor|my_alu|ShiftRight0~15_combout ;
wire \my_processor|my_alu|ShiftRight0~17_combout ;
wire \my_processor|my_alu|ShiftRight0~19_combout ;
wire \my_processor|my_alu|ShiftRight0~84_combout ;
wire \my_processor|data_writeReg[12]~112_combout ;
wire \my_processor|data_writeReg[12]~113_combout ;
wire \my_processor|data_writeReg[12]~114_combout ;
wire \my_processor|data_writeReg[12]~115_combout ;
wire \my_processor|data_writeReg[12]~237_combout ;
wire \my_regfile|register[16].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~325_combout ;
wire \my_regfile|register[11].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~323_combout ;
wire \my_regfile|register[13].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~324_combout ;
wire \my_regfile|register[9].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~322_combout ;
wire \my_regfile|data_readRegA[12]~326_combout ;
wire \my_regfile|register[21].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~329_combout ;
wire \my_regfile|register[23].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~330_combout ;
wire \my_regfile|register[17].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~327_combout ;
wire \my_regfile|register[19].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~328_combout ;
wire \my_regfile|data_readRegA[12]~331_combout ;
wire \my_regfile|register[28].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~333_combout ;
wire \my_regfile|register[29].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~334_combout ;
wire \my_regfile|register[30].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~335_combout ;
wire \my_regfile|register[25].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~332_combout ;
wire \my_regfile|data_readRegA[12]~336_combout ;
wire \my_regfile|register[7].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[7].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~320_combout ;
wire \my_regfile|register[5].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~319_combout ;
wire \my_regfile|register[3].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~317_combout ;
wire \my_regfile|data_readRegA[12]~318_combout ;
wire \my_regfile|register[1].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~316_combout ;
wire \my_regfile|data_readRegA[12]~321_combout ;
wire \my_regfile|data_readRegA[12]~337_combout ;
wire \my_processor|my_alu|Add0~25 ;
wire \my_processor|my_alu|Add0~26_combout ;
wire \my_processor|my_alu|ShiftRight0~40_combout ;
wire \my_processor|my_alu|ShiftRight0~49_combout ;
wire \my_processor|my_alu|ShiftRight0~86_combout ;
wire \my_processor|my_alu|ShiftRight0~34_combout ;
wire \my_processor|my_alu|ShiftRight0~35_combout ;
wire \my_processor|my_alu|ShiftRight0~37_combout ;
wire \my_processor|my_alu|ShiftRight0~38_combout ;
wire \my_processor|my_alu|ShiftRight0~88_combout ;
wire \my_processor|data_writeReg[13]~116_combout ;
wire \my_processor|data_writeReg[13]~117_combout ;
wire \my_processor|data_writeReg[13]~118_combout ;
wire \my_processor|my_alu|Add1~25 ;
wire \my_processor|my_alu|Add1~26_combout ;
wire \my_processor|data_writeReg[13]~119_combout ;
wire \my_processor|data_writeReg[13]~238_combout ;
wire \my_regfile|register[9].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~344_combout ;
wire \my_regfile|register[11].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~345_combout ;
wire \my_regfile|register[13].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~346_combout ;
wire \my_regfile|register[15].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~347_combout ;
wire \my_regfile|data_readRegA[13]~348_combout ;
wire \my_regfile|register[23].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~352_combout ;
wire \my_regfile|register[19].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~350_combout ;
wire \my_regfile|register[21].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~351_combout ;
wire \my_regfile|register[17].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~349_combout ;
wire \my_regfile|data_readRegA[13]~353_combout ;
wire \my_regfile|register[1].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~338_combout ;
wire \my_regfile|register[8].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~342_combout ;
wire \my_regfile|register[3].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~339_combout ;
wire \my_regfile|data_readRegA[13]~340_combout ;
wire \my_regfile|register[6].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~341_combout ;
wire \my_regfile|data_readRegA[13]~343_combout ;
wire \my_regfile|register[25].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~354_combout ;
wire \my_regfile|register[27].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~355_combout ;
wire \my_regfile|register[31].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~356_combout ;
wire \my_regfile|register[29].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~752_combout ;
wire \my_regfile|data_readRegA[13]~357_combout ;
wire \my_regfile|data_readRegA[13]~358_combout ;
wire \my_processor|my_alu|ShiftLeft0~63_combout ;
wire \my_processor|my_alu|ShiftLeft0~85_combout ;
wire \my_processor|data_writeReg[26]~187_combout ;
wire \my_processor|data_writeReg[26]~188_combout ;
wire \my_processor|my_alu|Add1~52_combout ;
wire \my_processor|data_writeReg[26]~189_combout ;
wire \my_processor|data_writeReg[26]~190_combout ;
wire \my_processor|data_writeReg[26]~191_combout ;
wire \my_regfile|register[15].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~625_combout ;
wire \my_regfile|register[9].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~622_combout ;
wire \my_regfile|register[13].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~624_combout ;
wire \my_regfile|register[11].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~623_combout ;
wire \my_regfile|data_readRegA[26]~626_combout ;
wire \my_regfile|register[17].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~627_combout ;
wire \my_regfile|register[19].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~628_combout ;
wire \my_regfile|register[21].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~629_combout ;
wire \my_regfile|register[23].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~630_combout ;
wire \my_regfile|data_readRegA[26]~631_combout ;
wire \my_regfile|register[7].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~620_combout ;
wire \my_regfile|register[1].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~616_combout ;
wire \my_regfile|register[3].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~617_combout ;
wire \my_regfile|data_readRegA[26]~618_combout ;
wire \my_regfile|register[5].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~619_combout ;
wire \my_regfile|data_readRegA[26]~621_combout ;
wire \my_regfile|register[31].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~635_combout ;
wire \my_regfile|register[29].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~633_combout ;
wire \my_regfile|register[27].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~632_combout ;
wire \my_regfile|data_readRegA[26]~634_combout ;
wire \my_regfile|data_readRegA[26]~636_combout ;
wire \my_regfile|data_readRegA[26]~637_combout ;
wire \my_processor|my_alu|ShiftRight0~14_combout ;
wire \my_processor|my_alu|ShiftRight0~74_combout ;
wire \my_processor|my_alu|ShiftRight0~95_combout ;
wire \my_processor|my_alu|ShiftRight0~96_combout ;
wire \my_processor|my_alu|ShiftLeft0~70_combout ;
wire \my_processor|my_alu|ShiftLeft0~71_combout ;
wire \my_processor|data_writeReg[22]~128_combout ;
wire \my_processor|my_alu|ShiftLeft0~35_combout ;
wire \my_processor|data_writeReg[23]~167_combout ;
wire \my_processor|data_writeReg[23]~168_combout ;
wire \my_processor|data_writeReg[22]~133_combout ;
wire \my_processor|data_writeReg[22]~132_combout ;
wire \my_processor|my_alu|Add1~46_combout ;
wire \my_processor|data_writeReg[23]~169_combout ;
wire \my_processor|data_writeReg[23]~170_combout ;
wire \my_processor|data_writeReg[23]~171_combout ;
wire \my_regfile|register[6].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~555_combout ;
wire \my_regfile|register[1].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~552_combout ;
wire \my_regfile|register[3].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~553_combout ;
wire \my_regfile|data_readRegA[23]~554_combout ;
wire \my_regfile|register[8].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~556_combout ;
wire \my_regfile|data_readRegA[23]~557_combout ;
wire \my_regfile|register[18].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~563_combout ;
wire \my_regfile|register[23].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~566_combout ;
wire \my_regfile|register[21].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~565_combout ;
wire \my_regfile|register[19].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~564_combout ;
wire \my_regfile|data_readRegA[23]~567_combout ;
wire \my_regfile|register[9].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~558_combout ;
wire \my_regfile|register[11].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~559_combout ;
wire \my_regfile|register[13].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~560_combout ;
wire \my_regfile|register[15].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~561_combout ;
wire \my_regfile|data_readRegA[23]~562_combout ;
wire \my_regfile|register[25].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~568_combout ;
wire \my_regfile|register[30].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~570_combout ;
wire \my_regfile|register[27].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~569_combout ;
wire \my_regfile|register[29].df|dffe_array[23].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~758_combout ;
wire \my_regfile|data_readRegA[23]~571_combout ;
wire \my_regfile|data_readRegA[23]~572_combout ;
wire \my_processor|my_alu|Add0~47 ;
wire \my_processor|my_alu|Add0~48_combout ;
wire \my_processor|my_alu|ShiftRight0~12_combout ;
wire \my_processor|my_alu|ShiftRight0~97_combout ;
wire \my_processor|my_alu|ShiftRight0~104_combout ;
wire \my_processor|data_writeReg[24]~174_combout ;
wire \my_processor|data_writeReg[24]~172_combout ;
wire \my_processor|my_alu|ShiftLeft0~77_combout ;
wire \my_processor|my_alu|ShiftLeft0~39_combout ;
wire \my_processor|my_alu|ShiftLeft0~40_combout ;
wire \my_processor|data_writeReg[24]~173_combout ;
wire \my_processor|data_writeReg[24]~241_combout ;
wire \my_processor|my_alu|Add1~48_combout ;
wire \my_processor|data_writeReg[24]~175_combout ;
wire \my_processor|data_writeReg[24]~177_combout ;
wire \my_processor|data_writeReg[24]~179_combout ;
wire \my_regfile|register[5].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~576_combout ;
wire \my_regfile|register[3].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~574_combout ;
wire \my_regfile|data_readRegA[24]~575_combout ;
wire \my_regfile|register[2].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~573_combout ;
wire \my_regfile|register[7].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~577_combout ;
wire \my_regfile|data_readRegA[24]~578_combout ;
wire \my_regfile|register[28].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[28].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~590_combout ;
wire \my_regfile|register[31].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~592_combout ;
wire \my_regfile|register[26].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~589_combout ;
wire \my_regfile|register[29].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~591_combout ;
wire \my_regfile|data_readRegA[24]~593_combout ;
wire \my_regfile|register[11].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~580_combout ;
wire \my_regfile|register[9].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~579_combout ;
wire \my_regfile|register[15].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~582_combout ;
wire \my_regfile|register[13].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~581_combout ;
wire \my_regfile|data_readRegA[24]~583_combout ;
wire \my_regfile|register[19].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~585_combout ;
wire \my_regfile|register[22].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~586_combout ;
wire \my_regfile|register[23].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~587_combout ;
wire \my_regfile|register[17].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~584_combout ;
wire \my_regfile|data_readRegA[24]~588_combout ;
wire \my_regfile|data_readRegA[24]~594_combout ;
wire \my_processor|my_alu|Add0~49 ;
wire \my_processor|my_alu|Add0~50_combout ;
wire \my_processor|my_alu|ShiftRight0~33_combout ;
wire \my_processor|my_alu|ShiftRight0~36_combout ;
wire \my_processor|my_alu|ShiftRight0~98_combout ;
wire \my_processor|data_writeReg[25]~182_combout ;
wire \my_processor|my_alu|ShiftLeft0~81_combout ;
wire \my_processor|data_writeReg[25]~180_combout ;
wire \my_processor|my_alu|ShiftLeft0~41_combout ;
wire \my_processor|my_alu|ShiftLeft0~44_combout ;
wire \my_processor|my_alu|ShiftLeft0~45_combout ;
wire \my_processor|data_writeReg[25]~181_combout ;
wire \my_processor|my_alu|Add1~50_combout ;
wire \my_processor|data_writeReg[25]~183_combout ;
wire \my_processor|data_writeReg[25]~184_combout ;
wire \my_processor|data_writeReg[25]~185_combout ;
wire \my_regfile|register[23].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~609_combout ;
wire \my_regfile|register[21].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~608_combout ;
wire \my_regfile|register[20].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~607_combout ;
wire \my_regfile|register[17].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~606_combout ;
wire \my_regfile|data_readRegA[25]~610_combout ;
wire \my_regfile|register[1].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~595_combout ;
wire \my_regfile|register[5].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~598_combout ;
wire \my_regfile|register[7].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~599_combout ;
wire \my_regfile|register[3].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~596_combout ;
wire \my_regfile|data_readRegA[25]~597_combout ;
wire \my_regfile|data_readRegA[25]~600_combout ;
wire \my_regfile|register[25].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~611_combout ;
wire \my_regfile|register[29].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~759_combout ;
wire \my_regfile|register[31].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[25].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~613_combout ;
wire \my_regfile|register[28].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~612_combout ;
wire \my_regfile|data_readRegA[25]~614_combout ;
wire \my_regfile|register[11].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~602_combout ;
wire \my_regfile|register[15].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~604_combout ;
wire \my_regfile|register[10].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~601_combout ;
wire \my_regfile|register[13].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~603_combout ;
wire \my_regfile|data_readRegA[25]~605_combout ;
wire \my_regfile|data_readRegA[25]~615_combout ;
wire \my_processor|my_alu|ShiftRight0~57_combout ;
wire \my_processor|my_alu|ShiftRight0~58_combout ;
wire \my_processor|my_alu|ShiftRight0~54_combout ;
wire \my_processor|my_alu|ShiftRight0~55_combout ;
wire \my_processor|my_alu|ShiftRight0~92_combout ;
wire \my_processor|my_alu|ShiftRight0~90_combout ;
wire \my_processor|my_alu|ShiftRight0~102_combout ;
wire \my_processor|data_writeReg[14]~120_combout ;
wire \my_processor|data_writeReg[14]~121_combout ;
wire \my_processor|my_alu|Add0~27 ;
wire \my_processor|my_alu|Add0~28_combout ;
wire \my_processor|data_writeReg[14]~122_combout ;
wire \my_processor|my_alu|Add1~27 ;
wire \my_processor|my_alu|Add1~28_combout ;
wire \my_processor|data_writeReg[14]~123_combout ;
wire \my_processor|data_writeReg[14]~239_combout ;
wire \my_regfile|register[29].df|dffe_array[14].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~753_combout ;
wire \my_regfile|register[31].df|dffe_array[14].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~377_combout ;
wire \my_regfile|register[25].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~375_combout ;
wire \my_regfile|register[27].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~376_combout ;
wire \my_regfile|data_readRegA[14]~378_combout ;
wire \my_regfile|register[19].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~371_combout ;
wire \my_regfile|register[17].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~370_combout ;
wire \my_regfile|register[23].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~373_combout ;
wire \my_regfile|register[22].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~372_combout ;
wire \my_regfile|data_readRegA[14]~374_combout ;
wire \my_regfile|register[13].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~367_combout ;
wire \my_regfile|register[9].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~365_combout ;
wire \my_regfile|register[11].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~366_combout ;
wire \my_regfile|register[15].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~368_combout ;
wire \my_regfile|data_readRegA[14]~369_combout ;
wire \my_regfile|register[1].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~359_combout ;
wire \my_regfile|register[7].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~363_combout ;
wire \my_regfile|register[3].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~360_combout ;
wire \my_regfile|data_readRegA[14]~361_combout ;
wire \my_regfile|register[5].df|dffe_array[14].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~362_combout ;
wire \my_regfile|data_readRegA[14]~364_combout ;
wire \my_regfile|data_readRegA[14]~379_combout ;
wire \my_processor|my_alu|Add1~29 ;
wire \my_processor|my_alu|Add1~30_combout ;
wire \my_processor|my_alu|Add0~29 ;
wire \my_processor|my_alu|Add0~30_combout ;
wire \my_processor|my_alu|ShiftRight0~94_combout ;
wire \my_processor|my_alu|ShiftLeft0~67_combout ;
wire \my_processor|my_alu|ShiftLeft0~72_combout ;
wire \my_processor|data_writeReg[15]~124_combout ;
wire \my_processor|data_writeReg[15]~125_combout ;
wire \my_processor|data_writeReg[15]~126_combout ;
wire \my_processor|data_writeReg[15]~127_combout ;
wire \my_processor|data_writeReg[15]~240_combout ;
wire \my_regfile|register[4].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~381_combout ;
wire \my_regfile|register[3].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~382_combout ;
wire \my_regfile|register[7].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~384_combout ;
wire \my_regfile|register[1].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~380_combout ;
wire \my_regfile|register[5].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~383_combout ;
wire \my_regfile|data_readRegA[15]~385_combout ;
wire \my_regfile|register[15].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~389_combout ;
wire \my_regfile|register[9].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~386_combout ;
wire \my_regfile|register[11].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~387_combout ;
wire \my_regfile|register[13].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~388_combout ;
wire \my_regfile|data_readRegA[15]~390_combout ;
wire \my_regfile|register[21].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~393_combout ;
wire \my_regfile|register[23].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~394_combout ;
wire \my_regfile|register[17].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~391_combout ;
wire \my_regfile|register[20].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~392_combout ;
wire \my_regfile|data_readRegA[15]~395_combout ;
wire \my_regfile|register[29].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~398_combout ;
wire \my_regfile|register[27].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~397_combout ;
wire \my_regfile|register[31].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~399_combout ;
wire \my_regfile|register[25].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~396_combout ;
wire \my_regfile|data_readRegA[15]~400_combout ;
wire \my_regfile|data_readRegA[15]~401_combout ;
wire \my_processor|my_alu|Add0~31 ;
wire \my_processor|my_alu|Add0~32_combout ;
wire \my_processor|my_alu|Add1~32_combout ;
wire \my_processor|data_writeReg[16]~134_combout ;
wire \my_processor|my_alu|ShiftLeft0~73_combout ;
wire \my_processor|my_alu|ShiftRight0~16_combout ;
wire \my_processor|my_alu|ShiftRight0~23_combout ;
wire \my_processor|my_alu|ShiftRight0~24_combout ;
wire \my_processor|data_writeReg[16]~130_combout ;
wire \my_processor|data_writeReg[16]~131_combout ;
wire \my_processor|data_writeReg[16]~135_combout ;
wire \my_processor|data_writeReg[16]~136_combout ;
wire \my_regfile|register[29].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~420_combout ;
wire \my_regfile|register[30].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~421_combout ;
wire \my_regfile|register[25].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~418_combout ;
wire \my_regfile|register[27].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~419_combout ;
wire \my_regfile|data_readRegA[16]~422_combout ;
wire \my_regfile|register[24].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~416_combout ;
wire \my_regfile|register[20].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~414_combout ;
wire \my_regfile|register[21].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~415_combout ;
wire \my_regfile|register[18].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~413_combout ;
wire \my_regfile|data_readRegA[16]~417_combout ;
wire \my_regfile|register[7].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~406_combout ;
wire \my_regfile|register[4].df|dffe_array[16].df|q~feeder_combout ;
wire \my_regfile|register[4].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~403_combout ;
wire \my_regfile|register[3].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~404_combout ;
wire \my_regfile|register[1].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~402_combout ;
wire \my_regfile|register[5].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~405_combout ;
wire \my_regfile|data_readRegA[16]~407_combout ;
wire \my_regfile|register[15].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~411_combout ;
wire \my_regfile|register[11].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~409_combout ;
wire \my_regfile|register[13].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~410_combout ;
wire \my_regfile|register[9].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~408_combout ;
wire \my_regfile|data_readRegA[16]~412_combout ;
wire \my_regfile|data_readRegA[16]~423_combout ;
wire \my_processor|my_alu|Add0~33 ;
wire \my_processor|my_alu|Add0~34_combout ;
wire \my_processor|my_alu|ShiftRight0~41_combout ;
wire \my_processor|my_alu|ShiftRight0~42_combout ;
wire \my_processor|my_alu|ShiftLeft0~118_combout ;
wire \my_processor|data_writeReg[17]~137_combout ;
wire \my_processor|data_writeReg[17]~138_combout ;
wire \my_processor|my_alu|Add1~34_combout ;
wire \my_processor|data_writeReg[17]~139_combout ;
wire \my_processor|data_writeReg[17]~140_combout ;
wire \my_processor|data_writeReg[17]~141_combout ;
wire \my_regfile|register[23].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~438_combout ;
wire \my_regfile|register[21].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~437_combout ;
wire \my_regfile|register[20].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~436_combout ;
wire \my_regfile|register[18].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~435_combout ;
wire \my_regfile|data_readRegA[17]~439_combout ;
wire \my_regfile|register[15].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~433_combout ;
wire \my_regfile|register[9].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~430_combout ;
wire \my_regfile|register[13].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~432_combout ;
wire \my_regfile|register[11].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~431_combout ;
wire \my_regfile|data_readRegA[17]~434_combout ;
wire \my_regfile|register[29].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~754_combout ;
wire \my_regfile|register[25].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~440_combout ;
wire \my_regfile|register[28].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~441_combout ;
wire \my_regfile|register[31].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~442_combout ;
wire \my_regfile|data_readRegA[17]~443_combout ;
wire \my_regfile|register[1].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~424_combout ;
wire \my_regfile|register[3].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~425_combout ;
wire \my_regfile|data_readRegA[17]~426_combout ;
wire \my_regfile|register[5].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~427_combout ;
wire \my_regfile|register[7].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~428_combout ;
wire \my_regfile|data_readRegA[17]~429_combout ;
wire \my_regfile|data_readRegA[17]~444_combout ;
wire \my_processor|my_alu|Add0~35 ;
wire \my_processor|my_alu|Add0~36_combout ;
wire \my_processor|data_writeReg[18]~142_combout ;
wire \my_processor|my_alu|ShiftLeft0~14_combout ;
wire \my_processor|data_writeReg[18]~143_combout ;
wire \my_processor|my_alu|Add1~36_combout ;
wire \my_processor|data_writeReg[18]~144_combout ;
wire \my_processor|data_writeReg[18]~145_combout ;
wire \my_processor|data_writeReg[18]~146_combout ;
wire \my_regfile|register[31].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~463_combout ;
wire \my_regfile|register[29].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~755_combout ;
wire \my_regfile|register[25].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~461_combout ;
wire \my_regfile|register[28].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~462_combout ;
wire \my_regfile|data_readRegA[18]~464_combout ;
wire \my_regfile|register[19].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~457_combout ;
wire \my_regfile|register[23].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~459_combout ;
wire \my_regfile|register[18].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~456_combout ;
wire \my_regfile|register[22].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~458_combout ;
wire \my_regfile|data_readRegA[18]~460_combout ;
wire \my_regfile|register[15].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~454_combout ;
wire \my_regfile|register[13].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~453_combout ;
wire \my_regfile|register[9].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~451_combout ;
wire \my_regfile|register[11].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~452_combout ;
wire \my_regfile|data_readRegA[18]~455_combout ;
wire \my_regfile|register[3].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[4].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~446_combout ;
wire \my_regfile|data_readRegA[18]~447_combout ;
wire \my_regfile|register[7].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~449_combout ;
wire \my_regfile|register[5].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~448_combout ;
wire \my_regfile|register[1].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~445_combout ;
wire \my_regfile|data_readRegA[18]~450_combout ;
wire \my_regfile|data_readRegA[18]~465_combout ;
wire \my_processor|my_alu|Add0~37 ;
wire \my_processor|my_alu|Add0~38_combout ;
wire \my_processor|my_alu|Add1~38_combout ;
wire \my_processor|data_writeReg[19]~149_combout ;
wire \my_processor|my_alu|ShiftRight0~73_combout ;
wire \my_processor|my_alu|ShiftRight0~77_combout ;
wire \my_processor|my_alu|ShiftLeft0~16_combout ;
wire \my_processor|data_writeReg[19]~147_combout ;
wire \my_processor|data_writeReg[19]~148_combout ;
wire \my_processor|data_writeReg[19]~150_combout ;
wire \my_processor|data_writeReg[19]~151_combout ;
wire \my_regfile|register[31].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~485_combout ;
wire \my_regfile|register[29].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~484_combout ;
wire \my_regfile|register[26].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~482_combout ;
wire \my_regfile|register[27].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~483_combout ;
wire \my_regfile|data_readRegA[19]~486_combout ;
wire \my_regfile|register[10].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~472_combout ;
wire \my_regfile|register[13].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~474_combout ;
wire \my_regfile|register[12].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~473_combout ;
wire \my_regfile|register[15].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~475_combout ;
wire \my_regfile|data_readRegA[19]~476_combout ;
wire \my_regfile|register[5].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~469_combout ;
wire \my_regfile|register[7].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~470_combout ;
wire \my_regfile|register[3].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~467_combout ;
wire \my_regfile|data_readRegA[19]~468_combout ;
wire \my_regfile|register[2].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~466_combout ;
wire \my_regfile|data_readRegA[19]~471_combout ;
wire \my_regfile|register[20].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~478_combout ;
wire \my_regfile|register[21].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~479_combout ;
wire \my_regfile|register[23].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~480_combout ;
wire \my_regfile|register[18].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~477_combout ;
wire \my_regfile|data_readRegA[19]~481_combout ;
wire \my_regfile|data_readRegA[19]~487_combout ;
wire \my_processor|my_alu|Add0~39 ;
wire \my_processor|my_alu|Add0~40_combout ;
wire \my_processor|data_writeReg[20]~152_combout ;
wire \my_processor|my_alu|ShiftRight0~83_combout ;
wire \my_processor|my_alu|ShiftRight0~85_combout ;
wire \my_processor|my_alu|ShiftLeft0~21_combout ;
wire \my_processor|data_writeReg[20]~153_combout ;
wire \my_processor|my_alu|Add1~40_combout ;
wire \my_processor|data_writeReg[20]~154_combout ;
wire \my_processor|data_writeReg[20]~155_combout ;
wire \my_processor|data_writeReg[20]~156_combout ;
wire \my_regfile|register[10].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~494_combout ;
wire \my_regfile|register[11].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~495_combout ;
wire \my_regfile|register[13].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~496_combout ;
wire \my_regfile|register[15].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~497_combout ;
wire \my_regfile|data_readRegA[20]~498_combout ;
wire \my_regfile|register[29].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~506_combout ;
wire \my_regfile|register[31].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~507_combout ;
wire \my_regfile|register[25].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~504_combout ;
wire \my_regfile|register[27].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~505_combout ;
wire \my_regfile|data_readRegA[20]~508_combout ;
wire \my_regfile|register[20].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[20].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~500_combout ;
wire \my_regfile|register[23].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~502_combout ;
wire \my_regfile|register[17].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~499_combout ;
wire \my_regfile|register[21].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[22].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~501_combout ;
wire \my_regfile|data_readRegA[20]~503_combout ;
wire \my_regfile|register[1].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~488_combout ;
wire \my_regfile|register[5].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~491_combout ;
wire \my_regfile|register[4].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~489_combout ;
wire \my_regfile|register[3].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~490_combout ;
wire \my_regfile|register[7].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~492_combout ;
wire \my_regfile|data_readRegA[20]~493_combout ;
wire \my_regfile|data_readRegA[20]~509_combout ;
wire \my_processor|my_alu|Add0~41 ;
wire \my_processor|my_alu|Add0~42_combout ;
wire \my_processor|my_alu|ShiftRight0~87_combout ;
wire \my_processor|my_alu|ShiftRight0~89_combout ;
wire \my_processor|my_alu|ShiftLeft0~26_combout ;
wire \my_processor|data_writeReg[21]~157_combout ;
wire \my_processor|data_writeReg[21]~158_combout ;
wire \my_processor|my_alu|Add1~42_combout ;
wire \my_processor|data_writeReg[21]~159_combout ;
wire \my_processor|data_writeReg[21]~160_combout ;
wire \my_processor|data_writeReg[21]~161_combout ;
wire \my_regfile|register[11].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~517_combout ;
wire \my_regfile|register[9].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~516_combout ;
wire \my_regfile|register[15].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~519_combout ;
wire \my_regfile|register[13].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~518_combout ;
wire \my_regfile|data_readRegA[21]~520_combout ;
wire \my_regfile|register[2].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~510_combout ;
wire \my_regfile|register[3].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~511_combout ;
wire \my_regfile|data_readRegA[21]~512_combout ;
wire \my_regfile|register[7].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~514_combout ;
wire \my_regfile|register[5].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~513_combout ;
wire \my_regfile|data_readRegA[21]~515_combout ;
wire \my_regfile|register[27].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~527_combout ;
wire \my_regfile|register[29].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~756_combout ;
wire \my_regfile|register[25].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~526_combout ;
wire \my_regfile|register[30].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~528_combout ;
wire \my_regfile|data_readRegA[21]~529_combout ;
wire \my_regfile|register[21].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~523_combout ;
wire \my_regfile|register[19].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~522_combout ;
wire \my_regfile|register[18].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~521_combout ;
wire \my_regfile|register[23].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~524_combout ;
wire \my_regfile|data_readRegA[21]~525_combout ;
wire \my_regfile|data_readRegA[21]~530_combout ;
wire \my_processor|my_alu|Add0~43 ;
wire \my_processor|my_alu|Add0~44_combout ;
wire \my_processor|my_alu|ShiftRight0~91_combout ;
wire \my_processor|my_alu|ShiftRight0~93_combout ;
wire \my_processor|my_alu|ShiftLeft0~30_combout ;
wire \my_processor|data_writeReg[22]~162_combout ;
wire \my_processor|data_writeReg[22]~163_combout ;
wire \my_processor|my_alu|Add1~44_combout ;
wire \my_processor|data_writeReg[22]~164_combout ;
wire \my_processor|data_writeReg[22]~165_combout ;
wire \my_processor|data_writeReg[22]~166_combout ;
wire \my_regfile|register[25].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~547_combout ;
wire \my_regfile|register[29].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~757_combout ;
wire \my_regfile|register[27].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~548_combout ;
wire \my_regfile|register[31].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~549_combout ;
wire \my_regfile|data_readRegA[22]~550_combout ;
wire \my_regfile|register[11].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~538_combout ;
wire \my_regfile|register[9].df|dffe_array[22].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~537_combout ;
wire \my_regfile|register[15].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~540_combout ;
wire \my_regfile|register[13].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~539_combout ;
wire \my_regfile|data_readRegA[22]~541_combout ;
wire \my_regfile|register[18].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~542_combout ;
wire \my_regfile|register[19].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~543_combout ;
wire \my_regfile|register[23].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~545_combout ;
wire \my_regfile|register[21].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~544_combout ;
wire \my_regfile|data_readRegA[22]~546_combout ;
wire \my_regfile|register[5].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~534_combout ;
wire \my_regfile|register[4].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~532_combout ;
wire \my_regfile|register[3].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~533_combout ;
wire \my_regfile|register[2].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~531_combout ;
wire \my_regfile|register[7].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~535_combout ;
wire \my_regfile|data_readRegA[22]~536_combout ;
wire \my_regfile|data_readRegA[22]~551_combout ;
wire \my_processor|my_alu|ShiftLeft0~96_combout ;
wire \my_processor|my_alu|ShiftLeft0~99_combout ;
wire \my_processor|my_alu|ShiftLeft0~100_combout ;
wire \my_processor|my_alu|ShiftLeft0~101_combout ;
wire \my_processor|my_alu|Selector0~2_combout ;
wire \my_processor|my_alu|Selector0~1_combout ;
wire \my_processor|my_alu|Selector0~3_combout ;
wire \my_processor|data_writeReg[31]~223_combout ;
wire \my_processor|data_writeReg[31]~228_combout ;
wire \my_processor|data_writeReg[31]~229_combout ;
wire \my_processor|my_alu|Add0~61 ;
wire \my_processor|my_alu|Add0~62_combout ;
wire \my_processor|my_alu|Add1~61 ;
wire \my_processor|my_alu|Add1~62_combout ;
wire \my_processor|data_writeReg[31]~224_combout ;
wire \my_processor|data_writeReg[31]~226_combout ;
wire \my_processor|data_writeReg[31]~227_combout ;
wire \my_processor|data_writeReg[31]~230_combout ;
wire \my_regfile|register[11].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~733_combout ;
wire \my_regfile|register[9].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~732_combout ;
wire \my_regfile|register[13].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~734_combout ;
wire \my_regfile|register[15].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~735_combout ;
wire \my_regfile|data_readRegA[31]~736_combout ;
wire \my_regfile|register[19].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~738_combout ;
wire \my_regfile|register[21].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~739_combout ;
wire \my_regfile|register[23].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~740_combout ;
wire \my_regfile|register[17].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[18].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~737_combout ;
wire \my_regfile|data_readRegA[31]~741_combout ;
wire \my_regfile|register[29].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~744_combout ;
wire \my_regfile|register[30].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~745_combout ;
wire \my_regfile|register[25].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~742_combout ;
wire \my_regfile|register[27].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~743_combout ;
wire \my_regfile|data_readRegA[31]~746_combout ;
wire \my_regfile|register[7].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~730_combout ;
wire \my_regfile|register[2].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~726_combout ;
wire \my_regfile|register[4].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[4].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~727_combout ;
wire \my_regfile|register[3].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[3].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~728_combout ;
wire \my_regfile|register[5].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~729_combout ;
wire \my_regfile|data_readRegA[31]~731_combout ;
wire \my_regfile|data_readRegA[31]~747_combout ;
wire \my_processor|my_alu|ShiftRight0~53_combout ;
wire \my_processor|my_alu|ShiftRight0~56_combout ;
wire \my_processor|my_alu|ShiftRight0~62_combout ;
wire \my_processor|my_alu|ShiftRight0~8_combout ;
wire \my_processor|my_alu|ShiftRight0~64_combout ;
wire \my_processor|my_alu|ShiftRight0~63_combout ;
wire \my_processor|my_alu|ShiftRight0~65_combout ;
wire \my_processor|my_alu|ShiftRight0~6_combout ;
wire \my_processor|data_writeReg[2]~45_combout ;
wire \my_processor|data_writeReg[2]~46_combout ;
wire \my_processor|my_alu|Add1~3 ;
wire \my_processor|my_alu|Add1~4_combout ;
wire \my_processor|data_writeReg[3]~48_combout ;
wire \my_processor|data_writeReg[2]~50_combout ;
wire \my_processor|data_writeReg[2]~51_combout ;
wire \my_processor|data_writeReg[2]~53_combout ;
wire \my_processor|data_writeReg[2]~55_combout ;
wire \my_regfile|register[5].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~103_combout ;
wire \my_regfile|register[4].df|dffe_array[2].df|q~feeder_combout ;
wire \my_regfile|register[4].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~101_combout ;
wire \my_regfile|register[3].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~102_combout ;
wire \my_regfile|register[1].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~100_combout ;
wire \my_regfile|register[7].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~104_combout ;
wire \my_regfile|data_readRegA[2]~105_combout ;
wire \my_regfile|register[27].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~117_combout ;
wire \my_regfile|register[31].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~118_combout ;
wire \my_regfile|register[29].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~748_combout ;
wire \my_regfile|register[25].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~116_combout ;
wire \my_regfile|data_readRegA[2]~119_combout ;
wire \my_regfile|register[16].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~109_combout ;
wire \my_regfile|register[12].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~107_combout ;
wire \my_regfile|register[14].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~108_combout ;
wire \my_regfile|register[9].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~106_combout ;
wire \my_regfile|data_readRegA[2]~110_combout ;
wire \my_regfile|register[17].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~111_combout ;
wire \my_regfile|register[19].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~112_combout ;
wire \my_regfile|register[24].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~114_combout ;
wire \my_regfile|register[22].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~113_combout ;
wire \my_regfile|data_readRegA[2]~115_combout ;
wire \my_regfile|data_readRegA[2]~120_combout ;
wire \my_processor|my_alu|Add0~5 ;
wire \my_processor|my_alu|Add0~6_combout ;
wire \my_processor|my_alu|Add1~5 ;
wire \my_processor|my_alu|Add1~6_combout ;
wire \my_processor|data_writeReg[3]~58_combout ;
wire \my_processor|my_alu|ShiftRight0~46_combout ;
wire \my_processor|my_alu|ShiftRight0~44_combout ;
wire \my_processor|my_alu|ShiftRight0~29_combout ;
wire \my_processor|my_alu|ShiftRight0~78_combout ;
wire \my_processor|data_writeReg[3]~56_combout ;
wire \my_processor|data_writeReg[3]~57_combout ;
wire \my_processor|data_writeReg[3]~59_combout ;
wire \my_processor|data_writeReg[3]~60_combout ;
wire \my_processor|data_writeReg[3]~61_combout ;
wire \my_regfile|register[7].df|dffe_array[3].df|q~feeder_combout ;
wire \my_regfile|register[7].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~125_combout ;
wire \my_regfile|register[1].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~121_combout ;
wire \my_regfile|register[3].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~122_combout ;
wire \my_regfile|data_readRegA[3]~123_combout ;
wire \my_regfile|register[6].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~124_combout ;
wire \my_regfile|data_readRegA[3]~126_combout ;
wire \my_regfile|register[20].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~133_combout ;
wire \my_regfile|register[24].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~135_combout ;
wire \my_regfile|register[22].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~134_combout ;
wire \my_regfile|register[17].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~132_combout ;
wire \my_regfile|data_readRegA[3]~136_combout ;
wire \my_regfile|register[12].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~128_combout ;
wire \my_regfile|register[14].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~129_combout ;
wire \my_regfile|register[15].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~130_combout ;
wire \my_regfile|register[9].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~127_combout ;
wire \my_regfile|data_readRegA[3]~131_combout ;
wire \my_regfile|register[30].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~140_combout ;
wire \my_regfile|register[29].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~139_combout ;
wire \my_regfile|register[28].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~138_combout ;
wire \my_regfile|register[26].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~137_combout ;
wire \my_regfile|data_readRegA[3]~141_combout ;
wire \my_regfile|data_readRegA[3]~142_combout ;
wire \my_processor|my_alu|Add0~7 ;
wire \my_processor|my_alu|Add0~8_combout ;
wire \my_processor|data_writeReg[5]~65_combout ;
wire \my_processor|data_writeReg[5]~66_combout ;
wire \my_processor|my_alu|Add1~7 ;
wire \my_processor|my_alu|Add1~8_combout ;
wire \my_processor|data_writeReg[4]~67_combout ;
wire \my_processor|data_writeReg[4]~68_combout ;
wire \my_processor|my_alu|ShiftRight0~30_combout ;
wire \my_processor|my_alu|ShiftRight0~7_combout ;
wire \my_processor|my_alu|ShiftRight0~9_combout ;
wire \my_processor|data_writeReg[4]~63_combout ;
wire \my_processor|data_writeReg[4]~64_combout ;
wire \my_processor|data_writeReg[4]~69_combout ;
wire \my_processor|data_writeReg[4]~70_combout ;
wire \my_regfile|register[13].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~151_combout ;
wire \my_regfile|register[11].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~150_combout ;
wire \my_regfile|register[16].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~152_combout ;
wire \my_regfile|register[9].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~149_combout ;
wire \my_regfile|data_readRegA[4]~153_combout ;
wire \my_regfile|register[7].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~147_combout ;
wire \my_regfile|register[1].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~143_combout ;
wire \my_regfile|register[3].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~144_combout ;
wire \my_regfile|data_readRegA[4]~145_combout ;
wire \my_regfile|register[5].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[4].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~146_combout ;
wire \my_regfile|data_readRegA[4]~148_combout ;
wire \my_regfile|register[19].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~155_combout ;
wire \my_regfile|register[21].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~156_combout ;
wire \my_regfile|register[17].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[4].df|q~feeder_combout ;
wire \my_regfile|register[18].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~154_combout ;
wire \my_regfile|register[23].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~157_combout ;
wire \my_regfile|data_readRegA[4]~158_combout ;
wire \my_regfile|register[25].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~159_combout ;
wire \my_regfile|register[29].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~161_combout ;
wire \my_regfile|register[31].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~162_combout ;
wire \my_regfile|register[27].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~160_combout ;
wire \my_regfile|data_readRegA[4]~163_combout ;
wire \my_regfile|data_readRegA[4]~164_combout ;
wire \my_processor|my_alu|Add0~9 ;
wire \my_processor|my_alu|Add0~10_combout ;
wire \my_processor|my_alu|ShiftRight0~45_combout ;
wire \my_processor|my_alu|ShiftRight0~47_combout ;
wire \my_processor|data_writeReg[5]~71_combout ;
wire \my_processor|data_writeReg[5]~72_combout ;
wire \my_processor|data_writeReg[5]~73_combout ;
wire \my_processor|my_alu|Add1~9 ;
wire \my_processor|my_alu|Add1~10_combout ;
wire \my_processor|data_writeReg[5]~74_combout ;
wire \my_processor|data_writeReg[5]~75_combout ;
wire \my_processor|data_writeReg[5]~77_combout ;
wire \my_regfile|register[19].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[20].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~177_combout ;
wire \my_regfile|register[23].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~179_combout ;
wire \my_regfile|register[17].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~176_combout ;
wire \my_regfile|register[21].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~178_combout ;
wire \my_regfile|data_readRegA[5]~180_combout ;
wire \my_regfile|register[30].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~183_combout ;
wire \my_regfile|register[25].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~181_combout ;
wire \my_regfile|register[28].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~182_combout ;
wire \my_regfile|register[29].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~749_combout ;
wire \my_regfile|data_readRegA[5]~184_combout ;
wire \my_regfile|register[7].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~169_combout ;
wire \my_regfile|register[5].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~168_combout ;
wire \my_regfile|register[3].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~166_combout ;
wire \my_regfile|data_readRegA[5]~167_combout ;
wire \my_regfile|register[1].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~165_combout ;
wire \my_regfile|data_readRegA[5]~170_combout ;
wire \my_regfile|register[16].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~174_combout ;
wire \my_regfile|register[14].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~173_combout ;
wire \my_regfile|register[9].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~171_combout ;
wire \my_regfile|register[12].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~172_combout ;
wire \my_regfile|data_readRegA[5]~175_combout ;
wire \my_regfile|data_readRegA[5]~185_combout ;
wire \my_processor|my_alu|Add0~11 ;
wire \my_processor|my_alu|Add0~12_combout ;
wire \my_processor|data_writeReg[6]~78_combout ;
wire \my_processor|data_writeReg[6]~79_combout ;
wire \my_processor|data_writeReg[6]~80_combout ;
wire \my_processor|my_alu|Add1~11 ;
wire \my_processor|my_alu|Add1~12_combout ;
wire \my_processor|data_writeReg[6]~81_combout ;
wire \my_processor|data_writeReg[6]~82_combout ;
wire \my_processor|data_writeReg[6]~83_combout ;
wire \my_regfile|register[29].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~204_combout ;
wire \my_regfile|register[25].df|dffe_array[6].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~202_combout ;
wire \my_regfile|register[31].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~205_combout ;
wire \my_regfile|register[27].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~203_combout ;
wire \my_regfile|data_readRegA[6]~206_combout ;
wire \my_regfile|register[12].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~193_combout ;
wire \my_regfile|register[9].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~192_combout ;
wire \my_regfile|register[14].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~194_combout ;
wire \my_regfile|register[16].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~195_combout ;
wire \my_regfile|data_readRegA[6]~196_combout ;
wire \my_regfile|register[7].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~190_combout ;
wire \my_regfile|register[2].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~186_combout ;
wire \my_regfile|register[4].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~187_combout ;
wire \my_regfile|register[3].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~188_combout ;
wire \my_regfile|register[6].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~189_combout ;
wire \my_regfile|data_readRegA[6]~191_combout ;
wire \my_regfile|register[18].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~197_combout ;
wire \my_regfile|register[19].df|dffe_array[6].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~198_combout ;
wire \my_regfile|register[24].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~200_combout ;
wire \my_regfile|register[22].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~199_combout ;
wire \my_regfile|data_readRegA[6]~201_combout ;
wire \my_regfile|data_readRegA[6]~207_combout ;
wire \my_processor|my_alu|Add0~13 ;
wire \my_processor|my_alu|Add0~14_combout ;
wire \my_processor|data_writeReg[7]~86_combout ;
wire \my_processor|my_alu|Add1~13 ;
wire \my_processor|my_alu|Add1~14_combout ;
wire \my_processor|data_writeReg[7]~87_combout ;
wire \my_processor|data_writeReg[7]~84_combout ;
wire \my_processor|data_writeReg[7]~85_combout ;
wire \my_processor|data_writeReg[7]~88_combout ;
wire \my_processor|data_writeReg[7]~89_combout ;
wire \my_regfile|register[31].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~226_combout ;
wire \my_regfile|register[29].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~750_combout ;
wire \my_regfile|register[27].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~225_combout ;
wire \my_regfile|register[25].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~224_combout ;
wire \my_regfile|data_readRegA[7]~227_combout ;
wire \my_regfile|register[18].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~219_combout ;
wire \my_regfile|register[21].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~221_combout ;
wire \my_regfile|register[24].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[24].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~222_combout ;
wire \my_regfile|register[19].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[20].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~220_combout ;
wire \my_regfile|data_readRegA[7]~223_combout ;
wire \my_regfile|register[7].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~212_combout ;
wire \my_regfile|register[5].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~211_combout ;
wire \my_regfile|register[1].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~208_combout ;
wire \my_regfile|register[3].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~209_combout ;
wire \my_regfile|data_readRegA[7]~210_combout ;
wire \my_regfile|data_readRegA[7]~213_combout ;
wire \my_regfile|register[9].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~214_combout ;
wire \my_regfile|register[11].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~215_combout ;
wire \my_regfile|register[15].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~217_combout ;
wire \my_regfile|register[13].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~216_combout ;
wire \my_regfile|data_readRegA[7]~218_combout ;
wire \my_regfile|data_readRegA[7]~228_combout ;
wire \my_processor|my_alu|Add1~15 ;
wire \my_processor|my_alu|Add1~16_combout ;
wire \my_processor|my_alu|Add0~16_combout ;
wire \my_processor|my_alu|ShiftRight0~31_combout ;
wire \my_processor|data_writeReg[8]~96_combout ;
wire \my_processor|data_writeReg[8]~97_combout ;
wire \my_processor|data_writeReg[8]~98_combout ;
wire \my_processor|data_writeReg[8]~99_combout ;
wire \my_processor|data_writeReg[8]~233_combout ;
wire \my_regfile|register[19].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~241_combout ;
wire \my_regfile|register[22].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~242_combout ;
wire \my_regfile|register[23].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~243_combout ;
wire \my_regfile|register[18].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~240_combout ;
wire \my_regfile|data_readRegA[8]~244_combout ;
wire \my_regfile|register[27].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~246_combout ;
wire \my_regfile|register[29].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~751_combout ;
wire \my_regfile|register[31].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~247_combout ;
wire \my_regfile|register[25].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~245_combout ;
wire \my_regfile|data_readRegA[8]~248_combout ;
wire \my_regfile|register[9].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~235_combout ;
wire \my_regfile|register[13].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~237_combout ;
wire \my_regfile|register[12].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~236_combout ;
wire \my_regfile|register[16].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~238_combout ;
wire \my_regfile|data_readRegA[8]~239_combout ;
wire \my_regfile|register[7].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~233_combout ;
wire \my_regfile|register[1].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~229_combout ;
wire \my_regfile|register[3].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~230_combout ;
wire \my_regfile|data_readRegA[8]~231_combout ;
wire \my_regfile|register[5].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~232_combout ;
wire \my_regfile|data_readRegA[8]~234_combout ;
wire \my_regfile|data_readRegA[8]~249_combout ;
wire \my_processor|my_alu|Add1~17 ;
wire \my_processor|my_alu|Add1~18_combout ;
wire \my_processor|data_writeReg[9]~100_combout ;
wire \my_processor|data_writeReg[9]~101_combout ;
wire \my_processor|my_alu|Add0~18_combout ;
wire \my_processor|data_writeReg[9]~102_combout ;
wire \my_processor|data_writeReg[9]~103_combout ;
wire \my_processor|data_writeReg[9]~234_combout ;
wire \my_regfile|register[16].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~259_combout ;
wire \my_regfile|register[14].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~258_combout ;
wire \my_regfile|register[11].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~257_combout ;
wire \my_regfile|register[9].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~256_combout ;
wire \my_regfile|data_readRegA[9]~260_combout ;
wire \my_regfile|register[17].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~261_combout ;
wire \my_regfile|register[21].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~263_combout ;
wire \my_regfile|register[23].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~264_combout ;
wire \my_regfile|register[19].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~262_combout ;
wire \my_regfile|data_readRegA[9]~265_combout ;
wire \my_regfile|register[3].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~251_combout ;
wire \my_regfile|data_readRegA[9]~252_combout ;
wire \my_regfile|register[2].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~250_combout ;
wire \my_regfile|register[6].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[9].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~253_combout ;
wire \my_regfile|register[7].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~254_combout ;
wire \my_regfile|data_readRegA[9]~255_combout ;
wire \my_regfile|register[27].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~267_combout ;
wire \my_regfile|register[25].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~266_combout ;
wire \my_regfile|register[29].df|dffe_array[9].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~268_combout ;
wire \my_regfile|register[31].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~269_combout ;
wire \my_regfile|data_readRegA[9]~270_combout ;
wire \my_regfile|data_readRegA[9]~271_combout ;
wire \my_processor|my_alu|ShiftRight0~28_combout ;
wire \my_processor|my_alu|ShiftRight0~51_combout ;
wire \my_processor|my_alu|ShiftRight0~52_combout ;
wire \my_processor|my_alu|Selector30~2_combout ;
wire \my_processor|my_alu|Selector30~3_combout ;
wire \my_processor|my_alu|Selector30~4_combout ;
wire \my_processor|my_alu|Selector30~5_combout ;
wire \my_processor|my_alu|Selector30~0_combout ;
wire \my_processor|my_alu|Selector30~6_combout ;
wire \my_processor|data_writeReg[1]~38_combout ;
wire \my_processor|data_writeReg[1]~41_combout ;
wire \my_processor|data_writeReg[1]~43_combout ;
wire \my_regfile|register[17].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~89_combout ;
wire \my_regfile|register[21].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~91_combout ;
wire \my_regfile|register[24].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~92_combout ;
wire \my_regfile|register[19].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~90_combout ;
wire \my_regfile|data_readRegA[1]~93_combout ;
wire \my_regfile|register[1].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~78_combout ;
wire \my_regfile|register[4].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~79_combout ;
wire \my_regfile|register[3].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~80_combout ;
wire \my_regfile|register[6].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~81_combout ;
wire \my_regfile|register[7].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~82_combout ;
wire \my_regfile|data_readRegA[1]~83_combout ;
wire \my_regfile|register[16].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~87_combout ;
wire \my_regfile|register[14].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~86_combout ;
wire \my_regfile|register[11].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~85_combout ;
wire \my_regfile|register[9].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~84_combout ;
wire \my_regfile|data_readRegA[1]~88_combout ;
wire \my_regfile|register[30].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~97_combout ;
wire \my_regfile|register[27].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~95_combout ;
wire \my_regfile|register[29].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~96_combout ;
wire \my_regfile|register[25].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~94_combout ;
wire \my_regfile|data_readRegA[1]~98_combout ;
wire \my_regfile|data_readRegA[1]~99_combout ;
wire \my_processor|data_writeReg[0]~29_combout ;
wire \my_processor|data_writeReg[0]~30_combout ;
wire \my_processor|data_writeReg[0]~31_combout ;
wire \my_processor|data_writeReg[0]~32_combout ;
wire \my_processor|data_writeReg[0]~34_combout ;
wire \my_processor|data_writeReg[0]~35_combout ;
wire \my_processor|data_writeReg[0]~36_combout ;
wire \my_processor|data_writeReg[0]~37_combout ;
wire \my_regfile|register[20].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~68_combout ;
wire \my_regfile|data_readRegA[0]~67_combout ;
wire \my_regfile|data_readRegA[0]~69_combout ;
wire \my_regfile|data_readRegA[0]~70_combout ;
wire \my_regfile|data_readRegA[0]~71_combout ;
wire \my_regfile|data_readRegA[0]~74_combout ;
wire \my_regfile|data_readRegA[0]~72_combout ;
wire \my_regfile|data_readRegA[0]~73_combout ;
wire \my_regfile|data_readRegA[0]~75_combout ;
wire \my_regfile|data_readRegA[0]~76_combout ;
wire \my_regfile|data_readRegA[0]~63_combout ;
wire \my_regfile|data_readRegA[0]~65_combout ;
wire \my_regfile|data_readRegA[0]~64_combout ;
wire \my_regfile|data_readRegA[0]~62_combout ;
wire \my_regfile|data_readRegA[0]~66_combout ;
wire \my_regfile|data_readRegA[0]~56_combout ;
wire \my_regfile|data_readRegA[0]~57_combout ;
wire \my_regfile|data_readRegA[0]~58_combout ;
wire \my_regfile|data_readRegA[0]~60_combout ;
wire \my_regfile|data_readRegA[0]~59_combout ;
wire \my_regfile|data_readRegA[0]~61_combout ;
wire \my_regfile|data_readRegA[0]~77_combout ;
wire \my_regfile|data_readRegB[0]~53_combout ;
wire \my_regfile|data_readRegB[1]~59_combout ;
wire \my_regfile|data_readRegB[1]~58_combout ;
wire \my_regfile|data_readRegB[1]~60_combout ;
wire \my_regfile|data_readRegB[1]~63_combout ;
wire \my_regfile|data_readRegB[1]~64_combout ;
wire \my_regfile|data_readRegB[1]~62_combout ;
wire \my_regfile|data_readRegB[1]~61_combout ;
wire \my_regfile|data_readRegB[1]~65_combout ;
wire \my_regfile|d1|d1|and4~combout ;
wire \my_regfile|data_readRegB[1]~56_combout ;
wire \my_regfile|data_readRegB[1]~55_combout ;
wire \my_regfile|data_readRegB[1]~57_combout ;
wire \my_regfile|data_readRegB[1]~72_combout ;
wire \my_regfile|data_readRegB[1]~71_combout ;
wire \my_regfile|data_readRegB[1]~73_combout ;
wire \my_regfile|data_readRegB[1]~74_combout ;
wire \my_regfile|data_readRegB[1]~67_combout ;
wire \my_regfile|data_readRegB[1]~68_combout ;
wire \my_regfile|data_readRegB[1]~66_combout ;
wire \my_regfile|data_readRegB[1]~69_combout ;
wire \my_regfile|data_readRegB[1]~70_combout ;
wire \my_regfile|data_readRegB[1]~75_combout ;
wire \my_regfile|data_readRegB[1]~76_combout ;
wire \my_regfile|data_readRegB[2]~93_combout ;
wire \my_regfile|data_readRegB[2]~95_combout ;
wire \my_regfile|data_readRegB[2]~96_combout ;
wire \my_regfile|data_readRegB[2]~94_combout ;
wire \my_regfile|data_readRegB[2]~89_combout ;
wire \my_regfile|data_readRegB[2]~88_combout ;
wire \my_regfile|data_readRegB[2]~90_combout ;
wire \my_regfile|data_readRegB[2]~91_combout ;
wire \my_regfile|data_readRegB[2]~92_combout ;
wire \my_regfile|data_readRegB[2]~97_combout ;
wire \my_regfile|data_readRegB[2]~80_combout ;
wire \my_regfile|data_readRegB[2]~81_combout ;
wire \my_regfile|data_readRegB[2]~82_combout ;
wire \my_regfile|data_readRegB[2]~85_combout ;
wire \my_regfile|data_readRegB[2]~84_combout ;
wire \my_regfile|data_readRegB[2]~83_combout ;
wire \my_regfile|data_readRegB[2]~86_combout ;
wire \my_regfile|data_readRegB[2]~87_combout ;
wire \my_regfile|data_readRegB[2]~78_combout ;
wire \my_regfile|data_readRegB[2]~77_combout ;
wire \my_regfile|data_readRegB[2]~79_combout ;
wire \my_regfile|data_readRegB[2]~98_combout ;
wire \my_regfile|data_readRegB[3]~105_combout ;
wire \my_regfile|data_readRegB[3]~107_combout ;
wire \my_regfile|data_readRegB[3]~106_combout ;
wire \my_regfile|data_readRegB[3]~108_combout ;
wire \my_regfile|data_readRegB[3]~109_combout ;
wire \my_regfile|data_readRegB[3]~116_combout ;
wire \my_regfile|data_readRegB[3]~113_combout ;
wire \my_regfile|data_readRegB[3]~111_combout ;
wire \my_regfile|data_readRegB[3]~110_combout ;
wire \my_regfile|data_readRegB[3]~112_combout ;
wire \my_regfile|data_readRegB[3]~114_combout ;
wire \my_regfile|data_readRegB[3]~117_combout ;
wire \my_regfile|data_readRegB[3]~118_combout ;
wire \my_regfile|data_readRegB[3]~115_combout ;
wire \my_regfile|data_readRegB[3]~119_combout ;
wire \my_regfile|data_readRegB[3]~102_combout ;
wire \my_regfile|data_readRegB[3]~103_combout ;
wire \my_regfile|data_readRegB[3]~104_combout ;
wire \my_regfile|data_readRegB[3]~100_combout ;
wire \my_regfile|data_readRegB[3]~99_combout ;
wire \my_regfile|data_readRegB[3]~101_combout ;
wire \my_regfile|data_readRegB[3]~120_combout ;
wire \my_regfile|data_readRegB[4]~121_combout ;
wire \my_regfile|data_readRegB[4]~122_combout ;
wire \my_regfile|data_readRegB[4]~123_combout ;
wire \my_regfile|data_readRegB[4]~124_combout ;
wire \my_regfile|data_readRegB[4]~125_combout ;
wire \my_regfile|data_readRegB[4]~126_combout ;
wire \my_regfile|data_readRegB[4]~128_combout ;
wire \my_regfile|data_readRegB[4]~129_combout ;
wire \my_regfile|data_readRegB[4]~127_combout ;
wire \my_regfile|data_readRegB[4]~130_combout ;
wire \my_regfile|data_readRegB[4]~131_combout ;
wire \my_regfile|data_readRegB[4]~138_combout ;
wire \my_regfile|data_readRegB[4]~139_combout ;
wire \my_regfile|data_readRegB[4]~140_combout ;
wire \my_regfile|data_readRegB[4]~137_combout ;
wire \my_regfile|data_readRegB[4]~133_combout ;
wire \my_regfile|data_readRegB[4]~132_combout ;
wire \my_regfile|data_readRegB[4]~135_combout ;
wire \my_regfile|data_readRegB[4]~134_combout ;
wire \my_regfile|data_readRegB[4]~136_combout ;
wire \my_regfile|data_readRegB[4]~141_combout ;
wire \my_regfile|data_readRegB[4]~142_combout ;
wire \my_regfile|data_readRegB[5]~159_combout ;
wire \my_regfile|data_readRegB[5]~161_combout ;
wire \my_regfile|data_readRegB[5]~162_combout ;
wire \my_regfile|data_readRegB[5]~160_combout ;
wire \my_regfile|data_readRegB[5]~155_combout ;
wire \my_regfile|data_readRegB[5]~157_combout ;
wire \my_regfile|data_readRegB[5]~156_combout ;
wire \my_regfile|data_readRegB[5]~154_combout ;
wire \my_regfile|data_readRegB[5]~158_combout ;
wire \my_regfile|data_readRegB[5]~163_combout ;
wire \my_regfile|data_readRegB[5]~143_combout ;
wire \my_regfile|data_readRegB[5]~144_combout ;
wire \my_regfile|data_readRegB[5]~145_combout ;
wire \my_regfile|data_readRegB[5]~146_combout ;
wire \my_regfile|data_readRegB[5]~147_combout ;
wire \my_regfile|data_readRegB[5]~148_combout ;
wire \my_regfile|data_readRegB[5]~152_combout ;
wire \my_regfile|data_readRegB[5]~150_combout ;
wire \my_regfile|data_readRegB[5]~149_combout ;
wire \my_regfile|data_readRegB[5]~151_combout ;
wire \my_regfile|data_readRegB[5]~153_combout ;
wire \my_regfile|data_readRegB[5]~164_combout ;
wire \my_regfile|data_readRegB[6]~179_combout ;
wire \my_regfile|data_readRegB[6]~178_combout ;
wire \my_regfile|data_readRegB[6]~176_combout ;
wire \my_regfile|data_readRegB[6]~177_combout ;
wire \my_regfile|data_readRegB[6]~180_combout ;
wire \my_regfile|data_readRegB[6]~181_combout ;
wire \my_regfile|data_readRegB[6]~182_combout ;
wire \my_regfile|data_readRegB[6]~183_combout ;
wire \my_regfile|data_readRegB[6]~184_combout ;
wire \my_regfile|data_readRegB[6]~185_combout ;
wire \my_regfile|data_readRegB[6]~168_combout ;
wire \my_regfile|data_readRegB[6]~171_combout ;
wire \my_regfile|data_readRegB[6]~170_combout ;
wire \my_regfile|data_readRegB[6]~173_combout ;
wire \my_regfile|data_readRegB[6]~172_combout ;
wire \my_regfile|data_readRegB[6]~174_combout ;
wire \my_regfile|data_readRegB[6]~165_combout ;
wire \my_regfile|data_readRegB[6]~166_combout ;
wire \my_regfile|data_readRegB[6]~167_combout ;
wire \my_regfile|data_readRegB[6]~169_combout ;
wire \my_regfile|data_readRegB[6]~175_combout ;
wire \my_regfile|data_readRegB[6]~186_combout ;
wire \my_regfile|data_readRegB[7]~195_combout ;
wire \my_regfile|data_readRegB[7]~194_combout ;
wire \my_regfile|data_readRegB[7]~196_combout ;
wire \my_regfile|data_readRegB[7]~193_combout ;
wire \my_regfile|data_readRegB[7]~197_combout ;
wire \my_regfile|data_readRegB[7]~205_combout ;
wire \my_regfile|data_readRegB[7]~206_combout ;
wire \my_regfile|data_readRegB[7]~199_combout ;
wire \my_regfile|data_readRegB[7]~200_combout ;
wire \my_regfile|data_readRegB[7]~201_combout ;
wire \my_regfile|data_readRegB[7]~198_combout ;
wire \my_regfile|data_readRegB[7]~202_combout ;
wire \my_regfile|data_readRegB[7]~203_combout ;
wire \my_regfile|data_readRegB[7]~204_combout ;
wire \my_regfile|data_readRegB[7]~207_combout ;
wire \my_regfile|data_readRegB[7]~188_combout ;
wire \my_regfile|data_readRegB[7]~187_combout ;
wire \my_regfile|data_readRegB[7]~189_combout ;
wire \my_regfile|data_readRegB[7]~191_combout ;
wire \my_regfile|data_readRegB[7]~190_combout ;
wire \my_regfile|data_readRegB[7]~192_combout ;
wire \my_regfile|data_readRegB[7]~208_combout ;
wire \my_regfile|data_readRegB[8]~209_combout ;
wire \my_regfile|data_readRegB[8]~218_combout ;
wire \my_regfile|data_readRegB[8]~217_combout ;
wire \my_regfile|data_readRegB[8]~215_combout ;
wire \my_regfile|data_readRegB[8]~216_combout ;
wire \my_regfile|data_readRegB[8]~219_combout ;
wire \my_regfile|data_readRegB[8]~214_combout ;
wire \my_regfile|data_readRegB[8]~213_combout ;
wire \my_regfile|data_readRegB[8]~211_combout ;
wire \my_regfile|data_readRegB[8]~210_combout ;
wire \my_regfile|data_readRegB[8]~212_combout ;
wire \my_regfile|data_readRegB[8]~220_combout ;
wire \my_regfile|data_readRegB[8]~223_combout ;
wire \my_regfile|data_readRegB[8]~222_combout ;
wire \my_regfile|data_readRegB[8]~221_combout ;
wire \my_regfile|data_readRegB[8]~224_combout ;
wire \my_regfile|data_readRegB[8]~225_combout ;
wire \my_regfile|data_readRegB[8]~227_combout ;
wire \my_regfile|data_readRegB[8]~226_combout ;
wire \my_regfile|data_readRegB[8]~228_combout ;
wire \my_regfile|data_readRegB[8]~229_combout ;
wire \my_regfile|data_readRegB[9]~248_combout ;
wire \my_regfile|data_readRegB[9]~249_combout ;
wire \my_regfile|data_readRegB[9]~246_combout ;
wire \my_regfile|data_readRegB[9]~247_combout ;
wire \my_regfile|data_readRegB[9]~243_combout ;
wire \my_regfile|data_readRegB[9]~244_combout ;
wire \my_regfile|data_readRegB[9]~242_combout ;
wire \my_regfile|data_readRegB[9]~241_combout ;
wire \my_regfile|data_readRegB[9]~245_combout ;
wire \my_regfile|data_readRegB[9]~250_combout ;
wire \my_regfile|data_readRegB[9]~238_combout ;
wire \my_regfile|data_readRegB[9]~239_combout ;
wire \my_regfile|data_readRegB[9]~236_combout ;
wire \my_regfile|data_readRegB[9]~237_combout ;
wire \my_regfile|data_readRegB[9]~240_combout ;
wire \my_regfile|data_readRegB[9]~231_combout ;
wire \my_regfile|data_readRegB[9]~230_combout ;
wire \my_regfile|data_readRegB[9]~232_combout ;
wire \my_regfile|data_readRegB[9]~234_combout ;
wire \my_regfile|data_readRegB[9]~233_combout ;
wire \my_regfile|data_readRegB[9]~235_combout ;
wire \my_regfile|data_readRegB[9]~251_combout ;
wire \my_regfile|data_readRegB[10]~268_combout ;
wire \my_regfile|data_readRegB[10]~263_combout ;
wire \my_regfile|data_readRegB[10]~265_combout ;
wire \my_regfile|data_readRegB[10]~266_combout ;
wire \my_regfile|data_readRegB[10]~264_combout ;
wire \my_regfile|data_readRegB[10]~267_combout ;
wire \my_regfile|data_readRegB[10]~270_combout ;
wire \my_regfile|data_readRegB[10]~271_combout ;
wire \my_regfile|data_readRegB[10]~269_combout ;
wire \my_regfile|data_readRegB[10]~272_combout ;
wire \my_regfile|data_readRegB[10]~258_combout ;
wire \my_regfile|data_readRegB[10]~260_combout ;
wire \my_regfile|data_readRegB[10]~259_combout ;
wire \my_regfile|data_readRegB[10]~257_combout ;
wire \my_regfile|data_readRegB[10]~261_combout ;
wire \my_regfile|data_readRegB[10]~255_combout ;
wire \my_regfile|data_readRegB[10]~256_combout ;
wire \my_regfile|data_readRegB[10]~252_combout ;
wire \my_regfile|data_readRegB[10]~253_combout ;
wire \my_regfile|data_readRegB[10]~254_combout ;
wire \my_regfile|data_readRegB[10]~262_combout ;
wire \my_regfile|data_readRegB[10]~273_combout ;
wire \my_regfile|data_readRegB[11]~281_combout ;
wire \my_regfile|data_readRegB[11]~280_combout ;
wire \my_regfile|data_readRegB[11]~279_combout ;
wire \my_regfile|data_readRegB[11]~282_combout ;
wire \my_regfile|data_readRegB[11]~283_combout ;
wire \my_regfile|data_readRegB[11]~278_combout ;
wire \my_regfile|data_readRegB[11]~275_combout ;
wire \my_regfile|data_readRegB[11]~274_combout ;
wire \my_regfile|data_readRegB[11]~276_combout ;
wire \my_regfile|data_readRegB[11]~277_combout ;
wire \my_regfile|data_readRegB[11]~284_combout ;
wire \my_regfile|data_readRegB[11]~291_combout ;
wire \my_regfile|data_readRegB[11]~285_combout ;
wire \my_regfile|data_readRegB[11]~286_combout ;
wire \my_regfile|data_readRegB[11]~288_combout ;
wire \my_regfile|data_readRegB[11]~287_combout ;
wire \my_regfile|data_readRegB[11]~289_combout ;
wire \my_regfile|data_readRegB[11]~290_combout ;
wire \my_regfile|data_readRegB[11]~292_combout ;
wire \my_regfile|data_readRegB[11]~293_combout ;
wire \my_regfile|data_readRegB[11]~294_combout ;
wire \my_regfile|data_readRegB[11]~295_combout ;
wire \my_regfile|data_readRegB[12]~296_combout ;
wire \my_regfile|data_readRegB[12]~297_combout ;
wire \my_regfile|data_readRegB[12]~298_combout ;
wire \my_regfile|data_readRegB[12]~299_combout ;
wire \my_regfile|data_readRegB[12]~300_combout ;
wire \my_regfile|data_readRegB[12]~301_combout ;
wire \my_regfile|data_readRegB[12]~313_combout ;
wire \my_regfile|data_readRegB[12]~312_combout ;
wire \my_regfile|data_readRegB[12]~307_combout ;
wire \my_regfile|data_readRegB[12]~308_combout ;
wire \my_regfile|data_readRegB[12]~310_combout ;
wire \my_regfile|data_readRegB[12]~309_combout ;
wire \my_regfile|data_readRegB[12]~311_combout ;
wire \my_regfile|data_readRegB[12]~314_combout ;
wire \my_regfile|data_readRegB[12]~315_combout ;
wire \my_regfile|data_readRegB[12]~316_combout ;
wire \my_regfile|data_readRegB[12]~305_combout ;
wire \my_regfile|data_readRegB[12]~303_combout ;
wire \my_regfile|data_readRegB[12]~302_combout ;
wire \my_regfile|data_readRegB[12]~304_combout ;
wire \my_regfile|data_readRegB[12]~306_combout ;
wire \my_regfile|data_readRegB[12]~317_combout ;
wire \my_regfile|data_readRegB[13]~334_combout ;
wire \my_regfile|data_readRegB[13]~336_combout ;
wire \my_regfile|data_readRegB[13]~337_combout ;
wire \my_regfile|data_readRegB[13]~332_combout ;
wire \my_regfile|data_readRegB[13]~329_combout ;
wire \my_regfile|data_readRegB[13]~331_combout ;
wire \my_regfile|data_readRegB[13]~330_combout ;
wire \my_regfile|data_readRegB[13]~333_combout ;
wire \my_regfile|data_readRegB[13]~335_combout ;
wire \my_regfile|data_readRegB[13]~338_combout ;
wire \my_regfile|data_readRegB[13]~327_combout ;
wire \my_regfile|data_readRegB[13]~326_combout ;
wire \my_regfile|data_readRegB[13]~325_combout ;
wire \my_regfile|data_readRegB[13]~324_combout ;
wire \my_regfile|data_readRegB[13]~328_combout ;
wire \my_regfile|data_readRegB[13]~318_combout ;
wire \my_regfile|data_readRegB[13]~319_combout ;
wire \my_regfile|data_readRegB[13]~320_combout ;
wire \my_regfile|data_readRegB[13]~322_combout ;
wire \my_regfile|data_readRegB[13]~321_combout ;
wire \my_regfile|data_readRegB[13]~323_combout ;
wire \my_regfile|data_readRegB[13]~339_combout ;
wire \my_regfile|data_readRegB[14]~358_combout ;
wire \my_regfile|data_readRegB[14]~359_combout ;
wire \my_regfile|data_readRegB[14]~357_combout ;
wire \my_regfile|data_readRegB[14]~354_combout ;
wire \my_regfile|data_readRegB[14]~351_combout ;
wire \my_regfile|data_readRegB[14]~353_combout ;
wire \my_regfile|data_readRegB[14]~352_combout ;
wire \my_regfile|data_readRegB[14]~355_combout ;
wire \my_regfile|data_readRegB[14]~356_combout ;
wire \my_regfile|data_readRegB[14]~360_combout ;
wire \my_regfile|data_readRegB[14]~344_combout ;
wire \my_regfile|data_readRegB[14]~345_combout ;
wire \my_regfile|data_readRegB[14]~348_combout ;
wire \my_regfile|data_readRegB[14]~347_combout ;
wire \my_regfile|data_readRegB[14]~346_combout ;
wire \my_regfile|data_readRegB[14]~349_combout ;
wire \my_regfile|data_readRegB[14]~343_combout ;
wire \my_regfile|data_readRegB[14]~340_combout ;
wire \my_regfile|data_readRegB[14]~341_combout ;
wire \my_regfile|data_readRegB[14]~342_combout ;
wire \my_regfile|data_readRegB[14]~350_combout ;
wire \my_regfile|data_readRegB[14]~361_combout ;
wire \my_regfile|data_readRegB[15]~366_combout ;
wire \my_regfile|data_readRegB[15]~369_combout ;
wire \my_regfile|data_readRegB[15]~370_combout ;
wire \my_regfile|data_readRegB[15]~368_combout ;
wire \my_regfile|data_readRegB[15]~367_combout ;
wire \my_regfile|data_readRegB[15]~371_combout ;
wire \my_regfile|data_readRegB[15]~365_combout ;
wire \my_regfile|data_readRegB[15]~363_combout ;
wire \my_regfile|data_readRegB[15]~362_combout ;
wire \my_regfile|data_readRegB[15]~364_combout ;
wire \my_regfile|data_readRegB[15]~372_combout ;
wire \my_regfile|data_readRegB[15]~379_combout ;
wire \my_regfile|data_readRegB[15]~378_combout ;
wire \my_regfile|data_readRegB[15]~380_combout ;
wire \my_regfile|data_readRegB[15]~381_combout ;
wire \my_regfile|data_readRegB[15]~376_combout ;
wire \my_regfile|data_readRegB[15]~375_combout ;
wire \my_regfile|data_readRegB[15]~374_combout ;
wire \my_regfile|data_readRegB[15]~373_combout ;
wire \my_regfile|data_readRegB[15]~377_combout ;
wire \my_regfile|data_readRegB[15]~382_combout ;
wire \my_regfile|data_readRegB[15]~383_combout ;
wire \my_regfile|data_readRegB[16]~401_combout ;
wire \my_regfile|data_readRegB[16]~402_combout ;
wire \my_regfile|data_readRegB[16]~403_combout ;
wire \my_regfile|data_readRegB[16]~400_combout ;
wire \my_regfile|data_readRegB[16]~395_combout ;
wire \my_regfile|data_readRegB[16]~396_combout ;
wire \my_regfile|data_readRegB[16]~398_combout ;
wire \my_regfile|data_readRegB[16]~397_combout ;
wire \my_regfile|data_readRegB[16]~399_combout ;
wire \my_regfile|data_readRegB[16]~404_combout ;
wire \my_regfile|data_readRegB[16]~392_combout ;
wire \my_regfile|data_readRegB[16]~391_combout ;
wire \my_regfile|data_readRegB[16]~390_combout ;
wire \my_regfile|data_readRegB[16]~389_combout ;
wire \my_regfile|data_readRegB[16]~393_combout ;
wire \my_regfile|data_readRegB[16]~388_combout ;
wire \my_regfile|data_readRegB[16]~387_combout ;
wire \my_regfile|data_readRegB[16]~384_combout ;
wire \my_regfile|data_readRegB[16]~385_combout ;
wire \my_regfile|data_readRegB[16]~386_combout ;
wire \my_regfile|data_readRegB[16]~394_combout ;
wire \my_regfile|data_readRegB[16]~405_combout ;
wire \my_regfile|data_readRegB[17]~413_combout ;
wire \my_regfile|data_readRegB[17]~412_combout ;
wire \my_regfile|data_readRegB[17]~414_combout ;
wire \my_regfile|data_readRegB[17]~415_combout ;
wire \my_regfile|data_readRegB[17]~416_combout ;
wire \my_regfile|data_readRegB[17]~410_combout ;
wire \my_regfile|data_readRegB[17]~409_combout ;
wire \my_regfile|data_readRegB[17]~411_combout ;
wire \my_regfile|data_readRegB[17]~423_combout ;
wire \my_regfile|data_readRegB[17]~419_combout ;
wire \my_regfile|data_readRegB[17]~417_combout ;
wire \my_regfile|data_readRegB[17]~418_combout ;
wire \my_regfile|data_readRegB[17]~420_combout ;
wire \my_regfile|data_readRegB[17]~421_combout ;
wire \my_regfile|data_readRegB[17]~424_combout ;
wire \my_regfile|data_readRegB[17]~425_combout ;
wire \my_regfile|data_readRegB[17]~422_combout ;
wire \my_regfile|data_readRegB[17]~426_combout ;
wire \my_regfile|data_readRegB[17]~407_combout ;
wire \my_regfile|data_readRegB[17]~406_combout ;
wire \my_regfile|data_readRegB[17]~408_combout ;
wire \my_regfile|data_readRegB[17]~427_combout ;
wire \my_regfile|data_readRegB[18]~428_combout ;
wire \my_regfile|data_readRegB[18]~429_combout ;
wire \my_regfile|data_readRegB[18]~430_combout ;
wire \my_regfile|data_readRegB[18]~446_combout ;
wire \my_regfile|data_readRegB[18]~447_combout ;
wire \my_regfile|data_readRegB[18]~444_combout ;
wire \my_regfile|data_readRegB[18]~445_combout ;
wire \my_regfile|data_readRegB[18]~439_combout ;
wire \my_regfile|data_readRegB[18]~442_combout ;
wire \my_regfile|data_readRegB[18]~440_combout ;
wire \my_regfile|data_readRegB[18]~441_combout ;
wire \my_regfile|data_readRegB[18]~443_combout ;
wire \my_regfile|data_readRegB[18]~448_combout ;
wire \my_regfile|data_readRegB[18]~434_combout ;
wire \my_regfile|data_readRegB[18]~437_combout ;
wire \my_regfile|data_readRegB[18]~436_combout ;
wire \my_regfile|data_readRegB[18]~435_combout ;
wire \my_regfile|data_readRegB[18]~438_combout ;
wire \my_regfile|data_readRegB[18]~432_combout ;
wire \my_regfile|data_readRegB[18]~431_combout ;
wire \my_regfile|data_readRegB[18]~433_combout ;
wire \my_regfile|data_readRegB[18]~449_combout ;
wire \my_regfile|data_readRegB[19]~468_combout ;
wire \my_regfile|data_readRegB[19]~467_combout ;
wire \my_regfile|data_readRegB[19]~469_combout ;
wire \my_regfile|data_readRegB[19]~463_combout ;
wire \my_regfile|data_readRegB[19]~465_combout ;
wire \my_regfile|data_readRegB[19]~464_combout ;
wire \my_regfile|data_readRegB[19]~462_combout ;
wire \my_regfile|data_readRegB[19]~466_combout ;
wire \my_regfile|data_readRegB[19]~450_combout ;
wire \my_regfile|data_readRegB[19]~459_combout ;
wire \my_regfile|data_readRegB[19]~458_combout ;
wire \my_regfile|data_readRegB[19]~457_combout ;
wire \my_regfile|data_readRegB[19]~456_combout ;
wire \my_regfile|data_readRegB[19]~460_combout ;
wire \my_regfile|data_readRegB[19]~454_combout ;
wire \my_regfile|data_readRegB[19]~455_combout ;
wire \my_regfile|data_readRegB[19]~451_combout ;
wire \my_regfile|data_readRegB[19]~452_combout ;
wire \my_regfile|data_readRegB[19]~453_combout ;
wire \my_regfile|data_readRegB[19]~461_combout ;
wire \my_regfile|data_readRegB[19]~470_combout ;
wire \my_regfile|data_readRegB[20]~490_combout ;
wire \my_regfile|data_readRegB[20]~489_combout ;
wire \my_regfile|data_readRegB[20]~487_combout ;
wire \my_regfile|data_readRegB[20]~488_combout ;
wire \my_regfile|data_readRegB[20]~491_combout ;
wire \my_regfile|data_readRegB[20]~483_combout ;
wire \my_regfile|data_readRegB[20]~485_combout ;
wire \my_regfile|data_readRegB[20]~482_combout ;
wire \my_regfile|data_readRegB[20]~484_combout ;
wire \my_regfile|data_readRegB[20]~486_combout ;
wire \my_regfile|data_readRegB[20]~474_combout ;
wire \my_regfile|data_readRegB[20]~471_combout ;
wire \my_regfile|data_readRegB[20]~472_combout ;
wire \my_regfile|data_readRegB[20]~473_combout ;
wire \my_regfile|data_readRegB[20]~475_combout ;
wire \my_regfile|data_readRegB[20]~476_combout ;
wire \my_regfile|data_readRegB[20]~477_combout ;
wire \my_regfile|data_readRegB[20]~480_combout ;
wire \my_regfile|data_readRegB[20]~478_combout ;
wire \my_regfile|data_readRegB[20]~479_combout ;
wire \my_regfile|data_readRegB[20]~481_combout ;
wire \my_regfile|data_readRegB[20]~492_combout ;
wire \my_regfile|data_readRegB[21]~502_combout ;
wire \my_regfile|data_readRegB[21]~499_combout ;
wire \my_regfile|data_readRegB[21]~501_combout ;
wire \my_regfile|data_readRegB[21]~500_combout ;
wire \my_regfile|data_readRegB[21]~503_combout ;
wire \my_regfile|data_readRegB[21]~509_combout ;
wire \my_regfile|data_readRegB[21]~511_combout ;
wire \my_regfile|data_readRegB[21]~512_combout ;
wire \my_regfile|data_readRegB[21]~510_combout ;
wire \my_regfile|data_readRegB[21]~504_combout ;
wire \my_regfile|data_readRegB[21]~505_combout ;
wire \my_regfile|data_readRegB[21]~506_combout ;
wire \my_regfile|data_readRegB[21]~507_combout ;
wire \my_regfile|data_readRegB[21]~508_combout ;
wire \my_regfile|data_readRegB[21]~513_combout ;
wire \my_regfile|data_readRegB[21]~493_combout ;
wire \my_regfile|data_readRegB[21]~494_combout ;
wire \my_regfile|data_readRegB[21]~495_combout ;
wire \my_regfile|data_readRegB[21]~496_combout ;
wire \my_regfile|data_readRegB[21]~497_combout ;
wire \my_regfile|data_readRegB[21]~498_combout ;
wire \my_regfile|data_readRegB[21]~514_combout ;
wire \my_regfile|data_readRegB[22]~524_combout ;
wire \my_regfile|data_readRegB[22]~522_combout ;
wire \my_regfile|data_readRegB[22]~521_combout ;
wire \my_regfile|data_readRegB[22]~523_combout ;
wire \my_regfile|data_readRegB[22]~525_combout ;
wire \my_regfile|data_readRegB[22]~517_combout ;
wire \my_regfile|data_readRegB[22]~516_combout ;
wire \my_regfile|data_readRegB[22]~518_combout ;
wire \my_regfile|data_readRegB[22]~519_combout ;
wire \my_regfile|data_readRegB[22]~520_combout ;
wire \my_regfile|data_readRegB[22]~526_combout ;
wire \my_regfile|data_readRegB[22]~529_combout ;
wire \my_regfile|data_readRegB[22]~527_combout ;
wire \my_regfile|data_readRegB[22]~530_combout ;
wire \my_regfile|data_readRegB[22]~528_combout ;
wire \my_regfile|data_readRegB[22]~531_combout ;
wire \my_regfile|data_readRegB[22]~533_combout ;
wire \my_regfile|data_readRegB[22]~532_combout ;
wire \my_regfile|data_readRegB[22]~534_combout ;
wire \my_regfile|data_readRegB[22]~515_combout ;
wire \my_regfile|data_readRegB[22]~535_combout ;
wire \my_regfile|data_readRegB[23]~553_combout ;
wire \my_regfile|data_readRegB[23]~554_combout ;
wire \my_regfile|data_readRegB[23]~555_combout ;
wire \my_regfile|data_readRegB[23]~548_combout ;
wire \my_regfile|data_readRegB[23]~550_combout ;
wire \my_regfile|data_readRegB[23]~547_combout ;
wire \my_regfile|data_readRegB[23]~549_combout ;
wire \my_regfile|data_readRegB[23]~551_combout ;
wire \my_regfile|data_readRegB[23]~552_combout ;
wire \my_regfile|data_readRegB[23]~556_combout ;
wire \my_regfile|data_readRegB[23]~539_combout ;
wire \my_regfile|data_readRegB[23]~540_combout ;
wire \my_regfile|data_readRegB[23]~541_combout ;
wire \my_regfile|data_readRegB[23]~536_combout ;
wire \my_regfile|data_readRegB[23]~537_combout ;
wire \my_regfile|data_readRegB[23]~538_combout ;
wire \my_regfile|data_readRegB[23]~544_combout ;
wire \my_regfile|data_readRegB[23]~543_combout ;
wire \my_regfile|data_readRegB[23]~542_combout ;
wire \my_regfile|data_readRegB[23]~545_combout ;
wire \my_regfile|data_readRegB[23]~546_combout ;
wire \my_regfile|data_readRegB[23]~557_combout ;
wire \my_regfile|data_readRegB[24]~558_combout ;
wire \my_regfile|data_readRegB[24]~559_combout ;
wire \my_regfile|data_readRegB[24]~560_combout ;
wire \my_regfile|data_readRegB[24]~561_combout ;
wire \my_regfile|data_readRegB[24]~562_combout ;
wire \my_regfile|data_readRegB[24]~563_combout ;
wire \my_regfile|data_readRegB[24]~575_combout ;
wire \my_regfile|data_readRegB[24]~571_combout ;
wire \my_regfile|data_readRegB[24]~569_combout ;
wire \my_regfile|data_readRegB[24]~572_combout ;
wire \my_regfile|data_readRegB[24]~570_combout ;
wire \my_regfile|data_readRegB[24]~573_combout ;
wire \my_regfile|data_readRegB[24]~574_combout ;
wire \my_regfile|data_readRegB[24]~576_combout ;
wire \my_regfile|data_readRegB[24]~577_combout ;
wire \my_regfile|data_readRegB[24]~578_combout ;
wire \my_regfile|data_readRegB[24]~567_combout ;
wire \my_regfile|data_readRegB[24]~566_combout ;
wire \my_regfile|data_readRegB[24]~564_combout ;
wire \my_regfile|data_readRegB[24]~565_combout ;
wire \my_regfile|data_readRegB[24]~568_combout ;
wire \my_regfile|data_readRegB[24]~579_combout ;
wire \my_regfile|data_readRegB[25]~598_combout ;
wire \my_regfile|data_readRegB[25]~599_combout ;
wire \my_regfile|data_readRegB[25]~597_combout ;
wire \my_regfile|data_readRegB[25]~593_combout ;
wire \my_regfile|data_readRegB[25]~592_combout ;
wire \my_regfile|data_readRegB[25]~591_combout ;
wire \my_regfile|data_readRegB[25]~594_combout ;
wire \my_regfile|data_readRegB[25]~595_combout ;
wire \my_regfile|data_readRegB[25]~596_combout ;
wire \my_regfile|data_readRegB[25]~600_combout ;
wire \my_regfile|data_readRegB[25]~583_combout ;
wire \my_regfile|data_readRegB[25]~581_combout ;
wire \my_regfile|data_readRegB[25]~580_combout ;
wire \my_regfile|data_readRegB[25]~582_combout ;
wire \my_regfile|data_readRegB[25]~584_combout ;
wire \my_regfile|data_readRegB[25]~585_combout ;
wire \my_regfile|data_readRegB[25]~588_combout ;
wire \my_regfile|data_readRegB[25]~589_combout ;
wire \my_regfile|data_readRegB[25]~586_combout ;
wire \my_regfile|data_readRegB[25]~587_combout ;
wire \my_regfile|data_readRegB[25]~590_combout ;
wire \my_regfile|data_readRegB[25]~601_combout ;
wire \my_regfile|data_readRegB[26]~619_combout ;
wire \my_regfile|data_readRegB[26]~616_combout ;
wire \my_regfile|data_readRegB[26]~613_combout ;
wire \my_regfile|data_readRegB[26]~615_combout ;
wire \my_regfile|data_readRegB[26]~614_combout ;
wire \my_regfile|data_readRegB[26]~617_combout ;
wire \my_regfile|data_readRegB[26]~618_combout ;
wire \my_regfile|data_readRegB[26]~620_combout ;
wire \my_regfile|data_readRegB[26]~621_combout ;
wire \my_regfile|data_readRegB[26]~622_combout ;
wire \my_regfile|data_readRegB[26]~606_combout ;
wire \my_regfile|data_readRegB[26]~605_combout ;
wire \my_regfile|data_readRegB[26]~602_combout ;
wire \my_regfile|data_readRegB[26]~603_combout ;
wire \my_regfile|data_readRegB[26]~604_combout ;
wire \my_regfile|data_readRegB[26]~608_combout ;
wire \my_regfile|data_readRegB[26]~609_combout ;
wire \my_regfile|data_readRegB[26]~610_combout ;
wire \my_regfile|data_readRegB[26]~607_combout ;
wire \my_regfile|data_readRegB[26]~611_combout ;
wire \my_regfile|data_readRegB[26]~612_combout ;
wire \my_regfile|data_readRegB[26]~623_combout ;
wire \my_regfile|data_readRegB[27]~633_combout ;
wire \my_regfile|data_readRegB[27]~631_combout ;
wire \my_regfile|data_readRegB[27]~630_combout ;
wire \my_regfile|data_readRegB[27]~632_combout ;
wire \my_regfile|data_readRegB[27]~634_combout ;
wire \my_regfile|data_readRegB[27]~624_combout ;
wire \my_regfile|data_readRegB[27]~625_combout ;
wire \my_regfile|data_readRegB[27]~626_combout ;
wire \my_regfile|data_readRegB[27]~640_combout ;
wire \my_regfile|data_readRegB[27]~635_combout ;
wire \my_regfile|data_readRegB[27]~638_combout ;
wire \my_regfile|data_readRegB[27]~636_combout ;
wire \my_regfile|data_readRegB[27]~637_combout ;
wire \my_regfile|data_readRegB[27]~639_combout ;
wire \my_regfile|data_readRegB[27]~641_combout ;
wire \my_regfile|data_readRegB[27]~642_combout ;
wire \my_regfile|data_readRegB[27]~643_combout ;
wire \my_regfile|data_readRegB[27]~644_combout ;
wire \my_regfile|data_readRegB[27]~627_combout ;
wire \my_regfile|data_readRegB[27]~628_combout ;
wire \my_regfile|data_readRegB[27]~629_combout ;
wire \my_regfile|data_readRegB[27]~645_combout ;
wire \my_regfile|data_readRegB[28]~663_combout ;
wire \my_regfile|data_readRegB[28]~664_combout ;
wire \my_regfile|data_readRegB[28]~665_combout ;
wire \my_regfile|data_readRegB[28]~658_combout ;
wire \my_regfile|data_readRegB[28]~659_combout ;
wire \my_regfile|data_readRegB[28]~657_combout ;
wire \my_regfile|data_readRegB[28]~660_combout ;
wire \my_regfile|data_readRegB[28]~661_combout ;
wire \my_regfile|data_readRegB[28]~662_combout ;
wire \my_regfile|data_readRegB[28]~666_combout ;
wire \my_regfile|data_readRegB[28]~647_combout ;
wire \my_regfile|data_readRegB[28]~646_combout ;
wire \my_regfile|data_readRegB[28]~648_combout ;
wire \my_regfile|data_readRegB[28]~650_combout ;
wire \my_regfile|data_readRegB[28]~649_combout ;
wire \my_regfile|data_readRegB[28]~653_combout ;
wire \my_regfile|data_readRegB[28]~654_combout ;
wire \my_regfile|data_readRegB[28]~652_combout ;
wire \my_regfile|data_readRegB[28]~651_combout ;
wire \my_regfile|data_readRegB[28]~655_combout ;
wire \my_regfile|data_readRegB[28]~656_combout ;
wire \my_regfile|data_readRegB[28]~667_combout ;
wire \my_regfile|data_readRegB[29]~669_combout ;
wire \my_regfile|data_readRegB[29]~668_combout ;
wire \my_regfile|data_readRegB[29]~670_combout ;
wire \my_regfile|data_readRegB[29]~685_combout ;
wire \my_regfile|data_readRegB[29]~684_combout ;
wire \my_regfile|data_readRegB[29]~681_combout ;
wire \my_regfile|data_readRegB[29]~680_combout ;
wire \my_regfile|data_readRegB[29]~682_combout ;
wire \my_regfile|data_readRegB[29]~679_combout ;
wire \my_regfile|data_readRegB[29]~683_combout ;
wire \my_regfile|data_readRegB[29]~686_combout ;
wire \my_regfile|data_readRegB[29]~687_combout ;
wire \my_regfile|data_readRegB[29]~688_combout ;
wire \my_regfile|data_readRegB[29]~671_combout ;
wire \my_regfile|data_readRegB[29]~672_combout ;
wire \my_regfile|data_readRegB[29]~673_combout ;
wire \my_regfile|data_readRegB[29]~676_combout ;
wire \my_regfile|data_readRegB[29]~677_combout ;
wire \my_regfile|data_readRegB[29]~675_combout ;
wire \my_regfile|data_readRegB[29]~674_combout ;
wire \my_regfile|data_readRegB[29]~678_combout ;
wire \my_regfile|data_readRegB[29]~689_combout ;
wire \my_regfile|data_readRegB[30]~709_combout ;
wire \my_regfile|data_readRegB[30]~710_combout ;
wire \my_regfile|data_readRegB[30]~704_combout ;
wire \my_regfile|data_readRegB[30]~702_combout ;
wire \my_regfile|data_readRegB[30]~703_combout ;
wire \my_regfile|data_readRegB[30]~701_combout ;
wire \my_regfile|data_readRegB[30]~705_combout ;
wire \my_regfile|data_readRegB[30]~694_combout ;
wire \my_regfile|data_readRegB[30]~690_combout ;
wire \my_regfile|data_readRegB[30]~691_combout ;
wire \my_regfile|data_readRegB[30]~692_combout ;
wire \my_regfile|data_readRegB[30]~695_combout ;
wire \my_regfile|data_readRegB[30]~696_combout ;
wire \my_regfile|data_readRegB[30]~698_combout ;
wire \my_regfile|data_readRegB[30]~697_combout ;
wire \my_regfile|data_readRegB[30]~699_combout ;
wire \my_regfile|data_readRegB[30]~693_combout ;
wire \my_regfile|data_readRegB[30]~700_combout ;
wire \my_regfile|data_readRegB[30]~707_combout ;
wire \my_regfile|data_readRegB[30]~706_combout ;
wire \my_regfile|data_readRegB[30]~708_combout ;
wire \my_regfile|data_readRegB[30]~711_combout ;
wire \my_regfile|data_readRegB[31]~715_combout ;
wire \my_regfile|data_readRegB[31]~716_combout ;
wire \my_regfile|data_readRegB[31]~713_combout ;
wire \my_regfile|data_readRegB[31]~712_combout ;
wire \my_regfile|data_readRegB[31]~714_combout ;
wire \my_regfile|data_readRegB[31]~720_combout ;
wire \my_regfile|data_readRegB[31]~717_combout ;
wire \my_regfile|data_readRegB[31]~719_combout ;
wire \my_regfile|data_readRegB[31]~718_combout ;
wire \my_regfile|data_readRegB[31]~721_combout ;
wire \my_regfile|data_readRegB[31]~722_combout ;
wire \my_regfile|data_readRegB[31]~728_combout ;
wire \my_regfile|data_readRegB[31]~730_combout ;
wire \my_regfile|data_readRegB[31]~731_combout ;
wire \my_regfile|data_readRegB[31]~729_combout ;
wire \my_regfile|data_readRegB[31]~723_combout ;
wire \my_regfile|data_readRegB[31]~726_combout ;
wire \my_regfile|data_readRegB[31]~725_combout ;
wire \my_regfile|data_readRegB[31]~724_combout ;
wire \my_regfile|data_readRegB[31]~727_combout ;
wire \my_regfile|data_readRegB[31]~732_combout ;
wire \my_regfile|data_readRegB[31]~733_combout ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [1:0] \pc_clk|r_reg ;

wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \data_readRegA[0]~output (
	.i(\my_regfile|data_readRegA[0]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[0]~output .bus_hold = "false";
defparam \data_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \data_readRegA[1]~output (
	.i(\my_regfile|data_readRegA[1]~99_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[1]~output .bus_hold = "false";
defparam \data_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \data_readRegA[2]~output (
	.i(\my_regfile|data_readRegA[2]~120_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[2]~output .bus_hold = "false";
defparam \data_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \data_readRegA[3]~output (
	.i(\my_regfile|data_readRegA[3]~142_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[3]~output .bus_hold = "false";
defparam \data_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \data_readRegA[4]~output (
	.i(\my_regfile|data_readRegA[4]~164_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[4]~output .bus_hold = "false";
defparam \data_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \data_readRegA[5]~output (
	.i(\my_regfile|data_readRegA[5]~185_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[5]~output .bus_hold = "false";
defparam \data_readRegA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \data_readRegA[6]~output (
	.i(\my_regfile|data_readRegA[6]~207_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[6]~output .bus_hold = "false";
defparam \data_readRegA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \data_readRegA[7]~output (
	.i(\my_regfile|data_readRegA[7]~228_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[7]~output .bus_hold = "false";
defparam \data_readRegA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \data_readRegA[8]~output (
	.i(\my_regfile|data_readRegA[8]~249_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[8]~output .bus_hold = "false";
defparam \data_readRegA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \data_readRegA[9]~output (
	.i(\my_regfile|data_readRegA[9]~271_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[9]~output .bus_hold = "false";
defparam \data_readRegA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \data_readRegA[10]~output (
	.i(\my_regfile|data_readRegA[10]~293_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[10]~output .bus_hold = "false";
defparam \data_readRegA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \data_readRegA[11]~output (
	.i(\my_regfile|data_readRegA[11]~315_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[11]~output .bus_hold = "false";
defparam \data_readRegA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \data_readRegA[12]~output (
	.i(\my_regfile|data_readRegA[12]~337_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[12]~output .bus_hold = "false";
defparam \data_readRegA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \data_readRegA[13]~output (
	.i(\my_regfile|data_readRegA[13]~358_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[13]~output .bus_hold = "false";
defparam \data_readRegA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \data_readRegA[14]~output (
	.i(\my_regfile|data_readRegA[14]~379_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[14]~output .bus_hold = "false";
defparam \data_readRegA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \data_readRegA[15]~output (
	.i(\my_regfile|data_readRegA[15]~401_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[15]~output .bus_hold = "false";
defparam \data_readRegA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \data_readRegA[16]~output (
	.i(\my_regfile|data_readRegA[16]~423_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[16]~output .bus_hold = "false";
defparam \data_readRegA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \data_readRegA[17]~output (
	.i(\my_regfile|data_readRegA[17]~444_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[17]~output .bus_hold = "false";
defparam \data_readRegA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \data_readRegA[18]~output (
	.i(\my_regfile|data_readRegA[18]~465_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[18]~output .bus_hold = "false";
defparam \data_readRegA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \data_readRegA[19]~output (
	.i(\my_regfile|data_readRegA[19]~487_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[19]~output .bus_hold = "false";
defparam \data_readRegA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \data_readRegA[20]~output (
	.i(\my_regfile|data_readRegA[20]~509_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[20]~output .bus_hold = "false";
defparam \data_readRegA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \data_readRegA[21]~output (
	.i(\my_regfile|data_readRegA[21]~530_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[21]~output .bus_hold = "false";
defparam \data_readRegA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \data_readRegA[22]~output (
	.i(\my_regfile|data_readRegA[22]~551_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[22]~output .bus_hold = "false";
defparam \data_readRegA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \data_readRegA[23]~output (
	.i(\my_regfile|data_readRegA[23]~572_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[23]~output .bus_hold = "false";
defparam \data_readRegA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \data_readRegA[24]~output (
	.i(\my_regfile|data_readRegA[24]~594_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[24]~output .bus_hold = "false";
defparam \data_readRegA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \data_readRegA[25]~output (
	.i(\my_regfile|data_readRegA[25]~615_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[25]~output .bus_hold = "false";
defparam \data_readRegA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \data_readRegA[26]~output (
	.i(\my_regfile|data_readRegA[26]~637_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[26]~output .bus_hold = "false";
defparam \data_readRegA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \data_readRegA[27]~output (
	.i(\my_regfile|data_readRegA[27]~659_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[27]~output .bus_hold = "false";
defparam \data_readRegA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \data_readRegA[28]~output (
	.i(\my_regfile|data_readRegA[28]~681_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[28]~output .bus_hold = "false";
defparam \data_readRegA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \data_readRegA[29]~output (
	.i(\my_regfile|data_readRegA[29]~703_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[29]~output .bus_hold = "false";
defparam \data_readRegA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \data_readRegA[30]~output (
	.i(\my_regfile|data_readRegA[30]~725_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[30]~output .bus_hold = "false";
defparam \data_readRegA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \data_readRegA[31]~output (
	.i(\my_regfile|data_readRegA[31]~747_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[31]~output .bus_hold = "false";
defparam \data_readRegA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \data_readRegB[0]~output (
	.i(\my_regfile|data_readRegB[0]~53_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[0]~output .bus_hold = "false";
defparam \data_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \data_readRegB[1]~output (
	.i(\my_regfile|data_readRegB[1]~76_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[1]~output .bus_hold = "false";
defparam \data_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \data_readRegB[2]~output (
	.i(\my_regfile|data_readRegB[2]~98_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[2]~output .bus_hold = "false";
defparam \data_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \data_readRegB[3]~output (
	.i(\my_regfile|data_readRegB[3]~120_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[3]~output .bus_hold = "false";
defparam \data_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \data_readRegB[4]~output (
	.i(\my_regfile|data_readRegB[4]~142_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[4]~output .bus_hold = "false";
defparam \data_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \data_readRegB[5]~output (
	.i(\my_regfile|data_readRegB[5]~164_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[5]~output .bus_hold = "false";
defparam \data_readRegB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \data_readRegB[6]~output (
	.i(\my_regfile|data_readRegB[6]~186_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[6]~output .bus_hold = "false";
defparam \data_readRegB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \data_readRegB[7]~output (
	.i(\my_regfile|data_readRegB[7]~208_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[7]~output .bus_hold = "false";
defparam \data_readRegB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \data_readRegB[8]~output (
	.i(\my_regfile|data_readRegB[8]~229_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[8]~output .bus_hold = "false";
defparam \data_readRegB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \data_readRegB[9]~output (
	.i(\my_regfile|data_readRegB[9]~251_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[9]~output .bus_hold = "false";
defparam \data_readRegB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \data_readRegB[10]~output (
	.i(\my_regfile|data_readRegB[10]~273_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[10]~output .bus_hold = "false";
defparam \data_readRegB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \data_readRegB[11]~output (
	.i(\my_regfile|data_readRegB[11]~295_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[11]~output .bus_hold = "false";
defparam \data_readRegB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \data_readRegB[12]~output (
	.i(\my_regfile|data_readRegB[12]~317_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[12]~output .bus_hold = "false";
defparam \data_readRegB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \data_readRegB[13]~output (
	.i(\my_regfile|data_readRegB[13]~339_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[13]~output .bus_hold = "false";
defparam \data_readRegB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \data_readRegB[14]~output (
	.i(\my_regfile|data_readRegB[14]~361_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[14]~output .bus_hold = "false";
defparam \data_readRegB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \data_readRegB[15]~output (
	.i(\my_regfile|data_readRegB[15]~383_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[15]~output .bus_hold = "false";
defparam \data_readRegB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \data_readRegB[16]~output (
	.i(\my_regfile|data_readRegB[16]~405_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[16]~output .bus_hold = "false";
defparam \data_readRegB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \data_readRegB[17]~output (
	.i(\my_regfile|data_readRegB[17]~427_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[17]~output .bus_hold = "false";
defparam \data_readRegB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \data_readRegB[18]~output (
	.i(\my_regfile|data_readRegB[18]~449_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[18]~output .bus_hold = "false";
defparam \data_readRegB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \data_readRegB[19]~output (
	.i(\my_regfile|data_readRegB[19]~470_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[19]~output .bus_hold = "false";
defparam \data_readRegB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \data_readRegB[20]~output (
	.i(\my_regfile|data_readRegB[20]~492_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[20]~output .bus_hold = "false";
defparam \data_readRegB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \data_readRegB[21]~output (
	.i(\my_regfile|data_readRegB[21]~514_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[21]~output .bus_hold = "false";
defparam \data_readRegB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \data_readRegB[22]~output (
	.i(\my_regfile|data_readRegB[22]~535_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[22]~output .bus_hold = "false";
defparam \data_readRegB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \data_readRegB[23]~output (
	.i(\my_regfile|data_readRegB[23]~557_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[23]~output .bus_hold = "false";
defparam \data_readRegB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \data_readRegB[24]~output (
	.i(\my_regfile|data_readRegB[24]~579_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[24]~output .bus_hold = "false";
defparam \data_readRegB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \data_readRegB[25]~output (
	.i(\my_regfile|data_readRegB[25]~601_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[25]~output .bus_hold = "false";
defparam \data_readRegB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \data_readRegB[26]~output (
	.i(\my_regfile|data_readRegB[26]~623_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[26]~output .bus_hold = "false";
defparam \data_readRegB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \data_readRegB[27]~output (
	.i(\my_regfile|data_readRegB[27]~645_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[27]~output .bus_hold = "false";
defparam \data_readRegB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \data_readRegB[28]~output (
	.i(\my_regfile|data_readRegB[28]~667_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[28]~output .bus_hold = "false";
defparam \data_readRegB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \data_readRegB[29]~output (
	.i(\my_regfile|data_readRegB[29]~689_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[29]~output .bus_hold = "false";
defparam \data_readRegB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \data_readRegB[30]~output (
	.i(\my_regfile|data_readRegB[30]~711_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[30]~output .bus_hold = "false";
defparam \data_readRegB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \data_readRegB[31]~output (
	.i(\my_regfile|data_readRegB[31]~733_combout ),
	.oe(\my_regfile|data_readRegB[0]~54_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[31]~output .bus_hold = "false";
defparam \data_readRegB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|pc1|pc[11].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \ctrl_writeEnable~output (
	.i(\my_processor|or1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable~output .bus_hold = "false";
defparam \ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(\my_processor|ctrl_readRegB[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(\my_processor|ctrl_readRegB[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(\my_processor|ctrl_readRegB[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(\my_processor|ctrl_readRegB[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(\my_processor|ctrl_readRegB[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\my_processor|data_writeReg[0]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\my_processor|data_writeReg[1]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\my_processor|data_writeReg[2]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\my_processor|data_writeReg[3]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\my_processor|data_writeReg[4]~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\my_processor|data_writeReg[5]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\my_processor|data_writeReg[6]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\my_processor|data_writeReg[7]~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\my_processor|data_writeReg[8]~233_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\my_processor|data_writeReg[9]~234_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\my_processor|data_writeReg[10]~235_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\my_processor|data_writeReg[11]~236_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\my_processor|data_writeReg[12]~237_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\my_processor|data_writeReg[13]~238_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\my_processor|data_writeReg[14]~239_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\my_processor|data_writeReg[15]~240_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\my_processor|data_writeReg[16]~136_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\my_processor|data_writeReg[17]~141_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\my_processor|data_writeReg[18]~146_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\my_processor|data_writeReg[19]~151_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\my_processor|data_writeReg[20]~156_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\my_processor|data_writeReg[21]~161_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\my_processor|data_writeReg[22]~166_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\my_processor|data_writeReg[23]~171_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\my_processor|data_writeReg[24]~179_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\my_processor|data_writeReg[25]~185_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\my_processor|data_writeReg[26]~191_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\my_processor|data_writeReg[27]~197_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\my_processor|data_writeReg[28]~206_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\my_processor|data_writeReg[29]~215_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\my_processor|data_writeReg[30]~222_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\my_processor|data_writeReg[31]~230_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \imem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \dmem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \processor_clock~output (
	.i(\pc_clk|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \regfile_clock~output (
	.i(\pc_clk|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \q_imem[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[0]~output .bus_hold = "false";
defparam \q_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \q_imem[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[1]~output .bus_hold = "false";
defparam \q_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \q_imem[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[2]~output .bus_hold = "false";
defparam \q_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \q_imem[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[3]~output .bus_hold = "false";
defparam \q_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \q_imem[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[4]~output .bus_hold = "false";
defparam \q_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \q_imem[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[5]~output .bus_hold = "false";
defparam \q_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \q_imem[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[6]~output .bus_hold = "false";
defparam \q_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \q_imem[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[7]~output .bus_hold = "false";
defparam \q_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \q_imem[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[8]~output .bus_hold = "false";
defparam \q_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \q_imem[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[9]~output .bus_hold = "false";
defparam \q_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \q_imem[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[10]~output .bus_hold = "false";
defparam \q_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \q_imem[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[11]~output .bus_hold = "false";
defparam \q_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \q_imem[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[12]~output .bus_hold = "false";
defparam \q_imem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \q_imem[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[13]~output .bus_hold = "false";
defparam \q_imem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \q_imem[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[14]~output .bus_hold = "false";
defparam \q_imem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \q_imem[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[15]~output .bus_hold = "false";
defparam \q_imem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \q_imem[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[16]~output .bus_hold = "false";
defparam \q_imem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \q_imem[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[17]~output .bus_hold = "false";
defparam \q_imem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \q_imem[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[18]~output .bus_hold = "false";
defparam \q_imem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \q_imem[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[19]~output .bus_hold = "false";
defparam \q_imem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \q_imem[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[20]~output .bus_hold = "false";
defparam \q_imem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \q_imem[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[21]~output .bus_hold = "false";
defparam \q_imem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \q_imem[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[22]~output .bus_hold = "false";
defparam \q_imem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \q_imem[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[23]~output .bus_hold = "false";
defparam \q_imem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \q_imem[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[24]~output .bus_hold = "false";
defparam \q_imem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \q_imem[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[25]~output .bus_hold = "false";
defparam \q_imem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \q_imem[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[26]~output .bus_hold = "false";
defparam \q_imem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \q_imem[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[27]~output .bus_hold = "false";
defparam \q_imem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \q_imem[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[28]~output .bus_hold = "false";
defparam \q_imem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \q_imem[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[29]~output .bus_hold = "false";
defparam \q_imem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \q_imem[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[30]~output .bus_hold = "false";
defparam \q_imem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \q_imem[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[31]~output .bus_hold = "false";
defparam \q_imem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \q_dmem[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[0]~output .bus_hold = "false";
defparam \q_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \q_dmem[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[1]~output .bus_hold = "false";
defparam \q_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \q_dmem[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[2]~output .bus_hold = "false";
defparam \q_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \q_dmem[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[3]~output .bus_hold = "false";
defparam \q_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \q_dmem[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[4]~output .bus_hold = "false";
defparam \q_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \q_dmem[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[5]~output .bus_hold = "false";
defparam \q_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \q_dmem[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[6]~output .bus_hold = "false";
defparam \q_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \q_dmem[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[7]~output .bus_hold = "false";
defparam \q_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \q_dmem[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[8]~output .bus_hold = "false";
defparam \q_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \q_dmem[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[9]~output .bus_hold = "false";
defparam \q_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \q_dmem[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[10]~output .bus_hold = "false";
defparam \q_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \q_dmem[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[11]~output .bus_hold = "false";
defparam \q_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \q_dmem[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[12]~output .bus_hold = "false";
defparam \q_dmem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \q_dmem[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[13]~output .bus_hold = "false";
defparam \q_dmem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \q_dmem[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[14]~output .bus_hold = "false";
defparam \q_dmem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \q_dmem[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[15]~output .bus_hold = "false";
defparam \q_dmem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \q_dmem[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[16]~output .bus_hold = "false";
defparam \q_dmem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \q_dmem[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[17]~output .bus_hold = "false";
defparam \q_dmem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \q_dmem[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[18]~output .bus_hold = "false";
defparam \q_dmem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \q_dmem[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[19]~output .bus_hold = "false";
defparam \q_dmem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \q_dmem[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[20]~output .bus_hold = "false";
defparam \q_dmem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \q_dmem[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[21]~output .bus_hold = "false";
defparam \q_dmem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \q_dmem[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[22]~output .bus_hold = "false";
defparam \q_dmem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \q_dmem[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[23]~output .bus_hold = "false";
defparam \q_dmem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \q_dmem[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[24]~output .bus_hold = "false";
defparam \q_dmem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \q_dmem[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[25]~output .bus_hold = "false";
defparam \q_dmem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \q_dmem[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[26]~output .bus_hold = "false";
defparam \q_dmem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \q_dmem[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[27]~output .bus_hold = "false";
defparam \q_dmem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \q_dmem[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[28]~output .bus_hold = "false";
defparam \q_dmem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \q_dmem[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[29]~output .bus_hold = "false";
defparam \q_dmem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \q_dmem[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[30]~output .bus_hold = "false";
defparam \q_dmem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \q_dmem[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[31]~output .bus_hold = "false";
defparam \q_dmem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N2
cycloneive_lcell_comb \pc_clk|r_reg[0]~0 (
// Equation(s):
// \pc_clk|r_reg[0]~0_combout  = !\pc_clk|r_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc_clk|r_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_clk|r_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc_clk|r_reg[0]~0 .lut_mask = 16'h0F0F;
defparam \pc_clk|r_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X114_Y37_N3
dffeas \pc_clk|r_reg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc_clk|r_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_clk|r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_clk|r_reg[0] .is_wysiwyg = "true";
defparam \pc_clk|r_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N24
cycloneive_lcell_comb \pc_clk|clk_track~0 (
// Equation(s):
// \pc_clk|clk_track~0_combout  = \pc_clk|clk_track~q  $ (\pc_clk|r_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc_clk|clk_track~q ),
	.datad(\pc_clk|r_reg [0]),
	.cin(gnd),
	.combout(\pc_clk|clk_track~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc_clk|clk_track~0 .lut_mask = 16'h0FF0;
defparam \pc_clk|clk_track~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N8
cycloneive_lcell_comb \pc_clk|clk_track~feeder (
// Equation(s):
// \pc_clk|clk_track~feeder_combout  = \pc_clk|clk_track~0_combout 

	.dataa(\pc_clk|clk_track~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_clk|clk_track~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc_clk|clk_track~feeder .lut_mask = 16'hAAAA;
defparam \pc_clk|clk_track~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N9
dffeas \pc_clk|clk_track (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc_clk|clk_track~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_clk|clk_track~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_clk|clk_track .is_wysiwyg = "true";
defparam \pc_clk|clk_track .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \pc_clk|clk_track~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pc_clk|clk_track~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pc_clk|clk_track~clkctrl_outclk ));
// synopsys translate_off
defparam \pc_clk|clk_track~clkctrl .clock_type = "global clock";
defparam \pc_clk|clk_track~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \my_processor|pc1|pc[0].pc_dffe|q~0 (
// Equation(s):
// \my_processor|pc1|pc[0].pc_dffe|q~0_combout  = !\my_processor|pc1|pc[0].pc_dffe|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|pc1|pc[0].pc_dffe|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc1|pc[0].pc_dffe|q~0 .lut_mask = 16'h0F0F;
defparam \my_processor|pc1|pc[0].pc_dffe|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N1
dffeas \my_processor|pc1|pc[0].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[0].pc_dffe|q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[0].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[0].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \my_processor|pc1|pc[1].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[1].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[0].pc_dffe|q~q  & (\my_processor|pc1|pc[1].pc_dffe|q~q  $ (VCC))) # (!\my_processor|pc1|pc[0].pc_dffe|q~q  & (\my_processor|pc1|pc[1].pc_dffe|q~q  & VCC))
// \my_processor|pc1|pc[1].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[0].pc_dffe|q~q  & \my_processor|pc1|pc[1].pc_dffe|q~q ))

	.dataa(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datab(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|pc1|pc[1].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[1].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[1].pc_dffe|q~1 .lut_mask = 16'h6688;
defparam \my_processor|pc1|pc[1].pc_dffe|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N5
dffeas \my_processor|pc1|pc[1].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[1].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[1].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[1].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \my_processor|pc1|pc[2].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[2].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[2].pc_dffe|q~q  & (!\my_processor|pc1|pc[1].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[2].pc_dffe|q~q  & ((\my_processor|pc1|pc[1].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[2].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[1].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[2].pc_dffe|q~q ))

	.dataa(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[1].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[2].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[2].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[2].pc_dffe|q~1 .lut_mask = 16'h5A5F;
defparam \my_processor|pc1|pc[2].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N7
dffeas \my_processor|pc1|pc[2].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[2].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[2].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[2].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \my_processor|pc1|pc[3].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[3].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[3].pc_dffe|q~q  & (\my_processor|pc1|pc[2].pc_dffe|q~2  $ (GND))) # (!\my_processor|pc1|pc[3].pc_dffe|q~q  & (!\my_processor|pc1|pc[2].pc_dffe|q~2  & VCC))
// \my_processor|pc1|pc[3].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[3].pc_dffe|q~q  & !\my_processor|pc1|pc[2].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[2].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[3].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[3].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[3].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \my_processor|pc1|pc[3].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N9
dffeas \my_processor|pc1|pc[3].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[3].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[3].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[3].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \my_processor|pc1|pc[4].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[4].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[4].pc_dffe|q~q  & (!\my_processor|pc1|pc[3].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[4].pc_dffe|q~q  & ((\my_processor|pc1|pc[3].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[4].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[3].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[4].pc_dffe|q~q ))

	.dataa(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[3].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[4].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[4].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[4].pc_dffe|q~1 .lut_mask = 16'h5A5F;
defparam \my_processor|pc1|pc[4].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N11
dffeas \my_processor|pc1|pc[4].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[4].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[4].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[4].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \my_processor|pc1|pc[5].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[5].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[5].pc_dffe|q~q  & (\my_processor|pc1|pc[4].pc_dffe|q~2  $ (GND))) # (!\my_processor|pc1|pc[5].pc_dffe|q~q  & (!\my_processor|pc1|pc[4].pc_dffe|q~2  & VCC))
// \my_processor|pc1|pc[5].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[5].pc_dffe|q~q  & !\my_processor|pc1|pc[4].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[4].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[5].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[5].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[5].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \my_processor|pc1|pc[5].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N13
dffeas \my_processor|pc1|pc[5].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[5].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[5].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[5].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \my_processor|pc1|pc[6].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[6].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[6].pc_dffe|q~q  & (!\my_processor|pc1|pc[5].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[6].pc_dffe|q~q  & ((\my_processor|pc1|pc[5].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[6].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[5].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[6].pc_dffe|q~q ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[5].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[6].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[6].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[6].pc_dffe|q~1 .lut_mask = 16'h3C3F;
defparam \my_processor|pc1|pc[6].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N15
dffeas \my_processor|pc1|pc[6].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[6].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[6].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[6].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \my_processor|pc1|pc[7].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[7].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[7].pc_dffe|q~q  & (\my_processor|pc1|pc[6].pc_dffe|q~2  $ (GND))) # (!\my_processor|pc1|pc[7].pc_dffe|q~q  & (!\my_processor|pc1|pc[6].pc_dffe|q~2  & VCC))
// \my_processor|pc1|pc[7].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[7].pc_dffe|q~q  & !\my_processor|pc1|pc[6].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[6].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[7].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[7].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[7].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \my_processor|pc1|pc[7].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N17
dffeas \my_processor|pc1|pc[7].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[7].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[7].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[7].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \my_processor|pc1|pc[8].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[8].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[8].pc_dffe|q~q  & (!\my_processor|pc1|pc[7].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[8].pc_dffe|q~q  & ((\my_processor|pc1|pc[7].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[8].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[7].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[8].pc_dffe|q~q ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[7].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[8].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[8].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[8].pc_dffe|q~1 .lut_mask = 16'h3C3F;
defparam \my_processor|pc1|pc[8].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N19
dffeas \my_processor|pc1|pc[8].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[8].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[8].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[8].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \my_processor|pc1|pc[9].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[9].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[9].pc_dffe|q~q  & (\my_processor|pc1|pc[8].pc_dffe|q~2  $ (GND))) # (!\my_processor|pc1|pc[9].pc_dffe|q~q  & (!\my_processor|pc1|pc[8].pc_dffe|q~2  & VCC))
// \my_processor|pc1|pc[9].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[9].pc_dffe|q~q  & !\my_processor|pc1|pc[8].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[8].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[9].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[9].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[9].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \my_processor|pc1|pc[9].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N21
dffeas \my_processor|pc1|pc[9].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[9].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[9].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[9].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \my_processor|pc1|pc[10].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[10].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[10].pc_dffe|q~q  & (!\my_processor|pc1|pc[9].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[10].pc_dffe|q~q  & ((\my_processor|pc1|pc[9].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[10].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[9].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[10].pc_dffe|q~q ))

	.dataa(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[9].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[10].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[10].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[10].pc_dffe|q~1 .lut_mask = 16'h5A5F;
defparam \my_processor|pc1|pc[10].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N23
dffeas \my_processor|pc1|pc[10].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[10].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[10].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[10].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \my_processor|pc1|pc[11].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[11].pc_dffe|q~1_combout  = \my_processor|pc1|pc[10].pc_dffe|q~2  $ (!\my_processor|pc1|pc[11].pc_dffe|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|pc1|pc[11].pc_dffe|q~q ),
	.cin(\my_processor|pc1|pc[10].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[11].pc_dffe|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc1|pc[11].pc_dffe|q~1 .lut_mask = 16'hF00F;
defparam \my_processor|pc1|pc[11].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N25
dffeas \my_processor|pc1|pc[11].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[11].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[11].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[11].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[11].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2280;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \my_regfile|d0|d0|and1~1 (
// Equation(s):
// \my_regfile|d0|d0|and1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & !\my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and1~1 .lut_mask = 16'h00F0;
defparam \my_regfile|d0|d0|and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \my_regfile|d0|d3|and4 (
// Equation(s):
// \my_regfile|d0|d3|and4~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and4 .lut_mask = 16'h0400;
defparam \my_regfile|d0|d3|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D50000;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FA00028;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050000000;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA00028;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \my_processor|c3|ad4~0 (
// Equation(s):
// \my_processor|c3|ad4~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [29] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|c3|ad4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|c3|ad4~0 .lut_mask = 16'h0001;
defparam \my_processor|c3|ad4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N30
cycloneive_lcell_comb \my_processor|c2|ad4~0 (
// Equation(s):
// \my_processor|c2|ad4~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [27] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [31])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|c2|ad4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|c2|ad4~0 .lut_mask = 16'h0020;
defparam \my_processor|c2|ad4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N18
cycloneive_lcell_comb \my_processor|alu_opcode[2]~6 (
// Equation(s):
// \my_processor|alu_opcode[2]~6_combout  = \my_processor|c2|ad4~0_combout  $ (((\my_processor|c3|ad4~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\my_processor|c3|ad4~0_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|c2|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[2]~6 .lut_mask = 16'h5FA0;
defparam \my_processor|alu_opcode[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector31~6 (
// Equation(s):
// \my_processor|my_alu|Selector31~6_combout  = (!\my_processor|alu_opcode[2]~6_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [6]) # (\my_imem|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~6 .lut_mask = 16'h00FA;
defparam \my_processor|my_alu|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneive_lcell_comb \my_processor|data_writeReg[0]~26 (
// Equation(s):
// \my_processor|data_writeReg[0]~26_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|c2|ad4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|c2|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~26 .lut_mask = 16'h0FFF;
defparam \my_processor|data_writeReg[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N0
cycloneive_lcell_comb \my_processor|alu_opcode[2]~8 (
// Equation(s):
// \my_processor|alu_opcode[2]~8_combout  = (\my_processor|c2|ad4~0_combout  $ (((\my_processor|c3|ad4~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [30])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [4])

	.dataa(\my_processor|c3|ad4~0_combout ),
	.datab(\my_processor|c2|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[2]~8 .lut_mask = 16'h6CFF;
defparam \my_processor|alu_opcode[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064E904;
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N26
cycloneive_lcell_comb \my_processor|alu_opcode[1]~7 (
// Equation(s):
// \my_processor|alu_opcode[1]~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (\my_processor|c2|ad4~0_combout  $ (((!\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|c3|ad4~0_combout )))))

	.dataa(\my_processor|c3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|c2|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[1]~7 .lut_mask = 16'h804C;
defparam \my_processor|alu_opcode[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000099D00034;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \my_regfile|d1|d0|and0~0 (
// Equation(s):
// \my_regfile|d1|d0|and0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [16]) # (\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and0~0 .lut_mask = 16'hDDD8;
defparam \my_regfile|d1|d0|and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \my_regfile|d0|d0|and0 (
// Equation(s):
// \my_regfile|d0|d0|and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # (\my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and0 .lut_mask = 16'hFFF0;
defparam \my_regfile|d0|d0|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneive_lcell_comb \my_regfile|d1|d0|and0 (
// Equation(s):
// \my_regfile|d1|d0|and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_regfile|d0|d0|and0~combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// (\my_regfile|d1|d0|and0~0_combout )) # (!\my_processor|c3|ad4~0_combout  & ((\my_regfile|d0|d0|and0~combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_regfile|d1|d0|and0~0_combout ),
	.datac(\my_regfile|d0|d0|and0~combout ),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and0 .lut_mask = 16'hE4F0;
defparam \my_regfile|d1|d0|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \my_regfile|d0|d0|and1~2 (
// Equation(s):
// \my_regfile|d0|d0|and1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & \my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and1~2 .lut_mask = 16'hF000;
defparam \my_regfile|d0|d0|and1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \my_regfile|d1|d0|and1~6 (
// Equation(s):
// \my_regfile|d1|d0|and1~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~6 .lut_mask = 16'hD888;
defparam \my_regfile|d1|d0|and1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \my_regfile|d1|d0|and1~7 (
// Equation(s):
// \my_regfile|d1|d0|and1~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|d0|d0|and1~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// ((\my_regfile|d1|d0|and1~6_combout ))) # (!\my_processor|c3|ad4~0_combout  & (\my_regfile|d0|d0|and1~2_combout ))))

	.dataa(\my_regfile|d0|d0|and1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|d1|d0|and1~6_combout ),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~7 .lut_mask = 16'hB8AA;
defparam \my_regfile|d1|d0|and1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \my_regfile|d1|d0|and1~4 (
// Equation(s):
// \my_regfile|d1|d0|and1~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & !\my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~4 .lut_mask = 16'h00F0;
defparam \my_regfile|d1|d0|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \my_regfile|d1|d0|and1~3 (
// Equation(s):
// \my_regfile|d1|d0|and1~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_imem|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~3 .lut_mask = 16'h04AE;
defparam \my_regfile|d1|d0|and1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
cycloneive_lcell_comb \my_regfile|d1|d0|and1~5 (
// Equation(s):
// \my_regfile|d1|d0|and1~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|d1|d0|and1~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// ((\my_regfile|d1|d0|and1~3_combout ))) # (!\my_processor|c3|ad4~0_combout  & (\my_regfile|d1|d0|and1~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_regfile|d1|d0|and1~4_combout ),
	.datac(\my_regfile|d1|d0|and1~3_combout ),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~5 .lut_mask = 16'hD8CC;
defparam \my_regfile|d1|d0|and1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \my_regfile|d1|d0|and1~1 (
// Equation(s):
// \my_regfile|d1|d0|and1~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & \my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~1 .lut_mask = 16'h3300;
defparam \my_regfile|d1|d0|and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \my_regfile|d1|d0|and1~0 (
// Equation(s):
// \my_regfile|d1|d0|and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((!\my_imem|altsyncram_component|auto_generated|q_a [21])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~0 .lut_mask = 16'h1D0C;
defparam \my_regfile|d1|d0|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \my_regfile|d1|d0|and1~2 (
// Equation(s):
// \my_regfile|d1|d0|and1~2_combout  = (\my_processor|c3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|d1|d0|and1~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_regfile|d1|d0|and1~0_combout ))))) # (!\my_processor|c3|ad4~0_combout  & (((\my_regfile|d1|d0|and1~1_combout ))))

	.dataa(\my_processor|c3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|d1|d0|and1~1_combout ),
	.datad(\my_regfile|d1|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~2 .lut_mask = 16'hF2D0;
defparam \my_regfile|d1|d0|and1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~54 (
// Equation(s):
// \my_regfile|data_readRegB[0]~54_combout  = ((\my_regfile|d1|d0|and1~7_combout ) # ((\my_regfile|d1|d0|and1~5_combout ) # (\my_regfile|d1|d0|and1~2_combout ))) # (!\my_regfile|d1|d0|and0~combout )

	.dataa(\my_regfile|d1|d0|and0~combout ),
	.datab(\my_regfile|d1|d0|and1~7_combout ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_regfile|d1|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~54 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegB[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~1 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [14]))) # (!\my_processor|c3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|c3|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~1 .lut_mask = 16'hBA8A;
defparam \my_processor|ctrl_readRegB[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A680;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~0 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [13]))) # (!\my_processor|c3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|c3|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~0 .lut_mask = 16'hBA8A;
defparam \my_processor|ctrl_readRegB[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~2 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [12]))) # (!\my_processor|c3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|c3|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~2 .lut_mask = 16'hDC8C;
defparam \my_processor|ctrl_readRegB[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \my_regfile|d1|d2|and0 (
// Equation(s):
// \my_regfile|d1|d2|and0~combout  = (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d1|d2|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FAAA5500;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004EE4E4E4;
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N20
cycloneive_lcell_comb \my_processor|or1~0 (
// Equation(s):
// \my_processor|or1~0_combout  = (\my_processor|c3|ad4~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|c2|ad4~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\my_processor|c3|ad4~0_combout ),
	.datad(\my_processor|c2|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or1~0 .lut_mask = 16'hF5F0;
defparam \my_processor|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N22
cycloneive_lcell_comb \my_regfile|write0|and_loop[15].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[15].and0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|or1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[15].and0~0 .lut_mask = 16'h8000;
defparam \my_regfile|write0|and_loop[15].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N12
cycloneive_lcell_comb \my_regfile|write0|and_loop[7].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[7].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[15].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[7].and0~0 .lut_mask = 16'h0500;
defparam \my_regfile|write0|and_loop[7].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N31
dffeas \my_regfile|register[7].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~3 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  
// & (\my_imem|altsyncram_component|auto_generated|q_a [15])) # (!\my_processor|c3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [20])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|c3|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~3 .lut_mask = 16'hEF40;
defparam \my_processor|ctrl_readRegB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~4 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_imem|altsyncram_component|auto_generated|q_a [21])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  
// & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|c3|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~4 .lut_mask = 16'hEF40;
defparam \my_processor|ctrl_readRegB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \my_regfile|d1|d1|and4~0 (
// Equation(s):
// \my_regfile|d1|d1|and4~0_combout  = (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & !\my_processor|ctrl_readRegB[4]~4_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and4~0 .lut_mask = 16'h0044;
defparam \my_regfile|d1|d1|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \my_regfile|d1|d1|and7 (
// Equation(s):
// \my_regfile|d1|d1|and7~combout  = (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d1|and4~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and7 .lut_mask = 16'hC000;
defparam \my_regfile|d1|d1|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N12
cycloneive_lcell_comb \my_regfile|write0|and_loop[8].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[8].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|or1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[8].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[8].and0~0 .lut_mask = 16'h0100;
defparam \my_regfile|write0|and_loop[8].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N2
cycloneive_lcell_comb \my_regfile|write0|and_loop[8].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[8].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[8].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[8].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[8].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[8].and0 .lut_mask = 16'h0A00;
defparam \my_regfile|write0|and_loop[8].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N25
dffeas \my_regfile|register[8].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~36 (
// Equation(s):
// \my_regfile|data_readRegB[0]~36_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[0].df|q~q  & ((\my_regfile|register[7].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d1|and7~combout ),
	.datad(\my_regfile|register[8].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~36 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N26
cycloneive_lcell_comb \my_regfile|write0|and_loop[11].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[11].and0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|or1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[11].and0~0 .lut_mask = 16'h0800;
defparam \my_regfile|write0|and_loop[11].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N8
cycloneive_lcell_comb \my_regfile|write0|and_loop[3].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[3].and0~0_combout  = (\my_regfile|write0|and_loop[11].and0~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_imem|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[3].and0~0 .lut_mask = 16'h0202;
defparam \my_regfile|write0|and_loop[3].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \my_regfile|register[3].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N28
cycloneive_lcell_comb \my_regfile|write0|and_loop[12].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[12].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|or1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[12].and0~0 .lut_mask = 16'h1000;
defparam \my_regfile|write0|and_loop[12].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N24
cycloneive_lcell_comb \my_regfile|write0|and_loop[4].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[4].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[12].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[4].and0~0 .lut_mask = 16'h0300;
defparam \my_regfile|write0|and_loop[4].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \my_regfile|register[4].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~33 (
// Equation(s):
// \my_regfile|data_readRegB[0]~33_combout  = (\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|ctrl_readRegB[1]~0_combout ) # ((\my_regfile|register[4].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~33 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegB[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \my_regfile|d1|d1|and0 (
// Equation(s):
// \my_regfile|d1|d1|and0~combout  = (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & !\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and0 .lut_mask = 16'h0001;
defparam \my_regfile|d1|d1|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \my_regfile|d1|d1|and3 (
// Equation(s):
// \my_regfile|d1|d1|and3~combout  = (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & !\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and3 .lut_mask = 16'h0040;
defparam \my_regfile|d1|d1|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~34 (
// Equation(s):
// \my_regfile|data_readRegB[0]~34_combout  = (\my_regfile|data_readRegB[0]~33_combout  & (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|data_readRegB[0]~33_combout ),
	.datac(\my_regfile|d1|d1|and0~combout ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~34 .lut_mask = 16'h080C;
defparam \my_regfile|data_readRegB[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N2
cycloneive_lcell_comb \my_regfile|write0|and_loop[13].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[13].and0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|or1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[13].and0~0 .lut_mask = 16'h2000;
defparam \my_regfile|write0|and_loop[13].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N30
cycloneive_lcell_comb \my_regfile|write0|and_loop[5].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[5].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[13].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[5].and0~0 .lut_mask = 16'h0300;
defparam \my_regfile|write0|and_loop[5].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N17
dffeas \my_regfile|register[5].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N4
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg[0]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[0].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[6].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N4
cycloneive_lcell_comb \my_regfile|write0|and_loop[14].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[14].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|or1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[14].and0~0 .lut_mask = 16'h4000;
defparam \my_regfile|write0|and_loop[14].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N12
cycloneive_lcell_comb \my_regfile|write0|and_loop[6].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[6].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[14].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[6].and0~0 .lut_mask = 16'h0300;
defparam \my_regfile|write0|and_loop[6].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N5
dffeas \my_regfile|register[6].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \my_regfile|d1|d1|and6 (
// Equation(s):
// \my_regfile|d1|d1|and6~combout  = (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & \my_regfile|d1|d1|and4~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and6 .lut_mask = 16'h4400;
defparam \my_regfile|d1|d1|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \my_regfile|d1|d1|and5~0 (
// Equation(s):
// \my_regfile|d1|d1|and5~0_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & !\my_processor|ctrl_readRegB[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and5~0 .lut_mask = 16'h00F0;
defparam \my_regfile|d1|d1|and5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \my_regfile|d1|d1|and5 (
// Equation(s):
// \my_regfile|d1|d1|and5~combout  = (!\my_processor|ctrl_readRegB[3]~3_combout  & (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|d1|d1|and5~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|d1|d1|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and5 .lut_mask = 16'h1000;
defparam \my_regfile|d1|d1|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~35 (
// Equation(s):
// \my_regfile|data_readRegB[0]~35_combout  = (\my_regfile|register[5].df|dffe_array[0].df|q~q  & ((\my_regfile|register[6].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|register[6].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d1|and6~combout ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~35 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N18
cycloneive_lcell_comb \my_regfile|write0|and_loop[10].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[10].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|or1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[10].and0~0 .lut_mask = 16'h0400;
defparam \my_regfile|write0|and_loop[10].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N18
cycloneive_lcell_comb \my_regfile|write0|and_loop[2].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[2].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[10].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[2].and0~0 .lut_mask = 16'h0300;
defparam \my_regfile|write0|and_loop[2].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N27
dffeas \my_regfile|register[2].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \my_regfile|d1|d1|and2 (
// Equation(s):
// \my_regfile|d1|d1|and2~combout  = (\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & !\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and2 .lut_mask = 16'h0002;
defparam \my_regfile|d1|d1|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N16
cycloneive_lcell_comb \my_regfile|write0|and_loop[9].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[9].and0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|or1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|or1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[9].and0~0 .lut_mask = 16'h0200;
defparam \my_regfile|write0|and_loop[9].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N4
cycloneive_lcell_comb \my_regfile|write0|and_loop[1].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[1].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[1].and0~0 .lut_mask = 16'h0300;
defparam \my_regfile|write0|and_loop[1].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \my_regfile|register[1].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \my_regfile|d1|d1|and1 (
// Equation(s):
// \my_regfile|d1|d1|and1~combout  = (!\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & !\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and1 .lut_mask = 16'h0010;
defparam \my_regfile|d1|d1|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~32 (
// Equation(s):
// \my_regfile|data_readRegB[0]~32_combout  = (\my_regfile|register[2].df|dffe_array[0].df|q~q  & (((\my_regfile|register[1].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~32 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~37 (
// Equation(s):
// \my_regfile|data_readRegB[0]~37_combout  = (\my_regfile|data_readRegB[0]~36_combout  & (\my_regfile|data_readRegB[0]~34_combout  & (\my_regfile|data_readRegB[0]~35_combout  & \my_regfile|data_readRegB[0]~32_combout )))

	.dataa(\my_regfile|data_readRegB[0]~36_combout ),
	.datab(\my_regfile|data_readRegB[0]~34_combout ),
	.datac(\my_regfile|data_readRegB[0]~35_combout ),
	.datad(\my_regfile|data_readRegB[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~37 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \my_regfile|d1|d3|and1 (
// Equation(s):
// \my_regfile|d1|d3|and1~combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|d1|d0|and1~5_combout  & !\my_processor|ctrl_readRegB[1]~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and1 .lut_mask = 16'h0020;
defparam \my_regfile|d1|d3|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N2
cycloneive_lcell_comb \my_regfile|write0|and_loop[17].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[17].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[17].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[17].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[17].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N9
dffeas \my_regfile|register[17].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N14
cycloneive_lcell_comb \my_regfile|write0|and_loop[18].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[18].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[10].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[18].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[18].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[18].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N7
dffeas \my_regfile|register[18].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \my_regfile|d1|d3|and2 (
// Equation(s):
// \my_regfile|d1|d3|and2~combout  = (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~5_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and2 .lut_mask = 16'h0400;
defparam \my_regfile|d1|d3|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~43 (
// Equation(s):
// \my_regfile|data_readRegB[0]~43_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[0].df|q~q  & ((\my_regfile|register[18].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~43 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \my_regfile|d1|d3|and7 (
// Equation(s):
// \my_regfile|d1|d3|and7~combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & \my_regfile|d1|d0|and1~5_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datad(\my_regfile|d1|d0|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d1|d3|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N4
cycloneive_lcell_comb \my_regfile|write0|and_loop[23].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[23].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[15].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[23].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[23].and0 .lut_mask = 16'h5000;
defparam \my_regfile|write0|and_loop[23].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N25
dffeas \my_regfile|register[23].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N30
cycloneive_lcell_comb \my_regfile|write0|and_loop[24].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[24].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[8].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[8].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[24].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[24].and0 .lut_mask = 16'hA000;
defparam \my_regfile|write0|and_loop[24].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N3
dffeas \my_regfile|register[24].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \my_regfile|d1|d4|and0 (
// Equation(s):
// \my_regfile|d1|d4|and0~combout  = (\my_regfile|d1|d0|and1~7_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & !\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_regfile|d1|d0|and1~7_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and0 .lut_mask = 16'h0002;
defparam \my_regfile|d1|d4|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~46 (
// Equation(s):
// \my_regfile|data_readRegB[0]~46_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[0].df|q~q  & ((\my_regfile|register[24].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~46 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \my_regfile|d1|d3|and5 (
// Equation(s):
// \my_regfile|d1|d3|and5~combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|d1|d0|and1~5_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and5 .lut_mask = 16'h2000;
defparam \my_regfile|d1|d3|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N0
cycloneive_lcell_comb \my_regfile|write0|and_loop[21].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[21].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[13].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[21].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[21].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[21].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N21
dffeas \my_regfile|register[21].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N6
cycloneive_lcell_comb \my_regfile|write0|and_loop[22].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[22].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[14].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[22].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[22].and0 .lut_mask = 16'h2020;
defparam \my_regfile|write0|and_loop[22].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N31
dffeas \my_regfile|register[22].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \my_regfile|d1|d3|and6 (
// Equation(s):
// \my_regfile|d1|d3|and6~combout  = (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|d1|d0|and1~5_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and6 .lut_mask = 16'h4000;
defparam \my_regfile|d1|d3|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~45 (
// Equation(s):
// \my_regfile|data_readRegB[0]~45_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[0].df|q~q  & ((\my_regfile|register[22].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~45 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \my_regfile|d1|d3|and4 (
// Equation(s):
// \my_regfile|d1|d3|and4~combout  = (!\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|d1|d0|and1~5_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and4 .lut_mask = 16'h1000;
defparam \my_regfile|d1|d3|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N20
cycloneive_lcell_comb \my_regfile|write0|and_loop[19].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[19].and0~combout  = (\my_regfile|write0|and_loop[11].and0~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_imem|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[19].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[19].and0 .lut_mask = 16'h2020;
defparam \my_regfile|write0|and_loop[19].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N17
dffeas \my_regfile|register[19].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \my_regfile|d1|d3|and3 (
// Equation(s):
// \my_regfile|d1|d3|and3~combout  = (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|d1|d0|and1~5_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and3 .lut_mask = 16'h0800;
defparam \my_regfile|d1|d3|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~44 (
// Equation(s):
// \my_regfile|data_readRegB[0]~44_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[0].df|q~q  & ((\my_regfile|register[19].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~44 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~47 (
// Equation(s):
// \my_regfile|data_readRegB[0]~47_combout  = (\my_regfile|data_readRegB[0]~43_combout  & (\my_regfile|data_readRegB[0]~46_combout  & (\my_regfile|data_readRegB[0]~45_combout  & \my_regfile|data_readRegB[0]~44_combout )))

	.dataa(\my_regfile|data_readRegB[0]~43_combout ),
	.datab(\my_regfile|data_readRegB[0]~46_combout ),
	.datac(\my_regfile|data_readRegB[0]~45_combout ),
	.datad(\my_regfile|data_readRegB[0]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~47 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N14
cycloneive_lcell_comb \my_regfile|write0|and_loop[9].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[9].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[9].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[9].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[9].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N13
dffeas \my_regfile|register[9].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \my_regfile|d1|d2|and1 (
// Equation(s):
// \my_regfile|d1|d2|and1~combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|d1|d0|and1~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and1 .lut_mask = 16'h0200;
defparam \my_regfile|d1|d2|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N28
cycloneive_lcell_comb \my_regfile|write0|and_loop[10].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[10].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[10].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[10].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[10].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[10].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N21
dffeas \my_regfile|register[10].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \my_regfile|d1|d2|and2 (
// Equation(s):
// \my_regfile|d1|d2|and2~combout  = (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|d1|d0|and1~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and2 .lut_mask = 16'h0400;
defparam \my_regfile|d1|d2|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~38 (
// Equation(s):
// \my_regfile|data_readRegB[0]~38_combout  = (\my_regfile|register[9].df|dffe_array[0].df|q~q  & (((\my_regfile|register[10].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~38 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \my_regfile|d1|d2|and6 (
// Equation(s):
// \my_regfile|d1|d2|and6~combout  = (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|d1|d0|and1~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and6 .lut_mask = 16'h4000;
defparam \my_regfile|d1|d2|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N26
cycloneive_lcell_comb \my_regfile|write0|and_loop[13].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[13].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[13].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[13].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[13].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[13].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N29
dffeas \my_regfile|register[13].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N16
cycloneive_lcell_comb \my_regfile|write0|and_loop[14].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[14].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[14].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[14].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[14].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[14].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N19
dffeas \my_regfile|register[14].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \my_regfile|d1|d2|and5 (
// Equation(s):
// \my_regfile|d1|d2|and5~combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|d1|d0|and1~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and5 .lut_mask = 16'h2000;
defparam \my_regfile|d1|d2|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~40 (
// Equation(s):
// \my_regfile|data_readRegB[0]~40_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[0].df|q~q  & ((\my_regfile|register[13].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~40 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N16
cycloneive_lcell_comb \my_regfile|write0|and_loop[15].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[15].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[15].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[15].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[15].and0 .lut_mask = 16'h0A00;
defparam \my_regfile|write0|and_loop[15].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N13
dffeas \my_regfile|register[15].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \my_regfile|d1|d3|and0 (
// Equation(s):
// \my_regfile|d1|d3|and0~combout  = (!\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|d1|d0|and1~5_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d1|d3|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N22
cycloneive_lcell_comb \my_regfile|write0|and_loop[16].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[16].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[8].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[8].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[16].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[16].and0 .lut_mask = 16'h5000;
defparam \my_regfile|write0|and_loop[16].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N15
dffeas \my_regfile|register[16].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \my_regfile|d1|d2|and7 (
// Equation(s):
// \my_regfile|d1|d2|and7~combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|d1|d0|and1~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d1|d2|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~41 (
// Equation(s):
// \my_regfile|data_readRegB[0]~41_combout  = (\my_regfile|register[15].df|dffe_array[0].df|q~q  & (((\my_regfile|register[16].df|dffe_array[0].df|q~q )) # (!\my_regfile|d1|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~41 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N24
cycloneive_lcell_comb \my_regfile|write0|and_loop[12].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[12].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[12].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[12].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[12].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[12].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N27
dffeas \my_regfile|register[12].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N30
cycloneive_lcell_comb \my_regfile|write0|and_loop[11].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[11].and0~combout  = (\my_regfile|write0|and_loop[11].and0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_imem|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[11].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[11].and0 .lut_mask = 16'h0808;
defparam \my_regfile|write0|and_loop[11].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N5
dffeas \my_regfile|register[11].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \my_regfile|d1|d2|and3 (
// Equation(s):
// \my_regfile|d1|d2|and3~combout  = (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|d1|d0|and1~2_combout  & !\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|d1|d0|and1~2_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and3 .lut_mask = 16'h0080;
defparam \my_regfile|d1|d2|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \my_regfile|d1|d2|and4 (
// Equation(s):
// \my_regfile|d1|d2|and4~combout  = (!\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|d1|d0|and1~2_combout  & \my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|d1|d0|and1~2_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and4 .lut_mask = 16'h1000;
defparam \my_regfile|d1|d2|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~39 (
// Equation(s):
// \my_regfile|data_readRegB[0]~39_combout  = (\my_regfile|register[12].df|dffe_array[0].df|q~q  & ((\my_regfile|register[11].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout )))) # (!\my_regfile|register[12].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|register[11].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d2|and3~combout ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~39 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~42 (
// Equation(s):
// \my_regfile|data_readRegB[0]~42_combout  = (\my_regfile|data_readRegB[0]~38_combout  & (\my_regfile|data_readRegB[0]~40_combout  & (\my_regfile|data_readRegB[0]~41_combout  & \my_regfile|data_readRegB[0]~39_combout )))

	.dataa(\my_regfile|data_readRegB[0]~38_combout ),
	.datab(\my_regfile|data_readRegB[0]~40_combout ),
	.datac(\my_regfile|data_readRegB[0]~41_combout ),
	.datad(\my_regfile|data_readRegB[0]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~42 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N22
cycloneive_lcell_comb \my_regfile|write0|and_loop[28].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[28].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[12].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[28].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[28].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[28].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N23
dffeas \my_regfile|register[28].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \my_regfile|d1|d4|and4 (
// Equation(s):
// \my_regfile|d1|d4|and4~combout  = (\my_regfile|d1|d0|and1~7_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & \my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_regfile|d1|d0|and1~7_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and4 .lut_mask = 16'h0200;
defparam \my_regfile|d1|d4|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N8
cycloneive_lcell_comb \my_regfile|write0|and_loop[27].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[27].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[11].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[27].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[27].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[27].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N21
dffeas \my_regfile|register[27].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \my_regfile|d1|d4|and3 (
// Equation(s):
// \my_regfile|d1|d4|and3~combout  = (\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|d1|d0|and1~7_combout  & !\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|d1|d0|and1~7_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and3 .lut_mask = 16'h0080;
defparam \my_regfile|d1|d4|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~49 (
// Equation(s):
// \my_regfile|data_readRegB[0]~49_combout  = (\my_regfile|register[28].df|dffe_array[0].df|q~q  & (((\my_regfile|register[27].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~49 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N20
cycloneive_lcell_comb \my_regfile|write0|and_loop[29].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[29].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[13].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[29].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[29].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[29].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \my_regfile|register[29].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \my_regfile|d1|d4|and5 (
// Equation(s):
// \my_regfile|d1|d4|and5~combout  = (\my_regfile|d1|d0|and1~7_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & \my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_regfile|d1|d0|and1~7_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and5 .lut_mask = 16'h0800;
defparam \my_regfile|d1|d4|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~50 (
// Equation(s):
// \my_regfile|data_readRegB[0]~50_combout  = (\my_regfile|register[29].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|register[29].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~50 .lut_mask = 16'hF0FF;
defparam \my_regfile|data_readRegB[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N28
cycloneive_lcell_comb \my_regfile|write0|and_loop[31].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[31].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[15].and0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[31].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[31].and0 .lut_mask = 16'hA000;
defparam \my_regfile|write0|and_loop[31].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \my_regfile|register[31].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[0]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneive_lcell_comb \my_regfile|d1|d4|and6 (
// Equation(s):
// \my_regfile|d1|d4|and6~combout  = (\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|d1|d0|and1~7_combout  & \my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|d1|d0|and1~7_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and6 .lut_mask = 16'h2000;
defparam \my_regfile|d1|d4|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N6
cycloneive_lcell_comb \my_regfile|write0|and_loop[30].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[30].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[14].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[30].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[30].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[30].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \my_regfile|register[30].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \my_regfile|d1|d4|and7 (
// Equation(s):
// \my_regfile|d1|d4|and7~combout  = (\my_regfile|d1|d0|and1~7_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & \my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_regfile|d1|d0|and1~7_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d1|d4|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~51 (
// Equation(s):
// \my_regfile|data_readRegB[0]~51_combout  = (\my_regfile|register[31].df|dffe_array[0].df|q~q  & (((\my_regfile|register[30].df|dffe_array[0].df|q~q )) # (!\my_regfile|d1|d4|and6~combout ))) # (!\my_regfile|register[31].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~51 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N0
cycloneive_lcell_comb \my_regfile|write0|and_loop[25].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[25].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[25].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[25].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[25].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N21
dffeas \my_regfile|register[25].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg[0]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[0].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N10
cycloneive_lcell_comb \my_regfile|write0|and_loop[26].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[26].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[10].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[26].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[26].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[26].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N15
dffeas \my_regfile|register[26].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \my_regfile|d1|d4|and1 (
// Equation(s):
// \my_regfile|d1|d4|and1~combout  = (!\my_processor|ctrl_readRegB[1]~0_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|d1|d0|and1~7_combout  & !\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|d1|d0|and1~7_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and1 .lut_mask = 16'h0040;
defparam \my_regfile|d1|d4|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \my_regfile|d1|d4|and2 (
// Equation(s):
// \my_regfile|d1|d4|and2~combout  = (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~0_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|d1|d0|and1~7_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and2 .lut_mask = 16'h0400;
defparam \my_regfile|d1|d4|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~48 (
// Equation(s):
// \my_regfile|data_readRegB[0]~48_combout  = (\my_regfile|register[25].df|dffe_array[0].df|q~q  & ((\my_regfile|register[26].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|register[26].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d4|and1~combout ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~48 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~52 (
// Equation(s):
// \my_regfile|data_readRegB[0]~52_combout  = (\my_regfile|data_readRegB[0]~49_combout  & (\my_regfile|data_readRegB[0]~50_combout  & (\my_regfile|data_readRegB[0]~51_combout  & \my_regfile|data_readRegB[0]~48_combout )))

	.dataa(\my_regfile|data_readRegB[0]~49_combout ),
	.datab(\my_regfile|data_readRegB[0]~50_combout ),
	.datac(\my_regfile|data_readRegB[0]~51_combout ),
	.datad(\my_regfile|data_readRegB[0]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~52 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \my_processor|aluinput~0 (
// Equation(s):
// \my_processor|aluinput~0_combout  = (\my_regfile|data_readRegB[0]~47_combout  & (\my_regfile|data_readRegB[0]~42_combout  & \my_regfile|data_readRegB[0]~52_combout ))

	.dataa(\my_regfile|data_readRegB[0]~47_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[0]~42_combout ),
	.datad(\my_regfile|data_readRegB[0]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput~0 .lut_mask = 16'hA000;
defparam \my_processor|aluinput~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \my_processor|aluinput~1 (
// Equation(s):
// \my_processor|aluinput~1_combout  = (\my_regfile|data_readRegB[0]~54_combout  & ((!\my_processor|aluinput~0_combout ) # (!\my_regfile|data_readRegB[0]~37_combout )))

	.dataa(\my_regfile|data_readRegB[0]~54_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[0]~37_combout ),
	.datad(\my_processor|aluinput~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput~1 .lut_mask = 16'h0AAA;
defparam \my_processor|aluinput~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \my_processor|aluinput~2 (
// Equation(s):
// \my_processor|aluinput~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [0])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// ((!\my_processor|aluinput~1_combout ))) # (!\my_processor|c3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\my_processor|c3|ad4~0_combout ),
	.datad(\my_processor|aluinput~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluinput~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluinput~2 .lut_mask = 16'h8CDC;
defparam \my_processor|aluinput~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \my_processor|my_alu|Add0~0 (
// Equation(s):
// \my_processor|my_alu|Add0~0_combout  = (\my_processor|aluinput~2_combout  & (\my_regfile|data_readRegA[0]~77_combout  $ (VCC))) # (!\my_processor|aluinput~2_combout  & (\my_regfile|data_readRegA[0]~77_combout  & VCC))
// \my_processor|my_alu|Add0~1  = CARRY((\my_processor|aluinput~2_combout  & \my_regfile|data_readRegA[0]~77_combout ))

	.dataa(\my_processor|aluinput~2_combout ),
	.datab(\my_regfile|data_readRegA[0]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|my_alu|Add0~0_combout ),
	.cout(\my_processor|my_alu|Add0~1 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|my_alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \my_processor|data_writeReg[0]~28 (
// Equation(s):
// \my_processor|data_writeReg[0]~28_combout  = (\my_processor|my_alu|Add0~0_combout  & ((\my_processor|my_alu|Selector31~6_combout ) # ((!\my_processor|alu_opcode[2]~8_combout  & \my_processor|alu_opcode[1]~7_combout ))))

	.dataa(\my_processor|my_alu|Selector31~6_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|alu_opcode[1]~7_combout ),
	.datad(\my_processor|my_alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~28 .lut_mask = 16'hBA00;
defparam \my_processor|data_writeReg[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
cycloneive_lcell_comb \my_processor|alu_opcode[0]~9 (
// Equation(s):
// \my_processor|alu_opcode[0]~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (\my_processor|c2|ad4~0_combout  $ (((!\my_processor|c3|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [30])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|c3|ad4~0_combout ),
	.datad(\my_processor|c2|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[0]~9 .lut_mask = 16'h802A;
defparam \my_processor|alu_opcode[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \my_processor|my_alu|Add1~0 (
// Equation(s):
// \my_processor|my_alu|Add1~0_combout  = (\my_regfile|data_readRegA[0]~77_combout  & ((GND) # (!\my_processor|aluinput~2_combout ))) # (!\my_regfile|data_readRegA[0]~77_combout  & (\my_processor|aluinput~2_combout  $ (GND)))
// \my_processor|my_alu|Add1~1  = CARRY((\my_regfile|data_readRegA[0]~77_combout ) # (!\my_processor|aluinput~2_combout ))

	.dataa(\my_regfile|data_readRegA[0]~77_combout ),
	.datab(\my_processor|aluinput~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|my_alu|Add1~0_combout ),
	.cout(\my_processor|my_alu|Add1~1 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~0 .lut_mask = 16'h66BB;
defparam \my_processor|my_alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector31~4 (
// Equation(s):
// \my_processor|my_alu|Selector31~4_combout  = (\my_processor|alu_opcode[1]~7_combout  & (\my_processor|alu_opcode[0]~9_combout )) # (!\my_processor|alu_opcode[1]~7_combout  & ((\my_processor|alu_opcode[0]~9_combout  & (\my_processor|my_alu|Add1~0_combout 
// )) # (!\my_processor|alu_opcode[0]~9_combout  & ((\my_processor|my_alu|Add0~0_combout )))))

	.dataa(\my_processor|alu_opcode[1]~7_combout ),
	.datab(\my_processor|alu_opcode[0]~9_combout ),
	.datac(\my_processor|my_alu|Add1~0_combout ),
	.datad(\my_processor|my_alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~4 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector31~5 (
// Equation(s):
// \my_processor|my_alu|Selector31~5_combout  = (\my_processor|alu_opcode[1]~7_combout  & ((\my_processor|aluinput~2_combout  & ((\my_regfile|data_readRegA[0]~77_combout ) # (\my_processor|my_alu|Selector31~4_combout ))) # (!\my_processor|aluinput~2_combout  
// & (\my_regfile|data_readRegA[0]~77_combout  & \my_processor|my_alu|Selector31~4_combout )))) # (!\my_processor|alu_opcode[1]~7_combout  & (((\my_processor|my_alu|Selector31~4_combout ))))

	.dataa(\my_processor|alu_opcode[1]~7_combout ),
	.datab(\my_processor|aluinput~2_combout ),
	.datac(\my_regfile|data_readRegA[0]~77_combout ),
	.datad(\my_processor|my_alu|Selector31~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~5 .lut_mask = 16'hFD80;
defparam \my_processor|my_alu|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \my_processor|data_writeReg[0]~33 (
// Equation(s):
// \my_processor|data_writeReg[0]~33_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~33 .lut_mask = 16'h1111;
defparam \my_processor|data_writeReg[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000910000;
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~8 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8]) # ((\my_imem|altsyncram_component|auto_generated|q_a [9]) # (\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~8 .lut_mask = 16'hFFEE;
defparam \my_processor|my_alu|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \my_regfile|d0|d3|and1 (
// Equation(s):
// \my_regfile|d0|d3|and1~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and1 .lut_mask = 16'h0200;
defparam \my_regfile|d0|d3|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \my_processor|data_writeReg[1]~42 (
// Equation(s):
// \my_processor|data_writeReg[1]~42_combout  = (\my_processor|my_alu|Selector31~6_combout ) # ((!\my_processor|alu_opcode[0]~9_combout  & (\my_processor|alu_opcode[2]~8_combout  & !\my_processor|alu_opcode[1]~7_combout )))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|alu_opcode[1]~7_combout ),
	.datad(\my_processor|my_alu|Selector31~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~42 .lut_mask = 16'hFF04;
defparam \my_processor|data_writeReg[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \my_processor|my_alu|Add0~2 (
// Equation(s):
// \my_processor|my_alu|Add0~2_combout  = (\my_regfile|data_readRegA[1]~99_combout  & (!\my_processor|my_alu|Add0~1 )) # (!\my_regfile|data_readRegA[1]~99_combout  & ((\my_processor|my_alu|Add0~1 ) # (GND)))
// \my_processor|my_alu|Add0~3  = CARRY((!\my_processor|my_alu|Add0~1 ) # (!\my_regfile|data_readRegA[1]~99_combout ))

	.dataa(\my_regfile|data_readRegA[1]~99_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~1 ),
	.combout(\my_processor|my_alu|Add0~2_combout ),
	.cout(\my_processor|my_alu|Add0~3 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~2 .lut_mask = 16'h5A5F;
defparam \my_processor|my_alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
cycloneive_lcell_comb \my_processor|data_writeReg[1]~40 (
// Equation(s):
// \my_processor|data_writeReg[1]~40_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|alu_opcode[2]~6_combout  & \my_imem|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|alu_opcode[2]~6_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~40 .lut_mask = 16'h1100;
defparam \my_processor|data_writeReg[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \my_processor|my_alu|Add1~2 (
// Equation(s):
// \my_processor|my_alu|Add1~2_combout  = (\my_regfile|data_readRegA[1]~99_combout  & (\my_processor|my_alu|Add1~1  & VCC)) # (!\my_regfile|data_readRegA[1]~99_combout  & (!\my_processor|my_alu|Add1~1 ))
// \my_processor|my_alu|Add1~3  = CARRY((!\my_regfile|data_readRegA[1]~99_combout  & !\my_processor|my_alu|Add1~1 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[1]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~1 ),
	.combout(\my_processor|my_alu|Add1~2_combout ),
	.cout(\my_processor|my_alu|Add1~3 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~2 .lut_mask = 16'hC303;
defparam \my_processor|my_alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \my_processor|data_writeReg[1]~39 (
// Equation(s):
// \my_processor|data_writeReg[1]~39_combout  = (\my_processor|alu_opcode[1]~7_combout  & (\my_regfile|data_readRegA[1]~99_combout )) # (!\my_processor|alu_opcode[1]~7_combout  & ((\my_processor|my_alu|Add1~2_combout )))

	.dataa(\my_processor|alu_opcode[1]~7_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[1]~99_combout ),
	.datad(\my_processor|my_alu|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~39 .lut_mask = 16'hF5A0;
defparam \my_processor|data_writeReg[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~11 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[0]~77_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[1]~99_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[1]~99_combout ),
	.datad(\my_regfile|data_readRegA[0]~77_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~11 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~43 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~43_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~43 .lut_mask = 16'h0033;
defparam \my_processor|my_alu|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector30~1 (
// Equation(s):
// \my_processor|my_alu|Selector30~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|my_alu|ShiftLeft0~11_combout  & (!\my_processor|alu_opcode[0]~9_combout  & \my_processor|my_alu|ShiftRight0~43_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.datac(\my_processor|alu_opcode[0]~9_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~1 .lut_mask = 16'h0400;
defparam \my_processor|my_alu|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \my_regfile|d0|d3|and0 (
// Equation(s):
// \my_regfile|d0|d3|and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d0|d3|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \my_regfile|d0|d0|and1~0 (
// Equation(s):
// \my_regfile|d0|d0|and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & !\my_imem|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and1~0 .lut_mask = 16'h00F0;
defparam \my_regfile|d0|d0|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \my_regfile|d0|d2|and7 (
// Equation(s):
// \my_regfile|d0|d2|and7~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d0|d2|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
cycloneive_lcell_comb \my_processor|data_writeReg[3]~27 (
// Equation(s):
// \my_processor|data_writeReg[3]~27_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [5] & !\my_imem|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~27 .lut_mask = 16'h000F;
defparam \my_processor|data_writeReg[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
cycloneive_lcell_comb \my_processor|data_writeReg[3]~54 (
// Equation(s):
// \my_processor|data_writeReg[3]~54_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [3] & ((\my_imem|altsyncram_component|auto_generated|q_a [4]))) # (!\my_imem|altsyncram_component|auto_generated|q_a [3] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_imem|altsyncram_component|auto_generated|q_a [4]))) # (!\my_processor|data_writeReg[3]~27_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|data_writeReg[3]~27_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~54 .lut_mask = 16'hCF1F;
defparam \my_processor|data_writeReg[3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
cycloneive_lcell_comb \my_processor|data_writeReg[15]~91 (
// Equation(s):
// \my_processor|data_writeReg[15]~91_combout  = (\my_processor|data_writeReg[3]~54_combout ) # ((\my_processor|alu_opcode[2]~6_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [3] & !\my_imem|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_processor|data_writeReg[3]~54_combout ),
	.datab(\my_processor|alu_opcode[2]~6_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~91 .lut_mask = 16'hEEFE;
defparam \my_processor|data_writeReg[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
cycloneive_lcell_comb \my_processor|data_writeReg[15]~90 (
// Equation(s):
// \my_processor|data_writeReg[15]~90_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|data_writeReg[3]~54_combout  & !\my_processor|alu_opcode[2]~6_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~54_combout ),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~90 .lut_mask = 16'h0005;
defparam \my_processor|data_writeReg[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \my_processor|data_writeReg[15]~92 (
// Equation(s):
// \my_processor|data_writeReg[15]~92_combout  = (\my_processor|data_writeReg[15]~90_combout  & ((\my_processor|alu_opcode[0]~9_combout ) # (!\my_processor|data_writeReg[15]~91_combout )))

	.dataa(\my_processor|data_writeReg[15]~91_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~90_combout ),
	.datad(\my_processor|alu_opcode[0]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~92 .lut_mask = 16'hF050;
defparam \my_processor|data_writeReg[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \my_regfile|d0|d3|and3 (
// Equation(s):
// \my_regfile|d0|d3|and3~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and3 .lut_mask = 16'h2000;
defparam \my_regfile|d0|d3|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \my_regfile|d0|d4|and7 (
// Equation(s):
// \my_regfile|d0|d4|and7~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d0|and1~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d0|d4|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \my_regfile|d0|d4|and6 (
// Equation(s):
// \my_regfile|d0|d4|and6~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d0|and1~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and6 .lut_mask = 16'h2000;
defparam \my_regfile|d0|d4|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneive_lcell_comb \my_processor|data_writeReg[5]~76 (
// Equation(s):
// \my_processor|data_writeReg[5]~76_combout  = (!\my_processor|data_writeReg[3]~54_combout  & (!\my_processor|alu_opcode[2]~6_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|c2|ad4~0_combout ))))

	.dataa(\my_processor|data_writeReg[3]~54_combout ),
	.datab(\my_processor|alu_opcode[2]~6_combout ),
	.datac(\my_processor|c2|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~76 .lut_mask = 16'h0111;
defparam \my_processor|data_writeReg[5]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N22
cycloneive_lcell_comb \my_processor|data_writeReg[5]~232 (
// Equation(s):
// \my_processor|data_writeReg[5]~232_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_processor|c2|ad4~0_combout  & ((\my_processor|alu_opcode[2]~6_combout ) # (\my_processor|data_writeReg[3]~54_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|alu_opcode[2]~6_combout ) # ((\my_processor|data_writeReg[3]~54_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|alu_opcode[2]~6_combout ),
	.datac(\my_processor|c2|ad4~0_combout ),
	.datad(\my_processor|data_writeReg[3]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~232 .lut_mask = 16'h5F4C;
defparam \my_processor|data_writeReg[5]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N4
cycloneive_lcell_comb \my_processor|data_writeReg[3]~231 (
// Equation(s):
// \my_processor|data_writeReg[3]~231_combout  = (\my_processor|data_writeReg[3]~54_combout ) # (\my_processor|c2|ad4~0_combout  $ (((\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|c3|ad4~0_combout ))))

	.dataa(\my_processor|data_writeReg[3]~54_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|c3|ad4~0_combout ),
	.datad(\my_processor|c2|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~231 .lut_mask = 16'hBFEA;
defparam \my_processor|data_writeReg[3]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \my_regfile|d0|d1|and7 (
// Equation(s):
// \my_regfile|d0|d1|and7~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and7 .lut_mask = 16'h0080;
defparam \my_regfile|d0|d1|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \my_regfile|d0|d2|and0 (
// Equation(s):
// \my_regfile|d0|d2|and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d0|d2|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \my_regfile|d0|d1|and6 (
// Equation(s):
// \my_regfile|d0|d1|and6~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and6 .lut_mask = 16'h0008;
defparam \my_regfile|d0|d1|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \my_processor|my_alu|Add0~4 (
// Equation(s):
// \my_processor|my_alu|Add0~4_combout  = (\my_regfile|data_readRegA[2]~120_combout  & (\my_processor|my_alu|Add0~3  $ (GND))) # (!\my_regfile|data_readRegA[2]~120_combout  & (!\my_processor|my_alu|Add0~3  & VCC))
// \my_processor|my_alu|Add0~5  = CARRY((\my_regfile|data_readRegA[2]~120_combout  & !\my_processor|my_alu|Add0~3 ))

	.dataa(\my_regfile|data_readRegA[2]~120_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~3 ),
	.combout(\my_processor|my_alu|Add0~4_combout ),
	.cout(\my_processor|my_alu|Add0~5 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~4 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N14
cycloneive_lcell_comb \my_processor|data_writeReg[3]~52 (
// Equation(s):
// \my_processor|data_writeReg[3]~52_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_imem|altsyncram_component|auto_generated|q_a [3] & !\my_processor|alu_opcode[2]~6_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~52 .lut_mask = 16'h0044;
defparam \my_processor|data_writeReg[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector0~0 (
// Equation(s):
// \my_processor|my_alu|Selector0~0_combout  = (\my_processor|alu_opcode[2]~6_combout ) # (\my_imem|altsyncram_component|auto_generated|q_a [4] $ (!\my_imem|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~0 .lut_mask = 16'hFF99;
defparam \my_processor|my_alu|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \my_processor|data_writeReg[31]~225 (
// Equation(s):
// \my_processor|data_writeReg[31]~225_combout  = (\my_processor|alu_opcode[0]~9_combout  & ((\my_processor|my_alu|Selector0~0_combout  & (!\my_processor|alu_opcode[1]~7_combout )) # (!\my_processor|my_alu|Selector0~0_combout  & 
// ((\my_regfile|data_readRegA[31]~747_combout ))))) # (!\my_processor|alu_opcode[0]~9_combout  & (!\my_processor|my_alu|Selector0~0_combout  & (!\my_processor|alu_opcode[1]~7_combout )))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_processor|my_alu|Selector0~0_combout ),
	.datac(\my_processor|alu_opcode[1]~7_combout ),
	.datad(\my_regfile|data_readRegA[31]~747_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~225 .lut_mask = 16'h2B09;
defparam \my_processor|data_writeReg[31]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \my_regfile|d0|d4|and1 (
// Equation(s):
// \my_regfile|d0|d4|and1~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and1~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and1 .lut_mask = 16'h1000;
defparam \my_regfile|d0|d4|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \my_regfile|d0|d2|and4 (
// Equation(s):
// \my_regfile|d0|d2|and4~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and4 .lut_mask = 16'h0200;
defparam \my_regfile|d0|d2|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \my_regfile|d0|d2|and1 (
// Equation(s):
// \my_regfile|d0|d2|and1~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and1 .lut_mask = 16'h0400;
defparam \my_regfile|d0|d2|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \my_regfile|d0|d1|and0~4 (
// Equation(s):
// \my_regfile|d0|d1|and0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_imem|altsyncram_component|auto_generated|q_a [18])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and0~4 .lut_mask = 16'h0033;
defparam \my_regfile|d0|d1|and0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \my_regfile|d0|d4|and0 (
// Equation(s):
// \my_regfile|d0|d4|and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d0|and1~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d0|d4|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \my_processor|data_writeReg[24]~178 (
// Equation(s):
// \my_processor|data_writeReg[24]~178_combout  = (\my_processor|data_writeReg[5]~76_combout  & (\my_processor|data_writeReg[3]~52_combout  & \my_processor|alu_opcode[0]~9_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[5]~76_combout ),
	.datac(\my_processor|data_writeReg[3]~52_combout ),
	.datad(\my_processor|alu_opcode[0]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~178 .lut_mask = 16'hC000;
defparam \my_processor|data_writeReg[24]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \my_processor|data_writeReg[24]~176 (
// Equation(s):
// \my_processor|data_writeReg[24]~176_combout  = (!\my_processor|data_writeReg[3]~54_combout  & (\my_processor|data_writeReg[0]~26_combout  & (!\my_processor|data_writeReg[3]~52_combout  & !\my_processor|alu_opcode[2]~6_combout )))

	.dataa(\my_processor|data_writeReg[3]~54_combout ),
	.datab(\my_processor|data_writeReg[0]~26_combout ),
	.datac(\my_processor|data_writeReg[3]~52_combout ),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~176 .lut_mask = 16'h0004;
defparam \my_processor|data_writeReg[24]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \my_processor|my_alu|Add0~44 (
// Equation(s):
// \my_processor|my_alu|Add0~44_combout  = (\my_regfile|data_readRegA[22]~551_combout  & (\my_processor|my_alu|Add0~43  $ (GND))) # (!\my_regfile|data_readRegA[22]~551_combout  & (!\my_processor|my_alu|Add0~43  & VCC))
// \my_processor|my_alu|Add0~45  = CARRY((\my_regfile|data_readRegA[22]~551_combout  & !\my_processor|my_alu|Add0~43 ))

	.dataa(\my_regfile|data_readRegA[22]~551_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~43 ),
	.combout(\my_processor|my_alu|Add0~44_combout ),
	.cout(\my_processor|my_alu|Add0~45 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~44 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \my_processor|my_alu|Add0~46 (
// Equation(s):
// \my_processor|my_alu|Add0~46_combout  = (\my_regfile|data_readRegA[23]~572_combout  & (!\my_processor|my_alu|Add0~45 )) # (!\my_regfile|data_readRegA[23]~572_combout  & ((\my_processor|my_alu|Add0~45 ) # (GND)))
// \my_processor|my_alu|Add0~47  = CARRY((!\my_processor|my_alu|Add0~45 ) # (!\my_regfile|data_readRegA[23]~572_combout ))

	.dataa(\my_regfile|data_readRegA[23]~572_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~45 ),
	.combout(\my_processor|my_alu|Add0~46_combout ),
	.cout(\my_processor|my_alu|Add0~47 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~46 .lut_mask = 16'h5A5F;
defparam \my_processor|my_alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
cycloneive_lcell_comb \my_processor|data_writeReg[22]~129 (
// Equation(s):
// \my_processor|data_writeReg[22]~129_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (((!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_imem|altsyncram_component|auto_generated|q_a [10])) # 
// (!\my_processor|alu_opcode[2]~6_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [2] & (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_imem|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~129 .lut_mask = 16'h30BA;
defparam \my_processor|data_writeReg[22]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \my_processor|my_alu|Add0~50 (
// Equation(s):
// \my_processor|my_alu|Add0~50_combout  = (\my_regfile|data_readRegA[25]~615_combout  & (!\my_processor|my_alu|Add0~49 )) # (!\my_regfile|data_readRegA[25]~615_combout  & ((\my_processor|my_alu|Add0~49 ) # (GND)))
// \my_processor|my_alu|Add0~51  = CARRY((!\my_processor|my_alu|Add0~49 ) # (!\my_regfile|data_readRegA[25]~615_combout ))

	.dataa(\my_regfile|data_readRegA[25]~615_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~49 ),
	.combout(\my_processor|my_alu|Add0~50_combout ),
	.cout(\my_processor|my_alu|Add0~51 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~50 .lut_mask = 16'h5A5F;
defparam \my_processor|my_alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \my_processor|my_alu|Add0~52 (
// Equation(s):
// \my_processor|my_alu|Add0~52_combout  = (\my_regfile|data_readRegA[26]~637_combout  & (\my_processor|my_alu|Add0~51  $ (GND))) # (!\my_regfile|data_readRegA[26]~637_combout  & (!\my_processor|my_alu|Add0~51  & VCC))
// \my_processor|my_alu|Add0~53  = CARRY((\my_regfile|data_readRegA[26]~637_combout  & !\my_processor|my_alu|Add0~51 ))

	.dataa(\my_regfile|data_readRegA[26]~637_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~51 ),
	.combout(\my_processor|my_alu|Add0~52_combout ),
	.cout(\my_processor|my_alu|Add0~53 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~52 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
cycloneive_lcell_comb \my_processor|data_writeReg[3]~49 (
// Equation(s):
// \my_processor|data_writeReg[3]~49_combout  = (!\my_processor|alu_opcode[2]~6_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [2]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|alu_opcode[2]~6_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~49 .lut_mask = 16'h3100;
defparam \my_processor|data_writeReg[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~99 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~99_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~747_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~56_combout 
// )))

	.dataa(\my_regfile|data_readRegA[31]~747_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~99 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
cycloneive_lcell_comb \my_processor|data_writeReg[3]~47 (
// Equation(s):
// \my_processor|data_writeReg[3]~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (!\my_processor|alu_opcode[2]~6_combout  & \my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|alu_opcode[2]~6_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~47 .lut_mask = 16'h2200;
defparam \my_processor|data_writeReg[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \my_processor|data_writeReg[5]~62 (
// Equation(s):
// \my_processor|data_writeReg[5]~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~62 .lut_mask = 16'hDDCC;
defparam \my_processor|data_writeReg[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~95 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[19]~487_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[21]~530_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[21]~530_combout ),
	.datad(\my_regfile|data_readRegA[19]~487_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~95 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~97 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~97_combout  = (\my_processor|my_alu|ShiftLeft0~95_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftLeft0~96_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~96_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~97 .lut_mask = 16'hFF30;
defparam \my_processor|my_alu|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~107 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~107_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[23]~572_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[24]~594_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[24]~594_combout ),
	.datad(\my_regfile|data_readRegA[23]~572_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~107 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~108 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~108_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[25]~615_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[26]~637_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[25]~615_combout ),
	.datad(\my_regfile|data_readRegA[26]~637_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~108 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~109 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~109_combout  = (\my_processor|my_alu|ShiftLeft0~107_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~108_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~107_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~108_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~109 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \my_processor|data_writeReg[26]~186 (
// Equation(s):
// \my_processor|data_writeReg[26]~186_combout  = (\my_processor|data_writeReg[0]~33_combout  & ((\my_processor|data_writeReg[5]~62_combout  & (\my_processor|my_alu|ShiftLeft0~97_combout )) # (!\my_processor|data_writeReg[5]~62_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~109_combout ))))) # (!\my_processor|data_writeReg[0]~33_combout  & (!\my_processor|data_writeReg[5]~62_combout ))

	.dataa(\my_processor|data_writeReg[0]~33_combout ),
	.datab(\my_processor|data_writeReg[5]~62_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~97_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~109_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~186 .lut_mask = 16'hB391;
defparam \my_processor|data_writeReg[26]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \my_regfile|d0|d2|and2 (
// Equation(s):
// \my_regfile|d0|d2|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and2 .lut_mask = 16'h1000;
defparam \my_regfile|d0|d2|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \my_regfile|d0|d3|and5 (
// Equation(s):
// \my_regfile|d0|d3|and5~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and5 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d3|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \my_regfile|d0|d3|and6 (
// Equation(s):
// \my_regfile|d0|d3|and6~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d0|and1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and6 .lut_mask = 16'h4000;
defparam \my_regfile|d0|d3|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \my_processor|my_alu|Add0~14 (
// Equation(s):
// \my_processor|my_alu|Add0~14_combout  = (\my_regfile|data_readRegA[7]~228_combout  & (!\my_processor|my_alu|Add0~13 )) # (!\my_regfile|data_readRegA[7]~228_combout  & ((\my_processor|my_alu|Add0~13 ) # (GND)))
// \my_processor|my_alu|Add0~15  = CARRY((!\my_processor|my_alu|Add0~13 ) # (!\my_regfile|data_readRegA[7]~228_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[7]~228_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~13 ),
	.combout(\my_processor|my_alu|Add0~14_combout ),
	.cout(\my_processor|my_alu|Add0~15 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~14 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \my_processor|my_alu|Add0~16 (
// Equation(s):
// \my_processor|my_alu|Add0~16_combout  = (\my_regfile|data_readRegA[8]~249_combout  & (\my_processor|my_alu|Add0~15  $ (GND))) # (!\my_regfile|data_readRegA[8]~249_combout  & (!\my_processor|my_alu|Add0~15  & VCC))
// \my_processor|my_alu|Add0~17  = CARRY((\my_regfile|data_readRegA[8]~249_combout  & !\my_processor|my_alu|Add0~15 ))

	.dataa(\my_regfile|data_readRegA[8]~249_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~15 ),
	.combout(\my_processor|my_alu|Add0~16_combout ),
	.cout(\my_processor|my_alu|Add0~17 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~16 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \my_processor|my_alu|Add0~18 (
// Equation(s):
// \my_processor|my_alu|Add0~18_combout  = (\my_regfile|data_readRegA[9]~271_combout  & (!\my_processor|my_alu|Add0~17 )) # (!\my_regfile|data_readRegA[9]~271_combout  & ((\my_processor|my_alu|Add0~17 ) # (GND)))
// \my_processor|my_alu|Add0~19  = CARRY((!\my_processor|my_alu|Add0~17 ) # (!\my_regfile|data_readRegA[9]~271_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[9]~271_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~17 ),
	.combout(\my_processor|my_alu|Add0~18_combout ),
	.cout(\my_processor|my_alu|Add0~19 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~18 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \my_processor|my_alu|Add0~20 (
// Equation(s):
// \my_processor|my_alu|Add0~20_combout  = (\my_regfile|data_readRegA[10]~293_combout  & (\my_processor|my_alu|Add0~19  $ (GND))) # (!\my_regfile|data_readRegA[10]~293_combout  & (!\my_processor|my_alu|Add0~19  & VCC))
// \my_processor|my_alu|Add0~21  = CARRY((\my_regfile|data_readRegA[10]~293_combout  & !\my_processor|my_alu|Add0~19 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[10]~293_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~19 ),
	.combout(\my_processor|my_alu|Add0~20_combout ),
	.cout(\my_processor|my_alu|Add0~21 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~20 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
cycloneive_lcell_comb \my_processor|data_writeReg[15]~93 (
// Equation(s):
// \my_processor|data_writeReg[15]~93_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (\my_processor|alu_opcode[2]~6_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [2])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~93 .lut_mask = 16'hFFF5;
defparam \my_processor|data_writeReg[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~39 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[20]~509_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[18]~465_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[18]~465_combout ),
	.datad(\my_regfile|data_readRegA[20]~509_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~39 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~59 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~530_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[19]~487_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[19]~487_combout ),
	.datad(\my_regfile|data_readRegA[21]~530_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~59 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~60 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~59_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~39_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~39_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~60 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~61 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~58_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~60_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~58_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~61 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
cycloneive_lcell_comb \my_processor|data_writeReg[15]~94 (
// Equation(s):
// \my_processor|data_writeReg[15]~94_combout  = \my_imem|altsyncram_component|auto_generated|q_a [11] $ (((\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_processor|alu_opcode[2]~6_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~94 .lut_mask = 16'hF05A;
defparam \my_processor|data_writeReg[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~13 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [7])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~13 .lut_mask = 16'h00AA;
defparam \my_processor|my_alu|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~9 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~9_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~9 .lut_mask = 16'h0055;
defparam \my_processor|my_alu|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~28 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~28_combout  = (\my_processor|my_alu|ShiftLeft0~13_combout  & ((\my_regfile|data_readRegA[4]~164_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[6]~207_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~13_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[6]~207_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[4]~164_combout ),
	.datad(\my_regfile|data_readRegA[6]~207_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~28 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~27 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[3]~142_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[5]~185_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[3]~142_combout ),
	.datad(\my_regfile|data_readRegA[5]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~27 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~47 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~47_combout  = (\my_processor|my_alu|ShiftLeft0~13_combout  & ((\my_regfile|data_readRegA[8]~249_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[10]~293_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~13_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & (\my_regfile|data_readRegA[10]~293_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[10]~293_combout ),
	.datad(\my_regfile|data_readRegA[8]~249_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~47 .lut_mask = 16'hEAC0;
defparam \my_processor|my_alu|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~46 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[7]~228_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[9]~271_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[9]~271_combout ),
	.datad(\my_regfile|data_readRegA[7]~228_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~46 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~48 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~48_combout  = (\my_processor|my_alu|ShiftLeft0~47_combout ) # (\my_processor|my_alu|ShiftLeft0~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~47_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~48 .lut_mask = 16'hFFF0;
defparam \my_processor|my_alu|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~49 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~28_combout ) # ((\my_processor|my_alu|ShiftLeft0~27_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~48_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~28_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~27_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~49 .lut_mask = 16'hFBC8;
defparam \my_processor|my_alu|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~12 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~12_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[1]~99_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[2]~120_combout )))))

	.dataa(\my_regfile|data_readRegA[1]~99_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[2]~120_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~12 .lut_mask = 16'h0B08;
defparam \my_processor|my_alu|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~116 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~116_combout  = (\my_processor|my_alu|ShiftLeft0~12_combout ) # ((\my_regfile|data_readRegA[0]~77_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\my_regfile|data_readRegA[0]~77_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~116 .lut_mask = 16'hFF08;
defparam \my_processor|my_alu|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~50 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~116_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|ShiftLeft0~49_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftLeft0~49_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~50 .lut_mask = 16'h7430;
defparam \my_processor|my_alu|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
cycloneive_lcell_comb \my_processor|data_writeReg[15]~95 (
// Equation(s):
// \my_processor|data_writeReg[15]~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (!\my_processor|alu_opcode[2]~6_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10]) # (\my_imem|altsyncram_component|auto_generated|q_a 
// [11]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~95 .lut_mask = 16'h00A8;
defparam \my_processor|data_writeReg[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \my_processor|data_writeReg[10]~104 (
// Equation(s):
// \my_processor|data_writeReg[10]~104_combout  = (\my_processor|data_writeReg[15]~94_combout  & (((\my_processor|data_writeReg[15]~95_combout )))) # (!\my_processor|data_writeReg[15]~94_combout  & ((\my_processor|data_writeReg[15]~95_combout  & 
// ((\my_processor|my_alu|ShiftRight0~99_combout ))) # (!\my_processor|data_writeReg[15]~95_combout  & (\my_processor|my_alu|ShiftLeft0~50_combout ))))

	.dataa(\my_processor|data_writeReg[15]~94_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~50_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~99_combout ),
	.datad(\my_processor|data_writeReg[15]~95_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~104 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[10]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~48 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[16]~423_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[14]~379_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[16]~423_combout ),
	.datad(\my_regfile|data_readRegA[14]~379_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~48 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~66 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[17]~444_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[15]~401_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[15]~401_combout ),
	.datad(\my_regfile|data_readRegA[17]~444_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~66 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~67 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~66_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~48_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~48_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~67 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~50 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[12]~337_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~293_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[12]~337_combout ),
	.datad(\my_regfile|data_readRegA[10]~293_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~50 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~68 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[13]~358_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[11]~315_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[11]~315_combout ),
	.datad(\my_regfile|data_readRegA[13]~358_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~68 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~69 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~68_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~50_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~50_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~69 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~70 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~69_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~67_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~70 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \my_processor|data_writeReg[10]~105 (
// Equation(s):
// \my_processor|data_writeReg[10]~105_combout  = (\my_processor|data_writeReg[15]~93_combout  & (((\my_processor|data_writeReg[10]~104_combout )))) # (!\my_processor|data_writeReg[15]~93_combout  & ((\my_processor|data_writeReg[10]~104_combout  & 
// (\my_processor|my_alu|ShiftRight0~61_combout )) # (!\my_processor|data_writeReg[10]~104_combout  & ((\my_processor|my_alu|ShiftRight0~70_combout )))))

	.dataa(\my_processor|data_writeReg[15]~93_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~61_combout ),
	.datac(\my_processor|data_writeReg[10]~104_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~105 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[10]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \my_processor|data_writeReg[10]~106 (
// Equation(s):
// \my_processor|data_writeReg[10]~106_combout  = (\my_processor|data_writeReg[15]~90_combout  & (((!\my_processor|data_writeReg[15]~91_combout )))) # (!\my_processor|data_writeReg[15]~90_combout  & ((\my_processor|data_writeReg[15]~91_combout  & 
// (\my_processor|my_alu|Add0~20_combout )) # (!\my_processor|data_writeReg[15]~91_combout  & ((\my_processor|data_writeReg[10]~105_combout )))))

	.dataa(\my_processor|data_writeReg[15]~90_combout ),
	.datab(\my_processor|my_alu|Add0~20_combout ),
	.datac(\my_processor|data_writeReg[15]~91_combout ),
	.datad(\my_processor|data_writeReg[10]~105_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~106 .lut_mask = 16'h4F4A;
defparam \my_processor|data_writeReg[10]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \my_processor|my_alu|Add1~18 (
// Equation(s):
// \my_processor|my_alu|Add1~18_combout  = (\my_regfile|data_readRegA[9]~271_combout  & (\my_processor|my_alu|Add1~17  & VCC)) # (!\my_regfile|data_readRegA[9]~271_combout  & (!\my_processor|my_alu|Add1~17 ))
// \my_processor|my_alu|Add1~19  = CARRY((!\my_regfile|data_readRegA[9]~271_combout  & !\my_processor|my_alu|Add1~17 ))

	.dataa(\my_regfile|data_readRegA[9]~271_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~17 ),
	.combout(\my_processor|my_alu|Add1~18_combout ),
	.cout(\my_processor|my_alu|Add1~19 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~18 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \my_processor|my_alu|Add1~20 (
// Equation(s):
// \my_processor|my_alu|Add1~20_combout  = (\my_regfile|data_readRegA[10]~293_combout  & ((GND) # (!\my_processor|my_alu|Add1~19 ))) # (!\my_regfile|data_readRegA[10]~293_combout  & (\my_processor|my_alu|Add1~19  $ (GND)))
// \my_processor|my_alu|Add1~21  = CARRY((\my_regfile|data_readRegA[10]~293_combout ) # (!\my_processor|my_alu|Add1~19 ))

	.dataa(\my_regfile|data_readRegA[10]~293_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~19 ),
	.combout(\my_processor|my_alu|Add1~20_combout ),
	.cout(\my_processor|my_alu|Add1~21 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~20 .lut_mask = 16'h5AAF;
defparam \my_processor|my_alu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \my_processor|data_writeReg[10]~107 (
// Equation(s):
// \my_processor|data_writeReg[10]~107_combout  = (\my_processor|data_writeReg[15]~92_combout  & ((\my_processor|data_writeReg[10]~106_combout  & ((\my_processor|my_alu|Add1~20_combout ))) # (!\my_processor|data_writeReg[10]~106_combout  & 
// (\my_regfile|data_readRegA[10]~293_combout )))) # (!\my_processor|data_writeReg[15]~92_combout  & (((\my_processor|data_writeReg[10]~106_combout ))))

	.dataa(\my_regfile|data_readRegA[10]~293_combout ),
	.datab(\my_processor|data_writeReg[15]~92_combout ),
	.datac(\my_processor|data_writeReg[10]~106_combout ),
	.datad(\my_processor|my_alu|Add1~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~107 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[10]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \my_processor|data_writeReg[10]~235 (
// Equation(s):
// \my_processor|data_writeReg[10]~235_combout  = (\my_processor|data_writeReg[10]~107_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|c2|ad4~0_combout )))

	.dataa(\my_processor|c2|ad4~0_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|data_writeReg[10]~107_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~235 .lut_mask = 16'h5F00;
defparam \my_processor|data_writeReg[10]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N25
dffeas \my_regfile|register[22].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N3
dffeas \my_regfile|register[21].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~285 (
// Equation(s):
// \my_regfile|data_readRegA[10]~285_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[10].df|q~q  & ((\my_regfile|register[22].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~285 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[10]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N3
dffeas \my_regfile|register[19].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N10
cycloneive_lcell_comb \my_regfile|write0|and_loop[20].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[20].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[12].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[20].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[20].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[20].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N9
dffeas \my_regfile|register[20].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~284 (
// Equation(s):
// \my_regfile|data_readRegA[10]~284_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[10].df|q~q  & ((\my_regfile|register[19].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~284 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[10]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \my_regfile|register[23].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N13
dffeas \my_regfile|register[24].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
cycloneive_lcell_comb \my_regfile|d0|d3|and7 (
// Equation(s):
// \my_regfile|d0|d3|and7~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d0|d3|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~286 (
// Equation(s):
// \my_regfile|data_readRegA[10]~286_combout  = (\my_regfile|register[23].df|dffe_array[10].df|q~q  & (((\my_regfile|register[24].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~286 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[10]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \my_regfile|d0|d3|and2 (
// Equation(s):
// \my_regfile|d0|d3|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and2 .lut_mask = 16'h1000;
defparam \my_regfile|d0|d3|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N29
dffeas \my_regfile|register[18].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N7
dffeas \my_regfile|register[17].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~283 (
// Equation(s):
// \my_regfile|data_readRegA[10]~283_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[10].df|q~q  & ((\my_regfile|register[18].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~283 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[10]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~287 (
// Equation(s):
// \my_regfile|data_readRegA[10]~287_combout  = (\my_regfile|data_readRegA[10]~285_combout  & (\my_regfile|data_readRegA[10]~284_combout  & (\my_regfile|data_readRegA[10]~286_combout  & \my_regfile|data_readRegA[10]~283_combout )))

	.dataa(\my_regfile|data_readRegA[10]~285_combout ),
	.datab(\my_regfile|data_readRegA[10]~284_combout ),
	.datac(\my_regfile|data_readRegA[10]~286_combout ),
	.datad(\my_regfile|data_readRegA[10]~283_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~287 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N23
dffeas \my_regfile|register[11].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N9
dffeas \my_regfile|register[12].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \my_regfile|d0|d2|and3 (
// Equation(s):
// \my_regfile|d0|d2|and3~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and3 .lut_mask = 16'h4000;
defparam \my_regfile|d0|d2|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~279 (
// Equation(s):
// \my_regfile|data_readRegA[10]~279_combout  = (\my_regfile|register[11].df|dffe_array[10].df|q~q  & (((\my_regfile|register[12].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~279 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[10]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N27
dffeas \my_regfile|register[15].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N5
dffeas \my_regfile|register[16].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~281 (
// Equation(s):
// \my_regfile|data_readRegA[10]~281_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[10].df|q~q  & ((\my_regfile|register[16].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~281 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[10]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \my_regfile|d0|d2|and5 (
// Equation(s):
// \my_regfile|d0|d2|and5~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and5 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d2|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N15
dffeas \my_regfile|register[13].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N21
dffeas \my_regfile|register[14].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \my_regfile|d0|d2|and6 (
// Equation(s):
// \my_regfile|d0|d2|and6~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and6 .lut_mask = 16'h2000;
defparam \my_regfile|d0|d2|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~280 (
// Equation(s):
// \my_regfile|data_readRegA[10]~280_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[10].df|q~q  & ((\my_regfile|register[14].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~280 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[10]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N11
dffeas \my_regfile|register[9].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N1
dffeas \my_regfile|register[10].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~278 (
// Equation(s):
// \my_regfile|data_readRegA[10]~278_combout  = (\my_regfile|register[9].df|dffe_array[10].df|q~q  & (((\my_regfile|register[10].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~278 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[10]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~282 (
// Equation(s):
// \my_regfile|data_readRegA[10]~282_combout  = (\my_regfile|data_readRegA[10]~279_combout  & (\my_regfile|data_readRegA[10]~281_combout  & (\my_regfile|data_readRegA[10]~280_combout  & \my_regfile|data_readRegA[10]~278_combout )))

	.dataa(\my_regfile|data_readRegA[10]~279_combout ),
	.datab(\my_regfile|data_readRegA[10]~281_combout ),
	.datac(\my_regfile|data_readRegA[10]~280_combout ),
	.datad(\my_regfile|data_readRegA[10]~278_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~282 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N31
dffeas \my_regfile|register[30].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N21
dffeas \my_regfile|register[31].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~291 (
// Equation(s):
// \my_regfile|data_readRegA[10]~291_combout  = (\my_regfile|register[30].df|dffe_array[10].df|q~q  & (((\my_regfile|register[31].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~291 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[10]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N31
dffeas \my_regfile|register[25].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \my_regfile|d0|d4|and2 (
// Equation(s):
// \my_regfile|d0|d4|and2~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and1~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and2 .lut_mask = 16'h0200;
defparam \my_regfile|d0|d4|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N9
dffeas \my_regfile|register[26].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~288 (
// Equation(s):
// \my_regfile|data_readRegA[10]~288_combout  = (\my_regfile|register[25].df|dffe_array[10].df|q~q  & (((\my_regfile|register[26].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~288 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[10]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \my_regfile|d0|d4|and3 (
// Equation(s):
// \my_regfile|d0|d4|and3~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d0|and1~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and3 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d4|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \my_regfile|register[27].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N3
dffeas \my_regfile|register[28].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \my_regfile|d0|d4|and4 (
// Equation(s):
// \my_regfile|d0|d4|and4~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d0|and1~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and4 .lut_mask = 16'h1000;
defparam \my_regfile|d0|d4|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~289 (
// Equation(s):
// \my_regfile|data_readRegA[10]~289_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[10].df|q~q  & ((\my_regfile|register[28].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~289 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[10]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \my_regfile|d0|d1|and1~0 (
// Equation(s):
// \my_regfile|d0|d1|and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_imem|altsyncram_component|auto_generated|q_a [18])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and1~0 .lut_mask = 16'h00AA;
defparam \my_regfile|d0|d1|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N1
dffeas \my_regfile|register[29].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~290 (
// Equation(s):
// \my_regfile|data_readRegA[10]~290_combout  = (((\my_regfile|register[29].df|dffe_array[10].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_regfile|d0|d0|and1~2_combout )

	.dataa(\my_regfile|d0|d0|and1~2_combout ),
	.datab(\my_regfile|d0|d1|and1~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[10].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~290 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[10]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~292 (
// Equation(s):
// \my_regfile|data_readRegA[10]~292_combout  = (\my_regfile|data_readRegA[10]~291_combout  & (\my_regfile|data_readRegA[10]~288_combout  & (\my_regfile|data_readRegA[10]~289_combout  & \my_regfile|data_readRegA[10]~290_combout )))

	.dataa(\my_regfile|data_readRegA[10]~291_combout ),
	.datab(\my_regfile|data_readRegA[10]~288_combout ),
	.datac(\my_regfile|data_readRegA[10]~289_combout ),
	.datad(\my_regfile|data_readRegA[10]~290_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~292 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N13
dffeas \my_regfile|register[5].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \my_regfile|d0|d1|and5 (
// Equation(s):
// \my_regfile|d0|d1|and5~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and5 .lut_mask = 16'h0020;
defparam \my_regfile|d0|d1|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~235_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~235_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[10].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[6].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N23
dffeas \my_regfile|register[6].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~275 (
// Equation(s):
// \my_regfile|data_readRegA[10]~275_combout  = (\my_regfile|register[5].df|dffe_array[10].df|q~q  & (((\my_regfile|register[6].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|d0|d1|and6~combout ),
	.datad(\my_regfile|register[6].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~275 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[10]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N27
dffeas \my_regfile|register[3].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \my_regfile|d0|d1|and3 (
// Equation(s):
// \my_regfile|d0|d1|and3~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and3 .lut_mask = 16'h0040;
defparam \my_regfile|d0|d1|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N9
dffeas \my_regfile|register[4].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~273 (
// Equation(s):
// \my_regfile|data_readRegA[10]~273_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~273 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[10]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \my_regfile|d0|d1|and0 (
// Equation(s):
// \my_regfile|d0|d1|and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and0 .lut_mask = 16'h0001;
defparam \my_regfile|d0|d1|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~274 (
// Equation(s):
// \my_regfile|data_readRegA[10]~274_combout  = (\my_regfile|data_readRegA[10]~273_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|data_readRegA[10]~273_combout ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~274 .lut_mask = 16'h00B0;
defparam \my_regfile|data_readRegA[10]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \my_regfile|d0|d1|and1 (
// Equation(s):
// \my_regfile|d0|d1|and1~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and1 .lut_mask = 16'h0010;
defparam \my_regfile|d0|d1|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \my_regfile|d0|d1|and2 (
// Equation(s):
// \my_regfile|d0|d1|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and2 .lut_mask = 16'h0004;
defparam \my_regfile|d0|d1|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N25
dffeas \my_regfile|register[2].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N3
dffeas \my_regfile|register[1].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~272 (
// Equation(s):
// \my_regfile|data_readRegA[10]~272_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[10].df|q~q  & ((\my_regfile|register[2].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d1|and2~combout )))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~272 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[10]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N11
dffeas \my_regfile|register[7].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N5
dffeas \my_regfile|register[8].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~276 (
// Equation(s):
// \my_regfile|data_readRegA[10]~276_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[10].df|q~q  & ((\my_regfile|register[7].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~276 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[10]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~277 (
// Equation(s):
// \my_regfile|data_readRegA[10]~277_combout  = (\my_regfile|data_readRegA[10]~275_combout  & (\my_regfile|data_readRegA[10]~274_combout  & (\my_regfile|data_readRegA[10]~272_combout  & \my_regfile|data_readRegA[10]~276_combout )))

	.dataa(\my_regfile|data_readRegA[10]~275_combout ),
	.datab(\my_regfile|data_readRegA[10]~274_combout ),
	.datac(\my_regfile|data_readRegA[10]~272_combout ),
	.datad(\my_regfile|data_readRegA[10]~276_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~277 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~293 (
// Equation(s):
// \my_regfile|data_readRegA[10]~293_combout  = (\my_regfile|data_readRegA[10]~287_combout  & (\my_regfile|data_readRegA[10]~282_combout  & (\my_regfile|data_readRegA[10]~292_combout  & \my_regfile|data_readRegA[10]~277_combout )))

	.dataa(\my_regfile|data_readRegA[10]~287_combout ),
	.datab(\my_regfile|data_readRegA[10]~282_combout ),
	.datac(\my_regfile|data_readRegA[10]~292_combout ),
	.datad(\my_regfile|data_readRegA[10]~277_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~293 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \my_processor|my_alu|Add1~22 (
// Equation(s):
// \my_processor|my_alu|Add1~22_combout  = (\my_regfile|data_readRegA[11]~315_combout  & (\my_processor|my_alu|Add1~21  & VCC)) # (!\my_regfile|data_readRegA[11]~315_combout  & (!\my_processor|my_alu|Add1~21 ))
// \my_processor|my_alu|Add1~23  = CARRY((!\my_regfile|data_readRegA[11]~315_combout  & !\my_processor|my_alu|Add1~21 ))

	.dataa(\my_regfile|data_readRegA[11]~315_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~21 ),
	.combout(\my_processor|my_alu|Add1~22_combout ),
	.cout(\my_processor|my_alu|Add1~23 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~22 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~21 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[18]~465_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[16]~423_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[18]~465_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[16]~423_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~21 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~79 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~66_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~21_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~79 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~26 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[14]~379_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[12]~337_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[14]~379_combout ),
	.datad(\my_regfile|data_readRegA[12]~337_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~26 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~80 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~26_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~68_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~26_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~80 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~81 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~79_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~80_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~79_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~81 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \my_processor|my_alu|Add0~54 (
// Equation(s):
// \my_processor|my_alu|Add0~54_combout  = (\my_regfile|data_readRegA[27]~659_combout  & (!\my_processor|my_alu|Add0~53 )) # (!\my_regfile|data_readRegA[27]~659_combout  & ((\my_processor|my_alu|Add0~53 ) # (GND)))
// \my_processor|my_alu|Add0~55  = CARRY((!\my_processor|my_alu|Add0~53 ) # (!\my_regfile|data_readRegA[27]~659_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[27]~659_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~53 ),
	.combout(\my_processor|my_alu|Add0~54_combout ),
	.cout(\my_processor|my_alu|Add0~55 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~54 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~15 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~15_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[2]~120_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[3]~142_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[3]~142_combout ),
	.datad(\my_regfile|data_readRegA[2]~120_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~15 .lut_mask = 16'h5410;
defparam \my_processor|my_alu|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~31 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~31_combout  = (\my_processor|my_alu|ShiftLeft0~15_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~11_combout ))

	.dataa(\my_processor|my_alu|ShiftLeft0~15_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~31 .lut_mask = 16'hFAAA;
defparam \my_processor|my_alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~51 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[8]~249_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~293_combout )))))

	.dataa(\my_regfile|data_readRegA[8]~249_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[10]~293_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~51 .lut_mask = 16'h8C80;
defparam \my_processor|my_alu|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~52 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~52_combout  = (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[11]~315_combout ) # ((\my_processor|my_alu|ShiftLeft0~13_combout  & \my_regfile|data_readRegA[9]~271_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~9_combout  & (\my_processor|my_alu|ShiftLeft0~13_combout  & ((\my_regfile|data_readRegA[9]~271_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datac(\my_regfile|data_readRegA[11]~315_combout ),
	.datad(\my_regfile|data_readRegA[9]~271_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~52 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~33 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_regfile|data_readRegA[5]~185_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[5]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~33 .lut_mask = 16'h0A00;
defparam \my_processor|my_alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~32 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[4]~164_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[6]~207_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[6]~207_combout ),
	.datad(\my_regfile|data_readRegA[4]~164_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~32 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~34 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~34_combout  = (\my_processor|my_alu|ShiftLeft0~33_combout ) # ((\my_processor|my_alu|ShiftLeft0~32_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[7]~228_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datab(\my_regfile|data_readRegA[7]~228_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~33_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~34 .lut_mask = 16'hFFF8;
defparam \my_processor|my_alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~53 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~34_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftLeft0~51_combout ) # ((\my_processor|my_alu|ShiftLeft0~52_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~51_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~52_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~53 .lut_mask = 16'hFE0E;
defparam \my_processor|my_alu|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~54 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~31_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|ShiftLeft0~53_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftLeft0~31_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~54 .lut_mask = 16'h7340;
defparam \my_processor|my_alu|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~110 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~110_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[24]~594_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[25]~615_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[24]~594_combout ),
	.datac(\my_regfile|data_readRegA[25]~615_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~110 .lut_mask = 16'hD800;
defparam \my_processor|my_alu|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~111 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~111_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[26]~637_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~659_combout ))

	.dataa(\my_regfile|data_readRegA[27]~659_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[26]~637_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~111 .lut_mask = 16'hFA0A;
defparam \my_processor|my_alu|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~112 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~112_combout  = (\my_processor|my_alu|ShiftLeft0~110_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~111_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|ShiftLeft0~110_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~112 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~69 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~69_combout  = (\my_regfile|data_readRegA[15]~401_combout  & ((\my_processor|my_alu|ShiftLeft0~9_combout ) # ((\my_processor|my_alu|ShiftLeft0~13_combout  & \my_regfile|data_readRegA[13]~358_combout )))) # 
// (!\my_regfile|data_readRegA[15]~401_combout  & (((\my_processor|my_alu|ShiftLeft0~13_combout  & \my_regfile|data_readRegA[13]~358_combout ))))

	.dataa(\my_regfile|data_readRegA[15]~401_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datad(\my_regfile|data_readRegA[13]~358_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~69 .lut_mask = 16'hF888;
defparam \my_processor|my_alu|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~68 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[12]~337_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[14]~379_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[12]~337_combout ),
	.datad(\my_regfile|data_readRegA[14]~379_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~68 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~83 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[16]~423_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[18]~465_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[18]~465_combout ),
	.datad(\my_regfile|data_readRegA[16]~423_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~83 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~86 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~86_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[17]~444_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[19]~487_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[17]~444_combout ),
	.datad(\my_regfile|data_readRegA[19]~487_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~86 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~87 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~87_combout  = (\my_processor|my_alu|ShiftLeft0~86_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftLeft0~83_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~83_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~87 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~119 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~119_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~69_combout ) # ((\my_processor|my_alu|ShiftLeft0~68_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~87_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~69_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~68_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~119 .lut_mask = 16'hFDA8;
defparam \my_processor|my_alu|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \my_processor|data_writeReg[27]~192 (
// Equation(s):
// \my_processor|data_writeReg[27]~192_combout  = (\my_processor|data_writeReg[5]~62_combout  & (\my_processor|data_writeReg[0]~33_combout )) # (!\my_processor|data_writeReg[5]~62_combout  & ((\my_processor|data_writeReg[0]~33_combout  & 
// (\my_processor|my_alu|ShiftLeft0~112_combout )) # (!\my_processor|data_writeReg[0]~33_combout  & ((\my_processor|my_alu|ShiftLeft0~119_combout )))))

	.dataa(\my_processor|data_writeReg[5]~62_combout ),
	.datab(\my_processor|data_writeReg[0]~33_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~112_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~119_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~192 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[27]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \my_processor|data_writeReg[27]~193 (
// Equation(s):
// \my_processor|data_writeReg[27]~193_combout  = (\my_processor|data_writeReg[5]~62_combout  & ((\my_processor|data_writeReg[27]~192_combout  & ((\my_processor|my_alu|ShiftLeft0~100_combout ))) # (!\my_processor|data_writeReg[27]~192_combout  & 
// (\my_processor|my_alu|ShiftLeft0~54_combout )))) # (!\my_processor|data_writeReg[5]~62_combout  & (((\my_processor|data_writeReg[27]~192_combout ))))

	.dataa(\my_processor|data_writeReg[5]~62_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~54_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~100_combout ),
	.datad(\my_processor|data_writeReg[27]~192_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~193 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[27]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \my_processor|my_alu|Add1~30 (
// Equation(s):
// \my_processor|my_alu|Add1~30_combout  = (\my_regfile|data_readRegA[15]~401_combout  & (\my_processor|my_alu|Add1~29  & VCC)) # (!\my_regfile|data_readRegA[15]~401_combout  & (!\my_processor|my_alu|Add1~29 ))
// \my_processor|my_alu|Add1~31  = CARRY((!\my_regfile|data_readRegA[15]~401_combout  & !\my_processor|my_alu|Add1~29 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[15]~401_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~29 ),
	.combout(\my_processor|my_alu|Add1~30_combout ),
	.cout(\my_processor|my_alu|Add1~31 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~30 .lut_mask = 16'hC303;
defparam \my_processor|my_alu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \my_processor|my_alu|Add1~32 (
// Equation(s):
// \my_processor|my_alu|Add1~32_combout  = (\my_regfile|data_readRegA[16]~423_combout  & ((GND) # (!\my_processor|my_alu|Add1~31 ))) # (!\my_regfile|data_readRegA[16]~423_combout  & (\my_processor|my_alu|Add1~31  $ (GND)))
// \my_processor|my_alu|Add1~33  = CARRY((\my_regfile|data_readRegA[16]~423_combout ) # (!\my_processor|my_alu|Add1~31 ))

	.dataa(\my_regfile|data_readRegA[16]~423_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~31 ),
	.combout(\my_processor|my_alu|Add1~32_combout ),
	.cout(\my_processor|my_alu|Add1~33 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~32 .lut_mask = 16'h5AAF;
defparam \my_processor|my_alu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \my_processor|my_alu|Add1~34 (
// Equation(s):
// \my_processor|my_alu|Add1~34_combout  = (\my_regfile|data_readRegA[17]~444_combout  & (\my_processor|my_alu|Add1~33  & VCC)) # (!\my_regfile|data_readRegA[17]~444_combout  & (!\my_processor|my_alu|Add1~33 ))
// \my_processor|my_alu|Add1~35  = CARRY((!\my_regfile|data_readRegA[17]~444_combout  & !\my_processor|my_alu|Add1~33 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[17]~444_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~33 ),
	.combout(\my_processor|my_alu|Add1~34_combout ),
	.cout(\my_processor|my_alu|Add1~35 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~34 .lut_mask = 16'hC303;
defparam \my_processor|my_alu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \my_processor|my_alu|Add1~36 (
// Equation(s):
// \my_processor|my_alu|Add1~36_combout  = (\my_regfile|data_readRegA[18]~465_combout  & ((GND) # (!\my_processor|my_alu|Add1~35 ))) # (!\my_regfile|data_readRegA[18]~465_combout  & (\my_processor|my_alu|Add1~35  $ (GND)))
// \my_processor|my_alu|Add1~37  = CARRY((\my_regfile|data_readRegA[18]~465_combout ) # (!\my_processor|my_alu|Add1~35 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[18]~465_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~35 ),
	.combout(\my_processor|my_alu|Add1~36_combout ),
	.cout(\my_processor|my_alu|Add1~37 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~36 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \my_processor|my_alu|Add1~38 (
// Equation(s):
// \my_processor|my_alu|Add1~38_combout  = (\my_regfile|data_readRegA[19]~487_combout  & (\my_processor|my_alu|Add1~37  & VCC)) # (!\my_regfile|data_readRegA[19]~487_combout  & (!\my_processor|my_alu|Add1~37 ))
// \my_processor|my_alu|Add1~39  = CARRY((!\my_regfile|data_readRegA[19]~487_combout  & !\my_processor|my_alu|Add1~37 ))

	.dataa(\my_regfile|data_readRegA[19]~487_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~37 ),
	.combout(\my_processor|my_alu|Add1~38_combout ),
	.cout(\my_processor|my_alu|Add1~39 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~38 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \my_processor|my_alu|Add1~40 (
// Equation(s):
// \my_processor|my_alu|Add1~40_combout  = (\my_regfile|data_readRegA[20]~509_combout  & ((GND) # (!\my_processor|my_alu|Add1~39 ))) # (!\my_regfile|data_readRegA[20]~509_combout  & (\my_processor|my_alu|Add1~39  $ (GND)))
// \my_processor|my_alu|Add1~41  = CARRY((\my_regfile|data_readRegA[20]~509_combout ) # (!\my_processor|my_alu|Add1~39 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[20]~509_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~39 ),
	.combout(\my_processor|my_alu|Add1~40_combout ),
	.cout(\my_processor|my_alu|Add1~41 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~40 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \my_processor|my_alu|Add1~42 (
// Equation(s):
// \my_processor|my_alu|Add1~42_combout  = (\my_regfile|data_readRegA[21]~530_combout  & (\my_processor|my_alu|Add1~41  & VCC)) # (!\my_regfile|data_readRegA[21]~530_combout  & (!\my_processor|my_alu|Add1~41 ))
// \my_processor|my_alu|Add1~43  = CARRY((!\my_regfile|data_readRegA[21]~530_combout  & !\my_processor|my_alu|Add1~41 ))

	.dataa(\my_regfile|data_readRegA[21]~530_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~41 ),
	.combout(\my_processor|my_alu|Add1~42_combout ),
	.cout(\my_processor|my_alu|Add1~43 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~42 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \my_processor|my_alu|Add1~44 (
// Equation(s):
// \my_processor|my_alu|Add1~44_combout  = (\my_regfile|data_readRegA[22]~551_combout  & ((GND) # (!\my_processor|my_alu|Add1~43 ))) # (!\my_regfile|data_readRegA[22]~551_combout  & (\my_processor|my_alu|Add1~43  $ (GND)))
// \my_processor|my_alu|Add1~45  = CARRY((\my_regfile|data_readRegA[22]~551_combout ) # (!\my_processor|my_alu|Add1~43 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[22]~551_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~43 ),
	.combout(\my_processor|my_alu|Add1~44_combout ),
	.cout(\my_processor|my_alu|Add1~45 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~44 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \my_processor|my_alu|Add1~46 (
// Equation(s):
// \my_processor|my_alu|Add1~46_combout  = (\my_regfile|data_readRegA[23]~572_combout  & (\my_processor|my_alu|Add1~45  & VCC)) # (!\my_regfile|data_readRegA[23]~572_combout  & (!\my_processor|my_alu|Add1~45 ))
// \my_processor|my_alu|Add1~47  = CARRY((!\my_regfile|data_readRegA[23]~572_combout  & !\my_processor|my_alu|Add1~45 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[23]~572_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~45 ),
	.combout(\my_processor|my_alu|Add1~46_combout ),
	.cout(\my_processor|my_alu|Add1~47 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~46 .lut_mask = 16'hC303;
defparam \my_processor|my_alu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \my_processor|my_alu|Add1~48 (
// Equation(s):
// \my_processor|my_alu|Add1~48_combout  = (\my_regfile|data_readRegA[24]~594_combout  & ((GND) # (!\my_processor|my_alu|Add1~47 ))) # (!\my_regfile|data_readRegA[24]~594_combout  & (\my_processor|my_alu|Add1~47  $ (GND)))
// \my_processor|my_alu|Add1~49  = CARRY((\my_regfile|data_readRegA[24]~594_combout ) # (!\my_processor|my_alu|Add1~47 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[24]~594_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~47 ),
	.combout(\my_processor|my_alu|Add1~48_combout ),
	.cout(\my_processor|my_alu|Add1~49 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~48 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \my_processor|my_alu|Add1~50 (
// Equation(s):
// \my_processor|my_alu|Add1~50_combout  = (\my_regfile|data_readRegA[25]~615_combout  & (\my_processor|my_alu|Add1~49  & VCC)) # (!\my_regfile|data_readRegA[25]~615_combout  & (!\my_processor|my_alu|Add1~49 ))
// \my_processor|my_alu|Add1~51  = CARRY((!\my_regfile|data_readRegA[25]~615_combout  & !\my_processor|my_alu|Add1~49 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[25]~615_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~49 ),
	.combout(\my_processor|my_alu|Add1~50_combout ),
	.cout(\my_processor|my_alu|Add1~51 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~50 .lut_mask = 16'hC303;
defparam \my_processor|my_alu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \my_processor|my_alu|Add1~52 (
// Equation(s):
// \my_processor|my_alu|Add1~52_combout  = (\my_regfile|data_readRegA[26]~637_combout  & ((GND) # (!\my_processor|my_alu|Add1~51 ))) # (!\my_regfile|data_readRegA[26]~637_combout  & (\my_processor|my_alu|Add1~51  $ (GND)))
// \my_processor|my_alu|Add1~53  = CARRY((\my_regfile|data_readRegA[26]~637_combout ) # (!\my_processor|my_alu|Add1~51 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[26]~637_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~51 ),
	.combout(\my_processor|my_alu|Add1~52_combout ),
	.cout(\my_processor|my_alu|Add1~53 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~52 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \my_processor|my_alu|Add1~54 (
// Equation(s):
// \my_processor|my_alu|Add1~54_combout  = (\my_regfile|data_readRegA[27]~659_combout  & (\my_processor|my_alu|Add1~53  & VCC)) # (!\my_regfile|data_readRegA[27]~659_combout  & (!\my_processor|my_alu|Add1~53 ))
// \my_processor|my_alu|Add1~55  = CARRY((!\my_regfile|data_readRegA[27]~659_combout  & !\my_processor|my_alu|Add1~53 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[27]~659_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~53 ),
	.combout(\my_processor|my_alu|Add1~54_combout ),
	.cout(\my_processor|my_alu|Add1~55 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~54 .lut_mask = 16'hC303;
defparam \my_processor|my_alu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \my_processor|data_writeReg[27]~194 (
// Equation(s):
// \my_processor|data_writeReg[27]~194_combout  = (\my_processor|data_writeReg[3]~47_combout  & ((\my_processor|data_writeReg[3]~49_combout  & (\my_regfile|data_readRegA[31]~747_combout )) # (!\my_processor|data_writeReg[3]~49_combout  & 
// ((\my_processor|my_alu|ShiftRight0~105_combout ))))) # (!\my_processor|data_writeReg[3]~47_combout  & (((\my_processor|data_writeReg[3]~49_combout ))))

	.dataa(\my_processor|data_writeReg[3]~47_combout ),
	.datab(\my_regfile|data_readRegA[31]~747_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~105_combout ),
	.datad(\my_processor|data_writeReg[3]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~194 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[27]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \my_processor|data_writeReg[27]~195 (
// Equation(s):
// \my_processor|data_writeReg[27]~195_combout  = (\my_processor|data_writeReg[3]~47_combout  & (((\my_processor|data_writeReg[27]~194_combout )))) # (!\my_processor|data_writeReg[3]~47_combout  & ((\my_processor|data_writeReg[27]~194_combout  & 
// (\my_processor|data_writeReg[27]~193_combout )) # (!\my_processor|data_writeReg[27]~194_combout  & ((\my_processor|my_alu|Add1~54_combout )))))

	.dataa(\my_processor|data_writeReg[3]~47_combout ),
	.datab(\my_processor|data_writeReg[27]~193_combout ),
	.datac(\my_processor|my_alu|Add1~54_combout ),
	.datad(\my_processor|data_writeReg[27]~194_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~195 .lut_mask = 16'hEE50;
defparam \my_processor|data_writeReg[27]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \my_processor|data_writeReg[27]~196 (
// Equation(s):
// \my_processor|data_writeReg[27]~196_combout  = (\my_processor|data_writeReg[24]~176_combout  & ((\my_processor|data_writeReg[27]~195_combout ) # ((\my_processor|data_writeReg[5]~232_combout  & \my_processor|my_alu|Add0~54_combout )))) # 
// (!\my_processor|data_writeReg[24]~176_combout  & (\my_processor|data_writeReg[5]~232_combout  & (\my_processor|my_alu|Add0~54_combout )))

	.dataa(\my_processor|data_writeReg[24]~176_combout ),
	.datab(\my_processor|data_writeReg[5]~232_combout ),
	.datac(\my_processor|my_alu|Add0~54_combout ),
	.datad(\my_processor|data_writeReg[27]~195_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~196 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[27]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \my_processor|data_writeReg[27]~197 (
// Equation(s):
// \my_processor|data_writeReg[27]~197_combout  = (\my_processor|data_writeReg[27]~196_combout ) # ((\my_processor|data_writeReg[24]~178_combout  & \my_regfile|data_readRegA[27]~659_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[24]~178_combout ),
	.datac(\my_regfile|data_readRegA[27]~659_combout ),
	.datad(\my_processor|data_writeReg[27]~196_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~197 .lut_mask = 16'hFFC0;
defparam \my_processor|data_writeReg[27]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N13
dffeas \my_regfile|register[11].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N19
dffeas \my_regfile|register[12].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~645 (
// Equation(s):
// \my_regfile|data_readRegA[27]~645_combout  = (\my_regfile|register[11].df|dffe_array[27].df|q~q  & (((\my_regfile|register[12].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~645 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[27]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N5
dffeas \my_regfile|register[9].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N19
dffeas \my_regfile|register[10].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~644 (
// Equation(s):
// \my_regfile|data_readRegA[27]~644_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[27].df|q~q  & ((\my_regfile|register[9].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d2|and1~combout )))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~644 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N21
dffeas \my_regfile|register[14].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N7
dffeas \my_regfile|register[13].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~646 (
// Equation(s):
// \my_regfile|data_readRegA[27]~646_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[27].df|q~q  & ((\my_regfile|register[14].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d2|and6~combout )))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~646 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N29
dffeas \my_regfile|register[16].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N11
dffeas \my_regfile|register[15].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~647 (
// Equation(s):
// \my_regfile|data_readRegA[27]~647_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[27].df|q~q  & ((\my_regfile|register[15].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~647 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[27]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~648 (
// Equation(s):
// \my_regfile|data_readRegA[27]~648_combout  = (\my_regfile|data_readRegA[27]~645_combout  & (\my_regfile|data_readRegA[27]~644_combout  & (\my_regfile|data_readRegA[27]~646_combout  & \my_regfile|data_readRegA[27]~647_combout )))

	.dataa(\my_regfile|data_readRegA[27]~645_combout ),
	.datab(\my_regfile|data_readRegA[27]~644_combout ),
	.datac(\my_regfile|data_readRegA[27]~646_combout ),
	.datad(\my_regfile|data_readRegA[27]~647_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~648 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N21
dffeas \my_regfile|register[27].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N11
dffeas \my_regfile|register[28].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~655 (
// Equation(s):
// \my_regfile|data_readRegA[27]~655_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[27].df|q~q  & ((\my_regfile|register[28].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~655 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[27]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N21
dffeas \my_regfile|register[25].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N3
dffeas \my_regfile|register[26].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~654 (
// Equation(s):
// \my_regfile|data_readRegA[27]~654_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[27].df|q~q  & ((\my_regfile|register[26].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~654 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[27]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \my_regfile|d0|d2|and5~0 (
// Equation(s):
// \my_regfile|d0|d2|and5~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_imem|altsyncram_component|auto_generated|q_a [17]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and5~0 .lut_mask = 16'h4400;
defparam \my_regfile|d0|d2|and5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N19
dffeas \my_regfile|register[29].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~656 (
// Equation(s):
// \my_regfile|data_readRegA[27]~656_combout  = (((\my_regfile|register[29].df|dffe_array[27].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[27].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~656 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[27]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \my_regfile|register[31].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N21
dffeas \my_regfile|register[30].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~657 (
// Equation(s):
// \my_regfile|data_readRegA[27]~657_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[27].df|q~q  & ((\my_regfile|register[31].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~657 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~658 (
// Equation(s):
// \my_regfile|data_readRegA[27]~658_combout  = (\my_regfile|data_readRegA[27]~655_combout  & (\my_regfile|data_readRegA[27]~654_combout  & (\my_regfile|data_readRegA[27]~656_combout  & \my_regfile|data_readRegA[27]~657_combout )))

	.dataa(\my_regfile|data_readRegA[27]~655_combout ),
	.datab(\my_regfile|data_readRegA[27]~654_combout ),
	.datac(\my_regfile|data_readRegA[27]~656_combout ),
	.datad(\my_regfile|data_readRegA[27]~657_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~658 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N25
dffeas \my_regfile|register[18].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N11
dffeas \my_regfile|register[17].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~649 (
// Equation(s):
// \my_regfile|data_readRegA[27]~649_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[27].df|q~q  & ((\my_regfile|register[17].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~649 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[27]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N1
dffeas \my_regfile|register[24].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N11
dffeas \my_regfile|register[23].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~652 (
// Equation(s):
// \my_regfile|data_readRegA[27]~652_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[27].df|q~q  & ((\my_regfile|register[23].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d3|and7~combout )))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~652 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[27]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N19
dffeas \my_regfile|register[19].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N13
dffeas \my_regfile|register[20].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~650 (
// Equation(s):
// \my_regfile|data_readRegA[27]~650_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[27].df|q~q  & ((\my_regfile|register[20].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~650 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[27]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N5
dffeas \my_regfile|register[22].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N3
dffeas \my_regfile|register[21].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~651 (
// Equation(s):
// \my_regfile|data_readRegA[27]~651_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[27].df|q~q  & ((\my_regfile|register[21].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~651 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[27]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~653 (
// Equation(s):
// \my_regfile|data_readRegA[27]~653_combout  = (\my_regfile|data_readRegA[27]~649_combout  & (\my_regfile|data_readRegA[27]~652_combout  & (\my_regfile|data_readRegA[27]~650_combout  & \my_regfile|data_readRegA[27]~651_combout )))

	.dataa(\my_regfile|data_readRegA[27]~649_combout ),
	.datab(\my_regfile|data_readRegA[27]~652_combout ),
	.datac(\my_regfile|data_readRegA[27]~650_combout ),
	.datad(\my_regfile|data_readRegA[27]~651_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~653 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N29
dffeas \my_regfile|register[8].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N19
dffeas \my_regfile|register[7].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~642 (
// Equation(s):
// \my_regfile|data_readRegA[27]~642_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[27].df|q~q  & ((\my_regfile|register[7].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~642 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[27]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N23
dffeas \my_regfile|register[1].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~197_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[27].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[2].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N21
dffeas \my_regfile|register[2].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~638 (
// Equation(s):
// \my_regfile|data_readRegA[27]~638_combout  = (\my_regfile|register[1].df|dffe_array[27].df|q~q  & (((\my_regfile|register[2].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|d0|d1|and1~combout ),
	.datad(\my_regfile|register[2].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~638 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[27]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N27
dffeas \my_regfile|register[5].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N25
dffeas \my_regfile|register[6].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~641 (
// Equation(s):
// \my_regfile|data_readRegA[27]~641_combout  = (\my_regfile|register[5].df|dffe_array[27].df|q~q  & (((\my_regfile|register[6].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|register[6].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~641 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[27]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N23
dffeas \my_regfile|register[4].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~639 (
// Equation(s):
// \my_regfile|data_readRegA[27]~639_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~639 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[27]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N21
dffeas \my_regfile|register[3].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~640 (
// Equation(s):
// \my_regfile|data_readRegA[27]~640_combout  = (\my_regfile|data_readRegA[27]~639_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[27]~639_combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~640 .lut_mask = 16'h2022;
defparam \my_regfile|data_readRegA[27]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~643 (
// Equation(s):
// \my_regfile|data_readRegA[27]~643_combout  = (\my_regfile|data_readRegA[27]~642_combout  & (\my_regfile|data_readRegA[27]~638_combout  & (\my_regfile|data_readRegA[27]~641_combout  & \my_regfile|data_readRegA[27]~640_combout )))

	.dataa(\my_regfile|data_readRegA[27]~642_combout ),
	.datab(\my_regfile|data_readRegA[27]~638_combout ),
	.datac(\my_regfile|data_readRegA[27]~641_combout ),
	.datad(\my_regfile|data_readRegA[27]~640_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~643 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~659 (
// Equation(s):
// \my_regfile|data_readRegA[27]~659_combout  = (\my_regfile|data_readRegA[27]~648_combout  & (\my_regfile|data_readRegA[27]~658_combout  & (\my_regfile|data_readRegA[27]~653_combout  & \my_regfile|data_readRegA[27]~643_combout )))

	.dataa(\my_regfile|data_readRegA[27]~648_combout ),
	.datab(\my_regfile|data_readRegA[27]~658_combout ),
	.datac(\my_regfile|data_readRegA[27]~653_combout ),
	.datad(\my_regfile|data_readRegA[27]~643_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~659 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \my_processor|my_alu|Add0~56 (
// Equation(s):
// \my_processor|my_alu|Add0~56_combout  = (\my_regfile|data_readRegA[28]~681_combout  & (\my_processor|my_alu|Add0~55  $ (GND))) # (!\my_regfile|data_readRegA[28]~681_combout  & (!\my_processor|my_alu|Add0~55  & VCC))
// \my_processor|my_alu|Add0~57  = CARRY((\my_regfile|data_readRegA[28]~681_combout  & !\my_processor|my_alu|Add0~55 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[28]~681_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~55 ),
	.combout(\my_processor|my_alu|Add0~56_combout ),
	.cout(\my_processor|my_alu|Add0~57 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~56 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \my_processor|data_writeReg[28]~205 (
// Equation(s):
// \my_processor|data_writeReg[28]~205_combout  = (\my_processor|data_writeReg[15]~91_combout  & ((\my_processor|data_writeReg[15]~92_combout  & ((\my_processor|my_alu|Add0~56_combout ) # (!\my_regfile|data_readRegA[28]~681_combout ))) # 
// (!\my_processor|data_writeReg[15]~92_combout  & ((!\my_processor|my_alu|Add0~56_combout )))))

	.dataa(\my_processor|data_writeReg[15]~91_combout ),
	.datab(\my_processor|data_writeReg[15]~92_combout ),
	.datac(\my_regfile|data_readRegA[28]~681_combout ),
	.datad(\my_processor|my_alu|Add0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~205 .lut_mask = 16'h882A;
defparam \my_processor|data_writeReg[28]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \my_processor|data_writeReg[28]~242 (
// Equation(s):
// \my_processor|data_writeReg[28]~242_combout  = (\my_processor|data_writeReg[15]~90_combout  & (((\my_processor|alu_opcode[0]~9_combout  & \my_processor|my_alu|Add0~56_combout )) # (!\my_processor|data_writeReg[15]~91_combout )))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_processor|data_writeReg[15]~90_combout ),
	.datac(\my_processor|data_writeReg[15]~91_combout ),
	.datad(\my_processor|my_alu|Add0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~242 .lut_mask = 16'h8C0C;
defparam \my_processor|data_writeReg[28]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \my_processor|data_writeReg[3]~44 (
// Equation(s):
// \my_processor|data_writeReg[3]~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~44 .lut_mask = 16'hCCEE;
defparam \my_processor|data_writeReg[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~89 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~89_combout  = (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[20]~509_combout ) # ((\my_processor|my_alu|ShiftLeft0~13_combout  & \my_regfile|data_readRegA[18]~465_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~9_combout  & (\my_processor|my_alu|ShiftLeft0~13_combout  & ((\my_regfile|data_readRegA[18]~465_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datac(\my_regfile|data_readRegA[20]~509_combout ),
	.datad(\my_regfile|data_readRegA[18]~465_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~89 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~88 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[17]~444_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[19]~487_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[17]~444_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[19]~487_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~88 .lut_mask = 16'hD080;
defparam \my_processor|my_alu|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~75 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~75_combout  = (\my_processor|my_alu|ShiftLeft0~13_combout  & ((\my_regfile|data_readRegA[14]~379_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[16]~423_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~13_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & (\my_regfile|data_readRegA[16]~423_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[16]~423_combout ),
	.datad(\my_regfile|data_readRegA[14]~379_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~75 .lut_mask = 16'hEAC0;
defparam \my_processor|my_alu|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~74 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[13]~358_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[15]~401_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[15]~401_combout ),
	.datad(\my_regfile|data_readRegA[13]~358_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~74 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~76 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~76_combout  = (\my_processor|my_alu|ShiftLeft0~75_combout ) # (\my_processor|my_alu|ShiftLeft0~74_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~75_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~76 .lut_mask = 16'hFFF0;
defparam \my_processor|my_alu|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~90 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~76_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftLeft0~89_combout ) # ((\my_processor|my_alu|ShiftLeft0~88_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~89_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~88_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~90 .lut_mask = 16'hFE32;
defparam \my_processor|my_alu|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~113 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~113_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~659_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[28]~681_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[27]~659_combout ),
	.datad(\my_regfile|data_readRegA[28]~681_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~113 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~102 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~102_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~530_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[23]~572_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[23]~572_combout ),
	.datad(\my_regfile|data_readRegA[21]~530_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~102 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~103 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~103_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_regfile|data_readRegA[24]~594_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[24]~594_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~103 .lut_mask = 16'h0300;
defparam \my_processor|my_alu|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~104 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~104_combout  = (\my_processor|my_alu|ShiftLeft0~102_combout ) # ((\my_processor|my_alu|ShiftLeft0~103_combout ) # ((\my_processor|my_alu|ShiftLeft0~13_combout  & \my_regfile|data_readRegA[22]~551_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datab(\my_regfile|data_readRegA[22]~551_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~102_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~104 .lut_mask = 16'hFFF8;
defparam \my_processor|my_alu|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \my_processor|data_writeReg[28]~198 (
// Equation(s):
// \my_processor|data_writeReg[28]~198_combout  = (\my_processor|my_alu|ShiftRight0~43_combout  & (!\my_processor|data_writeReg[3]~44_combout  & (\my_processor|my_alu|ShiftLeft0~113_combout ))) # (!\my_processor|my_alu|ShiftRight0~43_combout  & 
// ((\my_processor|data_writeReg[3]~44_combout ) # ((\my_processor|my_alu|ShiftLeft0~104_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~43_combout ),
	.datab(\my_processor|data_writeReg[3]~44_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~113_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~198 .lut_mask = 16'h7564;
defparam \my_processor|data_writeReg[28]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \my_processor|data_writeReg[28]~199 (
// Equation(s):
// \my_processor|data_writeReg[28]~199_combout  = (\my_processor|data_writeReg[3]~44_combout  & ((\my_processor|data_writeReg[28]~198_combout  & ((\my_processor|my_alu|ShiftLeft0~90_combout ))) # (!\my_processor|data_writeReg[28]~198_combout  & 
// (\my_processor|my_alu|ShiftLeft0~108_combout )))) # (!\my_processor|data_writeReg[3]~44_combout  & (((\my_processor|data_writeReg[28]~198_combout ))))

	.dataa(\my_processor|data_writeReg[3]~44_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~108_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~90_combout ),
	.datad(\my_processor|data_writeReg[28]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~199 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[28]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \my_processor|data_writeReg[30]~216 (
// Equation(s):
// \my_processor|data_writeReg[30]~216_combout  = (!\my_processor|my_alu|Selector31~6_combout  & (!\my_processor|alu_opcode[1]~7_combout  & (!\my_processor|alu_opcode[2]~8_combout  & \my_processor|data_writeReg[0]~26_combout )))

	.dataa(\my_processor|my_alu|Selector31~6_combout ),
	.datab(\my_processor|alu_opcode[1]~7_combout ),
	.datac(\my_processor|alu_opcode[2]~8_combout ),
	.datad(\my_processor|data_writeReg[0]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~216 .lut_mask = 16'h0100;
defparam \my_processor|data_writeReg[30]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~115 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~115_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~115 .lut_mask = 16'h0001;
defparam \my_processor|my_alu|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector1~5 (
// Equation(s):
// \my_processor|my_alu|Selector1~5_combout  = (\my_processor|my_alu|ShiftLeft0~115_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_regfile|data_readRegA[31]~747_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] 
// & (\my_regfile|data_readRegA[30]~725_combout )))) # (!\my_processor|my_alu|ShiftLeft0~115_combout  & (((\my_regfile|data_readRegA[31]~747_combout ))))

	.dataa(\my_regfile|data_readRegA[30]~725_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~115_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_regfile|data_readRegA[31]~747_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~5 .lut_mask = 16'hFB08;
defparam \my_processor|my_alu|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~29 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~116_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftLeft0~28_combout ) # ((\my_processor|my_alu|ShiftLeft0~27_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~28_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~27_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~29 .lut_mask = 16'hFE32;
defparam \my_processor|my_alu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~64 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~64_combout  = (\my_processor|my_alu|ShiftLeft0~13_combout  & ((\my_regfile|data_readRegA[12]~337_combout ) # ((\my_regfile|data_readRegA[14]~379_combout  & \my_processor|my_alu|ShiftLeft0~9_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~13_combout  & (\my_regfile|data_readRegA[14]~379_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datab(\my_regfile|data_readRegA[14]~379_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datad(\my_regfile|data_readRegA[12]~337_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~64 .lut_mask = 16'hEAC0;
defparam \my_processor|my_alu|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~65 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~48_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~64_combout ) 
// # (\my_processor|my_alu|ShiftLeft0~63_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~48_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~64_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~65 .lut_mask = 16'hBBB8;
defparam \my_processor|my_alu|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~66 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~29_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~65_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftLeft0~29_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~66 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~117 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~117_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[9]~271_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[9]~271_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~117 .lut_mask = 16'h0030;
defparam \my_processor|my_alu|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~42 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[6]~207_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[8]~249_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[6]~207_combout ),
	.datad(\my_regfile|data_readRegA[8]~249_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~42 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~43 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~43_combout  = (\my_processor|my_alu|ShiftLeft0~117_combout ) # ((\my_processor|my_alu|ShiftLeft0~42_combout ) # ((\my_regfile|data_readRegA[7]~228_combout  & \my_processor|my_alu|ShiftLeft0~13_combout )))

	.dataa(\my_regfile|data_readRegA[7]~228_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~117_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~43 .lut_mask = 16'hFFF8;
defparam \my_processor|my_alu|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~60 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~60_combout  = (\my_processor|my_alu|ShiftLeft0~13_combout  & ((\my_regfile|data_readRegA[11]~315_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[13]~358_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~13_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & (\my_regfile|data_readRegA[13]~358_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[13]~358_combout ),
	.datad(\my_regfile|data_readRegA[11]~315_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~60 .lut_mask = 16'hEAC0;
defparam \my_processor|my_alu|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~59 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[10]~293_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[12]~337_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[10]~293_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[12]~337_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~59 .lut_mask = 16'h8A80;
defparam \my_processor|my_alu|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~61 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~43_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~60_combout ) 
// # (\my_processor|my_alu|ShiftLeft0~59_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~43_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~60_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~61 .lut_mask = 16'hDDD8;
defparam \my_processor|my_alu|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~23 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~23_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_regfile|data_readRegA[5]~185_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[5]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~23 .lut_mask = 16'h1100;
defparam \my_processor|my_alu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~22 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[2]~120_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[4]~164_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[2]~120_combout ),
	.datad(\my_regfile|data_readRegA[4]~164_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~22 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~24 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~24_combout  = (\my_processor|my_alu|ShiftLeft0~23_combout ) # ((\my_processor|my_alu|ShiftLeft0~22_combout ) # ((\my_regfile|data_readRegA[3]~142_combout  & \my_processor|my_alu|ShiftLeft0~13_combout )))

	.dataa(\my_regfile|data_readRegA[3]~142_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~23_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~24 .lut_mask = 16'hFFF8;
defparam \my_processor|my_alu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~25 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|my_alu|ShiftLeft0~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~24_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~24_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~25 .lut_mask = 16'h7430;
defparam \my_processor|my_alu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~62 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~25_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~61_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~61_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~62 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~32 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[30]~725_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[29]~703_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[29]~703_combout ),
	.datad(\my_regfile|data_readRegA[30]~725_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~32 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~101 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~101_combout  = (\my_processor|my_alu|ShiftRight0~43_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[31]~747_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & (\my_processor|my_alu|ShiftRight0~32_combout )))) # (!\my_processor|my_alu|ShiftRight0~43_combout  & (((\my_regfile|data_readRegA[31]~747_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~43_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|ShiftRight0~32_combout ),
	.datad(\my_regfile|data_readRegA[31]~747_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~101 .lut_mask = 16'hFD20;
defparam \my_processor|my_alu|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~103 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~103_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[25]~615_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[25]~615_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~103 .lut_mask = 16'h0050;
defparam \my_processor|my_alu|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~105 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~105_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[22]~551_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[24]~594_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[24]~594_combout ),
	.datad(\my_regfile|data_readRegA[22]~551_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~105 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~106 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~106_combout  = (\my_processor|my_alu|ShiftRight0~103_combout ) # ((\my_processor|my_alu|ShiftLeft0~105_combout ) # ((\my_processor|my_alu|ShiftLeft0~13_combout  & \my_regfile|data_readRegA[23]~572_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datab(\my_regfile|data_readRegA[23]~572_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~103_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~105_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~106 .lut_mask = 16'hFFF8;
defparam \my_processor|my_alu|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~114 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~114_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[28]~681_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[29]~703_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[28]~681_combout ),
	.datad(\my_regfile|data_readRegA[29]~703_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~114 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \my_processor|data_writeReg[29]~207 (
// Equation(s):
// \my_processor|data_writeReg[29]~207_combout  = (\my_processor|my_alu|ShiftRight0~43_combout  & (!\my_processor|data_writeReg[3]~44_combout  & ((\my_processor|my_alu|ShiftLeft0~114_combout )))) # (!\my_processor|my_alu|ShiftRight0~43_combout  & 
// ((\my_processor|data_writeReg[3]~44_combout ) # ((\my_processor|my_alu|ShiftLeft0~106_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~43_combout ),
	.datab(\my_processor|data_writeReg[3]~44_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~106_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~114_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~207 .lut_mask = 16'h7654;
defparam \my_processor|data_writeReg[29]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~10 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~10 .lut_mask = 16'h00CC;
defparam \my_processor|my_alu|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~91 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_regfile|data_readRegA[18]~465_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[18]~465_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~91 .lut_mask = 16'h8080;
defparam \my_processor|my_alu|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~92 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~92_combout  = (\my_processor|my_alu|ShiftLeft0~13_combout  & ((\my_regfile|data_readRegA[19]~487_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[21]~530_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~13_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & (\my_regfile|data_readRegA[21]~530_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[21]~530_combout ),
	.datad(\my_regfile|data_readRegA[19]~487_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~92 .lut_mask = 16'hEAC0;
defparam \my_processor|my_alu|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~93 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~93_combout  = (\my_processor|my_alu|ShiftLeft0~91_combout ) # ((\my_processor|my_alu|ShiftLeft0~92_combout ) # ((\my_processor|my_alu|ShiftLeft0~10_combout  & \my_regfile|data_readRegA[20]~509_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~10_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~91_combout ),
	.datac(\my_regfile|data_readRegA[20]~509_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~93 .lut_mask = 16'hFFEC;
defparam \my_processor|my_alu|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~79 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_regfile|data_readRegA[15]~401_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[15]~401_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~79 .lut_mask = 16'h0A00;
defparam \my_processor|my_alu|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~78 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[14]~379_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[16]~423_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[14]~379_combout ),
	.datad(\my_regfile|data_readRegA[16]~423_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~78 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~80 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~80_combout  = (\my_processor|my_alu|ShiftLeft0~79_combout ) # ((\my_processor|my_alu|ShiftLeft0~78_combout ) # ((\my_regfile|data_readRegA[17]~444_combout  & \my_processor|my_alu|ShiftLeft0~9_combout )))

	.dataa(\my_regfile|data_readRegA[17]~444_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~79_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~80 .lut_mask = 16'hFFF8;
defparam \my_processor|my_alu|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~94 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~80_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~93_combout 
// ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftLeft0~93_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~94 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \my_processor|data_writeReg[29]~208 (
// Equation(s):
// \my_processor|data_writeReg[29]~208_combout  = (\my_processor|data_writeReg[3]~44_combout  & ((\my_processor|data_writeReg[29]~207_combout  & ((\my_processor|my_alu|ShiftLeft0~94_combout ))) # (!\my_processor|data_writeReg[29]~207_combout  & 
// (\my_processor|my_alu|ShiftLeft0~111_combout )))) # (!\my_processor|data_writeReg[3]~44_combout  & (\my_processor|data_writeReg[29]~207_combout ))

	.dataa(\my_processor|data_writeReg[3]~44_combout ),
	.datab(\my_processor|data_writeReg[29]~207_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~111_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~208 .lut_mask = 16'hEC64;
defparam \my_processor|data_writeReg[29]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \my_processor|data_writeReg[29]~209 (
// Equation(s):
// \my_processor|data_writeReg[29]~209_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (((!\my_processor|alu_opcode[0]~9_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu_opcode[0]~9_combout  & 
// (\my_processor|my_alu|ShiftRight0~101_combout )) # (!\my_processor|alu_opcode[0]~9_combout  & ((\my_processor|data_writeReg[29]~208_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|my_alu|ShiftRight0~101_combout ),
	.datac(\my_processor|alu_opcode[0]~9_combout ),
	.datad(\my_processor|data_writeReg[29]~208_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~209 .lut_mask = 16'h4F4A;
defparam \my_processor|data_writeReg[29]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \my_processor|data_writeReg[29]~210 (
// Equation(s):
// \my_processor|data_writeReg[29]~210_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[29]~209_combout  & ((\my_processor|my_alu|ShiftLeft0~62_combout ))) # (!\my_processor|data_writeReg[29]~209_combout  & 
// (\my_regfile|data_readRegA[31]~747_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|data_writeReg[29]~209_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~747_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|ShiftLeft0~62_combout ),
	.datad(\my_processor|data_writeReg[29]~209_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~210 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[29]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \my_processor|data_writeReg[29]~211 (
// Equation(s):
// \my_processor|data_writeReg[29]~211_combout  = (\my_processor|data_writeReg[15]~91_combout  & (!\my_processor|data_writeReg[15]~90_combout )) # (!\my_processor|data_writeReg[15]~91_combout  & ((\my_processor|data_writeReg[15]~90_combout ) # 
// (\my_processor|data_writeReg[29]~210_combout )))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[15]~91_combout ),
	.datac(\my_processor|data_writeReg[15]~90_combout ),
	.datad(\my_processor|data_writeReg[29]~210_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~211 .lut_mask = 16'h3F3C;
defparam \my_processor|data_writeReg[29]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \my_processor|data_writeReg[29]~212 (
// Equation(s):
// \my_processor|data_writeReg[29]~212_combout  = (\my_processor|data_writeReg[0]~26_combout  & ((\my_processor|data_writeReg[29]~211_combout ) # ((\my_processor|data_writeReg[15]~92_combout  & \my_regfile|data_readRegA[29]~703_combout ))))

	.dataa(\my_processor|data_writeReg[0]~26_combout ),
	.datab(\my_processor|data_writeReg[15]~92_combout ),
	.datac(\my_regfile|data_readRegA[29]~703_combout ),
	.datad(\my_processor|data_writeReg[29]~211_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~212 .lut_mask = 16'hAA80;
defparam \my_processor|data_writeReg[29]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \my_processor|my_alu|Add1~56 (
// Equation(s):
// \my_processor|my_alu|Add1~56_combout  = (\my_regfile|data_readRegA[28]~681_combout  & ((GND) # (!\my_processor|my_alu|Add1~55 ))) # (!\my_regfile|data_readRegA[28]~681_combout  & (\my_processor|my_alu|Add1~55  $ (GND)))
// \my_processor|my_alu|Add1~57  = CARRY((\my_regfile|data_readRegA[28]~681_combout ) # (!\my_processor|my_alu|Add1~55 ))

	.dataa(\my_regfile|data_readRegA[28]~681_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~55 ),
	.combout(\my_processor|my_alu|Add1~56_combout ),
	.cout(\my_processor|my_alu|Add1~57 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~56 .lut_mask = 16'h5AAF;
defparam \my_processor|my_alu|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \my_processor|my_alu|Add1~58 (
// Equation(s):
// \my_processor|my_alu|Add1~58_combout  = (\my_regfile|data_readRegA[29]~703_combout  & (\my_processor|my_alu|Add1~57  & VCC)) # (!\my_regfile|data_readRegA[29]~703_combout  & (!\my_processor|my_alu|Add1~57 ))
// \my_processor|my_alu|Add1~59  = CARRY((!\my_regfile|data_readRegA[29]~703_combout  & !\my_processor|my_alu|Add1~57 ))

	.dataa(\my_regfile|data_readRegA[29]~703_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~57 ),
	.combout(\my_processor|my_alu|Add1~58_combout ),
	.cout(\my_processor|my_alu|Add1~59 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~58 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \my_processor|data_writeReg[29]~213 (
// Equation(s):
// \my_processor|data_writeReg[29]~213_combout  = (\my_processor|my_alu|Add1~58_combout  & (((\my_processor|data_writeReg[15]~91_combout )))) # (!\my_processor|my_alu|Add1~58_combout  & ((\my_processor|data_writeReg[15]~90_combout ) # 
// ((!\my_processor|data_writeReg[15]~91_combout  & \my_processor|data_writeReg[29]~210_combout ))))

	.dataa(\my_processor|data_writeReg[15]~90_combout ),
	.datab(\my_processor|data_writeReg[15]~91_combout ),
	.datac(\my_processor|my_alu|Add1~58_combout ),
	.datad(\my_processor|data_writeReg[29]~210_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~213 .lut_mask = 16'hCBCA;
defparam \my_processor|data_writeReg[29]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \my_processor|my_alu|Add0~58 (
// Equation(s):
// \my_processor|my_alu|Add0~58_combout  = (\my_regfile|data_readRegA[29]~703_combout  & (!\my_processor|my_alu|Add0~57 )) # (!\my_regfile|data_readRegA[29]~703_combout  & ((\my_processor|my_alu|Add0~57 ) # (GND)))
// \my_processor|my_alu|Add0~59  = CARRY((!\my_processor|my_alu|Add0~57 ) # (!\my_regfile|data_readRegA[29]~703_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[29]~703_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~57 ),
	.combout(\my_processor|my_alu|Add0~58_combout ),
	.cout(\my_processor|my_alu|Add0~59 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~58 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \my_processor|data_writeReg[29]~214 (
// Equation(s):
// \my_processor|data_writeReg[29]~214_combout  = (\my_processor|data_writeReg[15]~91_combout  & ((\my_processor|my_alu|Add0~58_combout  & ((\my_processor|data_writeReg[15]~92_combout ))) # (!\my_processor|my_alu|Add0~58_combout  & 
// ((!\my_processor|data_writeReg[15]~92_combout ) # (!\my_regfile|data_readRegA[29]~703_combout )))))

	.dataa(\my_processor|data_writeReg[15]~91_combout ),
	.datab(\my_regfile|data_readRegA[29]~703_combout ),
	.datac(\my_processor|my_alu|Add0~58_combout ),
	.datad(\my_processor|data_writeReg[15]~92_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~214 .lut_mask = 16'hA20A;
defparam \my_processor|data_writeReg[29]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \my_processor|data_writeReg[29]~243 (
// Equation(s):
// \my_processor|data_writeReg[29]~243_combout  = (\my_processor|data_writeReg[15]~90_combout  & (((\my_processor|alu_opcode[0]~9_combout  & \my_processor|my_alu|Add0~58_combout )) # (!\my_processor|data_writeReg[15]~91_combout )))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_processor|data_writeReg[15]~90_combout ),
	.datac(\my_processor|my_alu|Add0~58_combout ),
	.datad(\my_processor|data_writeReg[15]~91_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~243 .lut_mask = 16'h80CC;
defparam \my_processor|data_writeReg[29]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \my_processor|data_writeReg[29]~215 (
// Equation(s):
// \my_processor|data_writeReg[29]~215_combout  = (\my_processor|data_writeReg[29]~212_combout  & (\my_processor|data_writeReg[29]~214_combout  $ (((!\my_processor|data_writeReg[29]~243_combout ) # (!\my_processor|data_writeReg[29]~213_combout )))))

	.dataa(\my_processor|data_writeReg[29]~212_combout ),
	.datab(\my_processor|data_writeReg[29]~213_combout ),
	.datac(\my_processor|data_writeReg[29]~214_combout ),
	.datad(\my_processor|data_writeReg[29]~243_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~215 .lut_mask = 16'h820A;
defparam \my_processor|data_writeReg[29]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \my_regfile|register[26].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \my_regfile|register[25].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~698 (
// Equation(s):
// \my_regfile|data_readRegA[29]~698_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[29].df|q~q  & ((\my_regfile|register[25].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~698 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[29]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N3
dffeas \my_regfile|register[27].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \my_regfile|register[28].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~699 (
// Equation(s):
// \my_regfile|data_readRegA[29]~699_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[29].df|q~q  & ((\my_regfile|register[28].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~699 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[29]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N5
dffeas \my_regfile|register[29].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~700 (
// Equation(s):
// \my_regfile|data_readRegA[29]~700_combout  = (((\my_regfile|register[29].df|dffe_array[29].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[29].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~700 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[29]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N15
dffeas \my_regfile|register[31].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N1
dffeas \my_regfile|register[30].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[29]~215_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~701 (
// Equation(s):
// \my_regfile|data_readRegA[29]~701_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[29].df|q~q  & ((\my_regfile|register[30].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~701 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[29]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~702 (
// Equation(s):
// \my_regfile|data_readRegA[29]~702_combout  = (\my_regfile|data_readRegA[29]~698_combout  & (\my_regfile|data_readRegA[29]~699_combout  & (\my_regfile|data_readRegA[29]~700_combout  & \my_regfile|data_readRegA[29]~701_combout )))

	.dataa(\my_regfile|data_readRegA[29]~698_combout ),
	.datab(\my_regfile|data_readRegA[29]~699_combout ),
	.datac(\my_regfile|data_readRegA[29]~700_combout ),
	.datad(\my_regfile|data_readRegA[29]~701_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~702 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N25
dffeas \my_regfile|register[18].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N23
dffeas \my_regfile|register[17].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~693 (
// Equation(s):
// \my_regfile|data_readRegA[29]~693_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[29].df|q~q  & ((\my_regfile|register[18].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~693 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[29]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N13
dffeas \my_regfile|register[20].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N11
dffeas \my_regfile|register[19].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~694 (
// Equation(s):
// \my_regfile|data_readRegA[29]~694_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[29].df|q~q  & ((\my_regfile|register[20].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~694 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[29]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \my_regfile|register[23].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \my_regfile|register[24].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~696 (
// Equation(s):
// \my_regfile|data_readRegA[29]~696_combout  = (\my_regfile|register[23].df|dffe_array[29].df|q~q  & (((\my_regfile|register[24].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~696 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[29]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N1
dffeas \my_regfile|register[21].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N15
dffeas \my_regfile|register[22].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~695 (
// Equation(s):
// \my_regfile|data_readRegA[29]~695_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[29].df|q~q  & ((\my_regfile|register[21].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~695 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[29]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~697 (
// Equation(s):
// \my_regfile|data_readRegA[29]~697_combout  = (\my_regfile|data_readRegA[29]~693_combout  & (\my_regfile|data_readRegA[29]~694_combout  & (\my_regfile|data_readRegA[29]~696_combout  & \my_regfile|data_readRegA[29]~695_combout )))

	.dataa(\my_regfile|data_readRegA[29]~693_combout ),
	.datab(\my_regfile|data_readRegA[29]~694_combout ),
	.datac(\my_regfile|data_readRegA[29]~696_combout ),
	.datad(\my_regfile|data_readRegA[29]~695_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~697 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N13
dffeas \my_regfile|register[7].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N3
dffeas \my_regfile|register[8].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~686 (
// Equation(s):
// \my_regfile|data_readRegA[29]~686_combout  = (\my_regfile|register[7].df|dffe_array[29].df|q~q  & ((\my_regfile|register[8].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|register[8].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|d0|d1|and7~combout ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~686 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[29]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N23
dffeas \my_regfile|register[6].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N1
dffeas \my_regfile|register[5].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~685 (
// Equation(s):
// \my_regfile|data_readRegA[29]~685_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[29].df|q~q  & ((\my_regfile|register[6].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~685 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[29]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N5
dffeas \my_regfile|register[1].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \my_regfile|register[2].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~682 (
// Equation(s):
// \my_regfile|data_readRegA[29]~682_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[29].df|q~q  & ((\my_regfile|register[2].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~682 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[29]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N7
dffeas \my_regfile|register[3].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N27
dffeas \my_regfile|register[4].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~683 (
// Equation(s):
// \my_regfile|data_readRegA[29]~683_combout  = (((\my_regfile|register[4].df|dffe_array[29].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~683 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[29]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~684 (
// Equation(s):
// \my_regfile|data_readRegA[29]~684_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[29]~683_combout  & ((\my_regfile|register[3].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|data_readRegA[29]~683_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~684 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[29]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~687 (
// Equation(s):
// \my_regfile|data_readRegA[29]~687_combout  = (\my_regfile|data_readRegA[29]~686_combout  & (\my_regfile|data_readRegA[29]~685_combout  & (\my_regfile|data_readRegA[29]~682_combout  & \my_regfile|data_readRegA[29]~684_combout )))

	.dataa(\my_regfile|data_readRegA[29]~686_combout ),
	.datab(\my_regfile|data_readRegA[29]~685_combout ),
	.datac(\my_regfile|data_readRegA[29]~682_combout ),
	.datad(\my_regfile|data_readRegA[29]~684_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~687 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N3
dffeas \my_regfile|register[11].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N1
dffeas \my_regfile|register[12].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~689 (
// Equation(s):
// \my_regfile|data_readRegA[29]~689_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[29].df|q~q  & ((\my_regfile|register[12].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~689 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[29]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N23
dffeas \my_regfile|register[15].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N1
dffeas \my_regfile|register[16].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~691 (
// Equation(s):
// \my_regfile|data_readRegA[29]~691_combout  = (\my_regfile|register[15].df|dffe_array[29].df|q~q  & (((\my_regfile|register[16].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~691 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[29]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N19
dffeas \my_regfile|register[9].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N5
dffeas \my_regfile|register[10].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~688 (
// Equation(s):
// \my_regfile|data_readRegA[29]~688_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[29].df|q~q  & ((\my_regfile|register[10].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~688 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[29]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N7
dffeas \my_regfile|register[13].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N13
dffeas \my_regfile|register[14].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~690 (
// Equation(s):
// \my_regfile|data_readRegA[29]~690_combout  = (\my_regfile|register[13].df|dffe_array[29].df|q~q  & (((\my_regfile|register[14].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~690 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[29]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~692 (
// Equation(s):
// \my_regfile|data_readRegA[29]~692_combout  = (\my_regfile|data_readRegA[29]~689_combout  & (\my_regfile|data_readRegA[29]~691_combout  & (\my_regfile|data_readRegA[29]~688_combout  & \my_regfile|data_readRegA[29]~690_combout )))

	.dataa(\my_regfile|data_readRegA[29]~689_combout ),
	.datab(\my_regfile|data_readRegA[29]~691_combout ),
	.datac(\my_regfile|data_readRegA[29]~688_combout ),
	.datad(\my_regfile|data_readRegA[29]~690_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~692 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~703 (
// Equation(s):
// \my_regfile|data_readRegA[29]~703_combout  = (\my_regfile|data_readRegA[29]~702_combout  & (\my_regfile|data_readRegA[29]~697_combout  & (\my_regfile|data_readRegA[29]~687_combout  & \my_regfile|data_readRegA[29]~692_combout )))

	.dataa(\my_regfile|data_readRegA[29]~702_combout ),
	.datab(\my_regfile|data_readRegA[29]~697_combout ),
	.datac(\my_regfile|data_readRegA[29]~687_combout ),
	.datad(\my_regfile|data_readRegA[29]~692_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~703 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector1~0 (
// Equation(s):
// \my_processor|my_alu|Selector1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[29]~703_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[30]~725_combout ))))

	.dataa(\my_regfile|data_readRegA[30]~725_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[29]~703_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~0 .lut_mask = 16'h00E2;
defparam \my_processor|my_alu|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector1~1 (
// Equation(s):
// \my_processor|my_alu|Selector1~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|Selector1~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~113_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~113_combout ),
	.datad(\my_processor|my_alu|Selector1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~1 .lut_mask = 16'h3320;
defparam \my_processor|my_alu|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector1~2 (
// Equation(s):
// \my_processor|my_alu|Selector1~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|Selector1~1_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|ShiftLeft0~109_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|Selector1~1_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~109_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~2 .lut_mask = 16'h5450;
defparam \my_processor|my_alu|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~82 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[15]~401_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[17]~444_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[17]~444_combout ),
	.datad(\my_regfile|data_readRegA[15]~401_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~82 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~84 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~84_combout  = (\my_processor|my_alu|ShiftLeft0~82_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftLeft0~83_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~82_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~84 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~98 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~98_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~84_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~97_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~84_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~98 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector1~3 (
// Equation(s):
// \my_processor|my_alu|Selector1~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|Selector1~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~98_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|Selector1~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|my_alu|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~3 .lut_mask = 16'h0E0C;
defparam \my_processor|my_alu|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector1~4 (
// Equation(s):
// \my_processor|my_alu|Selector1~4_combout  = (!\my_processor|alu_opcode[0]~9_combout  & ((\my_processor|my_alu|Selector1~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|ShiftLeft0~66_combout ))))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|ShiftLeft0~66_combout ),
	.datad(\my_processor|my_alu|Selector1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~4 .lut_mask = 16'h5540;
defparam \my_processor|my_alu|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \my_processor|data_writeReg[30]~217 (
// Equation(s):
// \my_processor|data_writeReg[30]~217_combout  = (\my_processor|data_writeReg[30]~216_combout  & ((\my_processor|my_alu|Selector1~4_combout ) # ((\my_processor|my_alu|Selector1~5_combout  & \my_processor|alu_opcode[0]~9_combout ))))

	.dataa(\my_processor|data_writeReg[30]~216_combout ),
	.datab(\my_processor|my_alu|Selector1~5_combout ),
	.datac(\my_processor|alu_opcode[0]~9_combout ),
	.datad(\my_processor|my_alu|Selector1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~217 .lut_mask = 16'hAA80;
defparam \my_processor|data_writeReg[30]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \my_processor|data_writeReg[30]~220 (
// Equation(s):
// \my_processor|data_writeReg[30]~220_combout  = (\my_processor|my_alu|Selector31~6_combout ) # ((\my_processor|alu_opcode[1]~7_combout  & ((!\my_processor|alu_opcode[2]~8_combout ))) # (!\my_processor|alu_opcode[1]~7_combout  & 
// (!\my_processor|alu_opcode[0]~9_combout  & \my_processor|alu_opcode[2]~8_combout )))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_processor|alu_opcode[1]~7_combout ),
	.datac(\my_processor|alu_opcode[2]~8_combout ),
	.datad(\my_processor|my_alu|Selector31~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~220 .lut_mask = 16'hFF1C;
defparam \my_processor|data_writeReg[30]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \my_processor|data_writeReg[30]~218 (
// Equation(s):
// \my_processor|data_writeReg[30]~218_combout  = (\my_processor|alu_opcode[0]~9_combout  & (\my_processor|data_writeReg[0]~26_combout  & (\my_processor|alu_opcode[2]~8_combout  & !\my_processor|my_alu|Selector31~6_combout )))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_processor|data_writeReg[0]~26_combout ),
	.datac(\my_processor|alu_opcode[2]~8_combout ),
	.datad(\my_processor|my_alu|Selector31~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~218 .lut_mask = 16'h0080;
defparam \my_processor|data_writeReg[30]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \my_processor|my_alu|Add1~60 (
// Equation(s):
// \my_processor|my_alu|Add1~60_combout  = (\my_regfile|data_readRegA[30]~725_combout  & ((GND) # (!\my_processor|my_alu|Add1~59 ))) # (!\my_regfile|data_readRegA[30]~725_combout  & (\my_processor|my_alu|Add1~59  $ (GND)))
// \my_processor|my_alu|Add1~61  = CARRY((\my_regfile|data_readRegA[30]~725_combout ) # (!\my_processor|my_alu|Add1~59 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[30]~725_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~59 ),
	.combout(\my_processor|my_alu|Add1~60_combout ),
	.cout(\my_processor|my_alu|Add1~61 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~60 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \my_processor|data_writeReg[30]~219 (
// Equation(s):
// \my_processor|data_writeReg[30]~219_combout  = (\my_processor|data_writeReg[30]~218_combout  & ((\my_processor|alu_opcode[1]~7_combout  & (\my_regfile|data_readRegA[30]~725_combout )) # (!\my_processor|alu_opcode[1]~7_combout  & 
// ((\my_processor|my_alu|Add1~60_combout )))))

	.dataa(\my_processor|data_writeReg[30]~218_combout ),
	.datab(\my_regfile|data_readRegA[30]~725_combout ),
	.datac(\my_processor|alu_opcode[1]~7_combout ),
	.datad(\my_processor|my_alu|Add1~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~219 .lut_mask = 16'h8A80;
defparam \my_processor|data_writeReg[30]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \my_processor|my_alu|Add0~60 (
// Equation(s):
// \my_processor|my_alu|Add0~60_combout  = (\my_regfile|data_readRegA[30]~725_combout  & (\my_processor|my_alu|Add0~59  $ (GND))) # (!\my_regfile|data_readRegA[30]~725_combout  & (!\my_processor|my_alu|Add0~59  & VCC))
// \my_processor|my_alu|Add0~61  = CARRY((\my_regfile|data_readRegA[30]~725_combout  & !\my_processor|my_alu|Add0~59 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[30]~725_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~59 ),
	.combout(\my_processor|my_alu|Add0~60_combout ),
	.cout(\my_processor|my_alu|Add0~61 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~60 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \my_processor|data_writeReg[30]~221 (
// Equation(s):
// \my_processor|data_writeReg[30]~221_combout  = (\my_processor|my_alu|Add0~60_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|c2|ad4~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|c2|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Add0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~221 .lut_mask = 16'h3F00;
defparam \my_processor|data_writeReg[30]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \my_processor|data_writeReg[30]~222 (
// Equation(s):
// \my_processor|data_writeReg[30]~222_combout  = (\my_processor|data_writeReg[30]~217_combout ) # ((\my_processor|data_writeReg[30]~219_combout ) # ((\my_processor|data_writeReg[30]~220_combout  & \my_processor|data_writeReg[30]~221_combout )))

	.dataa(\my_processor|data_writeReg[30]~217_combout ),
	.datab(\my_processor|data_writeReg[30]~220_combout ),
	.datac(\my_processor|data_writeReg[30]~219_combout ),
	.datad(\my_processor|data_writeReg[30]~221_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~222 .lut_mask = 16'hFEFA;
defparam \my_processor|data_writeReg[30]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N5
dffeas \my_regfile|register[29].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~722 (
// Equation(s):
// \my_regfile|data_readRegA[30]~722_combout  = (((\my_regfile|register[29].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and1~2_combout )

	.dataa(\my_regfile|d0|d0|and1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[29].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~722_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~722 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[30]~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N25
dffeas \my_regfile|register[30].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[30]~222_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[30].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[30].df|q~feeder_combout  = \my_processor|data_writeReg[30]~222_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~222_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[30].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[30].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[31].df|dffe_array[30].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N19
dffeas \my_regfile|register[31].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[30].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~723 (
// Equation(s):
// \my_regfile|data_readRegA[30]~723_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[30].df|q~q  & ((\my_regfile|register[31].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~723_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~723 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[30]~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \my_regfile|register[25].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N31
dffeas \my_regfile|register[26].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~720 (
// Equation(s):
// \my_regfile|data_readRegA[30]~720_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[30].df|q~q  & ((\my_regfile|register[25].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~720_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~720 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[30]~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N25
dffeas \my_regfile|register[27].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N3
dffeas \my_regfile|register[28].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~721 (
// Equation(s):
// \my_regfile|data_readRegA[30]~721_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[30].df|q~q  & ((\my_regfile|register[28].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~721_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~721 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[30]~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~724 (
// Equation(s):
// \my_regfile|data_readRegA[30]~724_combout  = (\my_regfile|data_readRegA[30]~722_combout  & (\my_regfile|data_readRegA[30]~723_combout  & (\my_regfile|data_readRegA[30]~720_combout  & \my_regfile|data_readRegA[30]~721_combout )))

	.dataa(\my_regfile|data_readRegA[30]~722_combout ),
	.datab(\my_regfile|data_readRegA[30]~723_combout ),
	.datac(\my_regfile|data_readRegA[30]~720_combout ),
	.datad(\my_regfile|data_readRegA[30]~721_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~724_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~724 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N23
dffeas \my_regfile|register[11].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N17
dffeas \my_regfile|register[12].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~711 (
// Equation(s):
// \my_regfile|data_readRegA[30]~711_combout  = (\my_regfile|register[11].df|dffe_array[30].df|q~q  & (((\my_regfile|register[12].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~711_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~711 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[30]~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas \my_regfile|register[13].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \my_regfile|register[14].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~712 (
// Equation(s):
// \my_regfile|data_readRegA[30]~712_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[30].df|q~q  & ((\my_regfile|register[13].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~712_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~712 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[30]~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N31
dffeas \my_regfile|register[9].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N13
dffeas \my_regfile|register[10].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~710 (
// Equation(s):
// \my_regfile|data_readRegA[30]~710_combout  = (\my_regfile|register[9].df|dffe_array[30].df|q~q  & (((\my_regfile|register[10].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~710_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~710 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[30]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N27
dffeas \my_regfile|register[15].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \my_regfile|register[16].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~713 (
// Equation(s):
// \my_regfile|data_readRegA[30]~713_combout  = (\my_regfile|register[15].df|dffe_array[30].df|q~q  & (((\my_regfile|register[16].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~713_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~713 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[30]~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~714 (
// Equation(s):
// \my_regfile|data_readRegA[30]~714_combout  = (\my_regfile|data_readRegA[30]~711_combout  & (\my_regfile|data_readRegA[30]~712_combout  & (\my_regfile|data_readRegA[30]~710_combout  & \my_regfile|data_readRegA[30]~713_combout )))

	.dataa(\my_regfile|data_readRegA[30]~711_combout ),
	.datab(\my_regfile|data_readRegA[30]~712_combout ),
	.datac(\my_regfile|data_readRegA[30]~710_combout ),
	.datad(\my_regfile|data_readRegA[30]~713_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~714_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~714 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N27
dffeas \my_regfile|register[17].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N17
dffeas \my_regfile|register[18].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~715 (
// Equation(s):
// \my_regfile|data_readRegA[30]~715_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[30].df|q~q  & ((\my_regfile|register[18].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~715_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~715 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[30]~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N31
dffeas \my_regfile|register[21].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \my_regfile|register[22].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~717 (
// Equation(s):
// \my_regfile|data_readRegA[30]~717_combout  = (\my_regfile|register[21].df|dffe_array[30].df|q~q  & ((\my_regfile|register[22].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|register[22].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|d0|d3|and5~combout ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~717_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~717 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[30]~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N3
dffeas \my_regfile|register[23].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N5
dffeas \my_regfile|register[24].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~718 (
// Equation(s):
// \my_regfile|data_readRegA[30]~718_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[30].df|q~q  & ((\my_regfile|register[23].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~718_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~718 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[30]~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N9
dffeas \my_regfile|register[20].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N15
dffeas \my_regfile|register[19].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~716 (
// Equation(s):
// \my_regfile|data_readRegA[30]~716_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[30].df|q~q  & ((\my_regfile|register[20].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~716_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~716 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[30]~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~719 (
// Equation(s):
// \my_regfile|data_readRegA[30]~719_combout  = (\my_regfile|data_readRegA[30]~715_combout  & (\my_regfile|data_readRegA[30]~717_combout  & (\my_regfile|data_readRegA[30]~718_combout  & \my_regfile|data_readRegA[30]~716_combout )))

	.dataa(\my_regfile|data_readRegA[30]~715_combout ),
	.datab(\my_regfile|data_readRegA[30]~717_combout ),
	.datac(\my_regfile|data_readRegA[30]~718_combout ),
	.datad(\my_regfile|data_readRegA[30]~716_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~719_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~719 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \my_regfile|register[3].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N21
dffeas \my_regfile|register[4].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~705 (
// Equation(s):
// \my_regfile|data_readRegA[30]~705_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~705_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~705 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[30]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~706 (
// Equation(s):
// \my_regfile|data_readRegA[30]~706_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[30]~705_combout  & ((\my_regfile|register[3].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[30]~705_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~706_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~706 .lut_mask = 16'h4500;
defparam \my_regfile|data_readRegA[30]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \my_regfile|register[5].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N23
dffeas \my_regfile|register[6].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~707 (
// Equation(s):
// \my_regfile|data_readRegA[30]~707_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[30].df|q~q  & ((\my_regfile|register[5].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~707_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~707 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[30]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \my_regfile|register[1].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N31
dffeas \my_regfile|register[2].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~704 (
// Equation(s):
// \my_regfile|data_readRegA[30]~704_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[30].df|q~q  & ((\my_regfile|register[2].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~704_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~704 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[30]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \my_regfile|register[7].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \my_regfile|register[8].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~708 (
// Equation(s):
// \my_regfile|data_readRegA[30]~708_combout  = (\my_regfile|register[7].df|dffe_array[30].df|q~q  & (((\my_regfile|register[8].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~708_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~708 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[30]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~709 (
// Equation(s):
// \my_regfile|data_readRegA[30]~709_combout  = (\my_regfile|data_readRegA[30]~706_combout  & (\my_regfile|data_readRegA[30]~707_combout  & (\my_regfile|data_readRegA[30]~704_combout  & \my_regfile|data_readRegA[30]~708_combout )))

	.dataa(\my_regfile|data_readRegA[30]~706_combout ),
	.datab(\my_regfile|data_readRegA[30]~707_combout ),
	.datac(\my_regfile|data_readRegA[30]~704_combout ),
	.datad(\my_regfile|data_readRegA[30]~708_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~709_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~709 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~725 (
// Equation(s):
// \my_regfile|data_readRegA[30]~725_combout  = (\my_regfile|data_readRegA[30]~724_combout  & (\my_regfile|data_readRegA[30]~714_combout  & (\my_regfile|data_readRegA[30]~719_combout  & \my_regfile|data_readRegA[30]~709_combout )))

	.dataa(\my_regfile|data_readRegA[30]~724_combout ),
	.datab(\my_regfile|data_readRegA[30]~714_combout ),
	.datac(\my_regfile|data_readRegA[30]~719_combout ),
	.datad(\my_regfile|data_readRegA[30]~709_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~725_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~725 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~11 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~11_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[30]~725_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[28]~681_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[28]~681_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[30]~725_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~11 .lut_mask = 16'h0E04;
defparam \my_processor|my_alu|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~10 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[31]~747_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[29]~703_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[31]~747_combout ),
	.datad(\my_regfile|data_readRegA[29]~703_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~10 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~100 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~100_combout  = (\my_processor|my_alu|ShiftRight0~43_combout  & ((\my_processor|my_alu|ShiftRight0~11_combout ) # ((\my_processor|my_alu|ShiftRight0~10_combout )))) # (!\my_processor|my_alu|ShiftRight0~43_combout  & 
// (((\my_regfile|data_readRegA[31]~747_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~11_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~43_combout ),
	.datac(\my_regfile|data_readRegA[31]~747_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~100 .lut_mask = 16'hFCB8;
defparam \my_processor|my_alu|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \my_processor|data_writeReg[28]~200 (
// Equation(s):
// \my_processor|data_writeReg[28]~200_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (!\my_processor|alu_opcode[0]~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu_opcode[0]~9_combout  & 
// ((\my_processor|my_alu|ShiftRight0~100_combout ))) # (!\my_processor|alu_opcode[0]~9_combout  & (\my_processor|data_writeReg[28]~199_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|alu_opcode[0]~9_combout ),
	.datac(\my_processor|data_writeReg[28]~199_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~100_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~200 .lut_mask = 16'h7632;
defparam \my_processor|data_writeReg[28]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~17 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[1]~99_combout  & \my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[1]~99_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~17 .lut_mask = 16'hC000;
defparam \my_processor|my_alu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~18 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~18_combout  = (\my_processor|my_alu|ShiftLeft0~13_combout  & ((\my_regfile|data_readRegA[2]~120_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[4]~164_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~13_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[4]~164_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[2]~120_combout ),
	.datad(\my_regfile|data_readRegA[4]~164_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~18 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~19 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~19_combout  = (\my_processor|my_alu|ShiftLeft0~17_combout ) # ((\my_processor|my_alu|ShiftLeft0~18_combout ) # ((\my_processor|my_alu|ShiftLeft0~10_combout  & \my_regfile|data_readRegA[3]~142_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~17_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~10_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~18_combout ),
	.datad(\my_regfile|data_readRegA[3]~142_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~19 .lut_mask = 16'hFEFA;
defparam \my_processor|my_alu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~20 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[0]~77_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|my_alu|ShiftLeft0~19_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~19_combout ),
	.datad(\my_regfile|data_readRegA[0]~77_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~20 .lut_mask = 16'hD850;
defparam \my_processor|my_alu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~55 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[9]~271_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[11]~315_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[11]~315_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[9]~271_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~55 .lut_mask = 16'hE040;
defparam \my_processor|my_alu|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~56 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~56_combout  = (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[12]~337_combout ) # ((\my_processor|my_alu|ShiftLeft0~13_combout  & \my_regfile|data_readRegA[10]~293_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~9_combout  & (\my_processor|my_alu|ShiftLeft0~13_combout  & ((\my_regfile|data_readRegA[10]~293_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datac(\my_regfile|data_readRegA[12]~337_combout ),
	.datad(\my_regfile|data_readRegA[10]~293_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~56 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~36 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_regfile|data_readRegA[5]~185_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[5]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~36 .lut_mask = 16'h8800;
defparam \my_processor|my_alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~37 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~37_combout  = (\my_processor|my_alu|ShiftLeft0~13_combout  & ((\my_regfile|data_readRegA[6]~207_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[8]~249_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~13_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[8]~249_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[6]~207_combout ),
	.datad(\my_regfile|data_readRegA[8]~249_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~37 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~38 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~38_combout  = (\my_processor|my_alu|ShiftLeft0~36_combout ) # ((\my_processor|my_alu|ShiftLeft0~37_combout ) # ((\my_processor|my_alu|ShiftLeft0~10_combout  & \my_regfile|data_readRegA[7]~228_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~10_combout ),
	.datab(\my_regfile|data_readRegA[7]~228_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~36_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~38 .lut_mask = 16'hFFF8;
defparam \my_processor|my_alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~57 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~38_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftLeft0~55_combout ) # ((\my_processor|my_alu|ShiftLeft0~56_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~55_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~56_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~57 .lut_mask = 16'hFE54;
defparam \my_processor|my_alu|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~58 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~57_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~20_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~58 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \my_processor|data_writeReg[28]~201 (
// Equation(s):
// \my_processor|data_writeReg[28]~201_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[28]~200_combout  & ((\my_processor|my_alu|ShiftLeft0~58_combout ))) # (!\my_processor|data_writeReg[28]~200_combout  & 
// (\my_regfile|data_readRegA[31]~747_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|data_writeReg[28]~200_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~747_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[28]~200_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~201 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[28]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \my_processor|data_writeReg[28]~202 (
// Equation(s):
// \my_processor|data_writeReg[28]~202_combout  = (\my_processor|data_writeReg[15]~91_combout  & (!\my_processor|data_writeReg[15]~90_combout )) # (!\my_processor|data_writeReg[15]~91_combout  & ((\my_processor|data_writeReg[15]~90_combout ) # 
// (\my_processor|data_writeReg[28]~201_combout )))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[15]~91_combout ),
	.datac(\my_processor|data_writeReg[15]~90_combout ),
	.datad(\my_processor|data_writeReg[28]~201_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~202 .lut_mask = 16'h3F3C;
defparam \my_processor|data_writeReg[28]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \my_processor|data_writeReg[28]~203 (
// Equation(s):
// \my_processor|data_writeReg[28]~203_combout  = (\my_processor|data_writeReg[0]~26_combout  & ((\my_processor|data_writeReg[28]~202_combout ) # ((\my_processor|data_writeReg[15]~92_combout  & \my_regfile|data_readRegA[28]~681_combout ))))

	.dataa(\my_processor|data_writeReg[0]~26_combout ),
	.datab(\my_processor|data_writeReg[15]~92_combout ),
	.datac(\my_regfile|data_readRegA[28]~681_combout ),
	.datad(\my_processor|data_writeReg[28]~202_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~203 .lut_mask = 16'hAA80;
defparam \my_processor|data_writeReg[28]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \my_processor|data_writeReg[28]~204 (
// Equation(s):
// \my_processor|data_writeReg[28]~204_combout  = (\my_processor|my_alu|Add1~56_combout  & (\my_processor|data_writeReg[15]~91_combout )) # (!\my_processor|my_alu|Add1~56_combout  & ((\my_processor|data_writeReg[15]~90_combout ) # 
// ((!\my_processor|data_writeReg[15]~91_combout  & \my_processor|data_writeReg[28]~201_combout ))))

	.dataa(\my_processor|data_writeReg[15]~91_combout ),
	.datab(\my_processor|data_writeReg[15]~90_combout ),
	.datac(\my_processor|my_alu|Add1~56_combout ),
	.datad(\my_processor|data_writeReg[28]~201_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~204 .lut_mask = 16'hADAC;
defparam \my_processor|data_writeReg[28]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \my_processor|data_writeReg[28]~206 (
// Equation(s):
// \my_processor|data_writeReg[28]~206_combout  = (\my_processor|data_writeReg[28]~203_combout  & (\my_processor|data_writeReg[28]~205_combout  $ (((!\my_processor|data_writeReg[28]~204_combout ) # (!\my_processor|data_writeReg[28]~242_combout )))))

	.dataa(\my_processor|data_writeReg[28]~205_combout ),
	.datab(\my_processor|data_writeReg[28]~242_combout ),
	.datac(\my_processor|data_writeReg[28]~203_combout ),
	.datad(\my_processor|data_writeReg[28]~204_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~206 .lut_mask = 16'h9050;
defparam \my_processor|data_writeReg[28]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N25
dffeas \my_regfile|register[5].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \my_regfile|register[6].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~663 (
// Equation(s):
// \my_regfile|data_readRegA[28]~663_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[28].df|q~q  & ((\my_regfile|register[5].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~663 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[28]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \my_regfile|register[2].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N15
dffeas \my_regfile|register[1].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~660 (
// Equation(s):
// \my_regfile|data_readRegA[28]~660_combout  = (\my_regfile|register[2].df|dffe_array[28].df|q~q  & ((\my_regfile|register[1].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d0|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|register[1].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|d0|d1|and2~combout ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~660 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[28]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N1
dffeas \my_regfile|register[8].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N19
dffeas \my_regfile|register[7].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~664 (
// Equation(s):
// \my_regfile|data_readRegA[28]~664_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[28].df|q~q  & ((\my_regfile|register[7].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~664 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[28]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N11
dffeas \my_regfile|register[4].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~661 (
// Equation(s):
// \my_regfile|data_readRegA[28]~661_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~661 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[28]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N29
dffeas \my_regfile|register[3].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~662 (
// Equation(s):
// \my_regfile|data_readRegA[28]~662_combout  = (\my_regfile|data_readRegA[28]~661_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[28]~661_combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~662 .lut_mask = 16'h00A2;
defparam \my_regfile|data_readRegA[28]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~665 (
// Equation(s):
// \my_regfile|data_readRegA[28]~665_combout  = (\my_regfile|data_readRegA[28]~663_combout  & (\my_regfile|data_readRegA[28]~660_combout  & (\my_regfile|data_readRegA[28]~664_combout  & \my_regfile|data_readRegA[28]~662_combout )))

	.dataa(\my_regfile|data_readRegA[28]~663_combout ),
	.datab(\my_regfile|data_readRegA[28]~660_combout ),
	.datac(\my_regfile|data_readRegA[28]~664_combout ),
	.datad(\my_regfile|data_readRegA[28]~662_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~665 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N25
dffeas \my_regfile|register[16].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N31
dffeas \my_regfile|register[15].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~669 (
// Equation(s):
// \my_regfile|data_readRegA[28]~669_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[28].df|q~q  & ((\my_regfile|register[16].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~669 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[28]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N15
dffeas \my_regfile|register[11].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N13
dffeas \my_regfile|register[12].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~667 (
// Equation(s):
// \my_regfile|data_readRegA[28]~667_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[28].df|q~q  & ((\my_regfile|register[11].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~667 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[28]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[28].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[28].df|q~feeder_combout  = \my_processor|data_writeReg[28]~206_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~206_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[28].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[28].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].df|dffe_array[28].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N29
dffeas \my_regfile|register[10].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[28].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \my_regfile|register[9].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~666 (
// Equation(s):
// \my_regfile|data_readRegA[28]~666_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[28].df|q~q  & ((\my_regfile|register[9].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|d0|d2|and1~combout ),
	.datad(\my_regfile|register[9].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~666 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[28]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N27
dffeas \my_regfile|register[13].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N13
dffeas \my_regfile|register[14].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~668 (
// Equation(s):
// \my_regfile|data_readRegA[28]~668_combout  = (\my_regfile|register[13].df|dffe_array[28].df|q~q  & (((\my_regfile|register[14].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~668 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[28]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~670 (
// Equation(s):
// \my_regfile|data_readRegA[28]~670_combout  = (\my_regfile|data_readRegA[28]~669_combout  & (\my_regfile|data_readRegA[28]~667_combout  & (\my_regfile|data_readRegA[28]~666_combout  & \my_regfile|data_readRegA[28]~668_combout )))

	.dataa(\my_regfile|data_readRegA[28]~669_combout ),
	.datab(\my_regfile|data_readRegA[28]~667_combout ),
	.datac(\my_regfile|data_readRegA[28]~666_combout ),
	.datad(\my_regfile|data_readRegA[28]~668_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~670 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N27
dffeas \my_regfile|register[25].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N17
dffeas \my_regfile|register[26].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~676 (
// Equation(s):
// \my_regfile|data_readRegA[28]~676_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[28].df|q~q  & ((\my_regfile|register[25].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~676 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[28]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \my_regfile|register[29].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~678 (
// Equation(s):
// \my_regfile|data_readRegA[28]~678_combout  = (((\my_regfile|register[29].df|dffe_array[28].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[28].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~678 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[28]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N29
dffeas \my_regfile|register[27].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N19
dffeas \my_regfile|register[28].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~677 (
// Equation(s):
// \my_regfile|data_readRegA[28]~677_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[28].df|q~q  & ((\my_regfile|register[28].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~677 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[28]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \my_regfile|register[31].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N3
dffeas \my_regfile|register[30].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~679 (
// Equation(s):
// \my_regfile|data_readRegA[28]~679_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[28].df|q~q  & ((\my_regfile|register[31].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~679 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[28]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~680 (
// Equation(s):
// \my_regfile|data_readRegA[28]~680_combout  = (\my_regfile|data_readRegA[28]~676_combout  & (\my_regfile|data_readRegA[28]~678_combout  & (\my_regfile|data_readRegA[28]~677_combout  & \my_regfile|data_readRegA[28]~679_combout )))

	.dataa(\my_regfile|data_readRegA[28]~676_combout ),
	.datab(\my_regfile|data_readRegA[28]~678_combout ),
	.datac(\my_regfile|data_readRegA[28]~677_combout ),
	.datad(\my_regfile|data_readRegA[28]~679_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~680 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N19
dffeas \my_regfile|register[21].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \my_regfile|register[22].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~673 (
// Equation(s):
// \my_regfile|data_readRegA[28]~673_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[28].df|q~q  & ((\my_regfile|register[21].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~673 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[28]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N3
dffeas \my_regfile|register[19].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N13
dffeas \my_regfile|register[20].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~672 (
// Equation(s):
// \my_regfile|data_readRegA[28]~672_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[28].df|q~q  & ((\my_regfile|register[20].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~672 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[28]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N9
dffeas \my_regfile|register[18].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N7
dffeas \my_regfile|register[17].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~671 (
// Equation(s):
// \my_regfile|data_readRegA[28]~671_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[28].df|q~q  & ((\my_regfile|register[18].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~671 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[28]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N23
dffeas \my_regfile|register[23].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N29
dffeas \my_regfile|register[24].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~206_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~674 (
// Equation(s):
// \my_regfile|data_readRegA[28]~674_combout  = (\my_regfile|register[23].df|dffe_array[28].df|q~q  & (((\my_regfile|register[24].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~674 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[28]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~675 (
// Equation(s):
// \my_regfile|data_readRegA[28]~675_combout  = (\my_regfile|data_readRegA[28]~673_combout  & (\my_regfile|data_readRegA[28]~672_combout  & (\my_regfile|data_readRegA[28]~671_combout  & \my_regfile|data_readRegA[28]~674_combout )))

	.dataa(\my_regfile|data_readRegA[28]~673_combout ),
	.datab(\my_regfile|data_readRegA[28]~672_combout ),
	.datac(\my_regfile|data_readRegA[28]~671_combout ),
	.datad(\my_regfile|data_readRegA[28]~674_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~675 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~681 (
// Equation(s):
// \my_regfile|data_readRegA[28]~681_combout  = (\my_regfile|data_readRegA[28]~665_combout  & (\my_regfile|data_readRegA[28]~670_combout  & (\my_regfile|data_readRegA[28]~680_combout  & \my_regfile|data_readRegA[28]~675_combout )))

	.dataa(\my_regfile|data_readRegA[28]~665_combout ),
	.datab(\my_regfile|data_readRegA[28]~670_combout ),
	.datac(\my_regfile|data_readRegA[28]~680_combout ),
	.datad(\my_regfile|data_readRegA[28]~675_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~681 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~71 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~71_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[28]~681_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~659_combout ))))

	.dataa(\my_regfile|data_readRegA[27]~659_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[28]~681_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~71 .lut_mask = 16'h3202;
defparam \my_processor|my_alu|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~72 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~72_combout  = (\my_processor|my_alu|ShiftRight0~71_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~32_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|ShiftRight0~71_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~72 .lut_mask = 16'hFCF0;
defparam \my_processor|my_alu|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~105 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~105_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|data_readRegA[31]~747_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~747_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~72_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_regfile|data_readRegA[31]~747_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~72_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~105 .lut_mask = 16'hCCD8;
defparam \my_processor|my_alu|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \my_processor|data_writeReg[11]~108 (
// Equation(s):
// \my_processor|data_writeReg[11]~108_combout  = (\my_processor|data_writeReg[15]~94_combout  & (\my_processor|data_writeReg[15]~95_combout )) # (!\my_processor|data_writeReg[15]~94_combout  & ((\my_processor|data_writeReg[15]~95_combout  & 
// (\my_processor|my_alu|ShiftRight0~105_combout )) # (!\my_processor|data_writeReg[15]~95_combout  & ((\my_processor|my_alu|ShiftLeft0~54_combout )))))

	.dataa(\my_processor|data_writeReg[15]~94_combout ),
	.datab(\my_processor|data_writeReg[15]~95_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~105_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~108 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[11]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~18 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[22]~551_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[20]~509_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[22]~551_combout ),
	.datad(\my_regfile|data_readRegA[20]~509_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~18 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~75 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~59_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftRight0~18_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~75 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~76 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~74_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~75_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftRight0~74_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~76 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \my_processor|data_writeReg[11]~109 (
// Equation(s):
// \my_processor|data_writeReg[11]~109_combout  = (\my_processor|data_writeReg[15]~93_combout  & (((\my_processor|data_writeReg[11]~108_combout )))) # (!\my_processor|data_writeReg[15]~93_combout  & ((\my_processor|data_writeReg[11]~108_combout  & 
// ((\my_processor|my_alu|ShiftRight0~76_combout ))) # (!\my_processor|data_writeReg[11]~108_combout  & (\my_processor|my_alu|ShiftRight0~81_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~81_combout ),
	.datab(\my_processor|data_writeReg[15]~93_combout ),
	.datac(\my_processor|data_writeReg[11]~108_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~109 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[11]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \my_processor|my_alu|Add0~22 (
// Equation(s):
// \my_processor|my_alu|Add0~22_combout  = (\my_regfile|data_readRegA[11]~315_combout  & (!\my_processor|my_alu|Add0~21 )) # (!\my_regfile|data_readRegA[11]~315_combout  & ((\my_processor|my_alu|Add0~21 ) # (GND)))
// \my_processor|my_alu|Add0~23  = CARRY((!\my_processor|my_alu|Add0~21 ) # (!\my_regfile|data_readRegA[11]~315_combout ))

	.dataa(\my_regfile|data_readRegA[11]~315_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~21 ),
	.combout(\my_processor|my_alu|Add0~22_combout ),
	.cout(\my_processor|my_alu|Add0~23 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~22 .lut_mask = 16'h5A5F;
defparam \my_processor|my_alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \my_processor|data_writeReg[11]~110 (
// Equation(s):
// \my_processor|data_writeReg[11]~110_combout  = (\my_processor|data_writeReg[15]~90_combout  & (!\my_processor|data_writeReg[15]~91_combout )) # (!\my_processor|data_writeReg[15]~90_combout  & ((\my_processor|data_writeReg[15]~91_combout  & 
// ((\my_processor|my_alu|Add0~22_combout ))) # (!\my_processor|data_writeReg[15]~91_combout  & (\my_processor|data_writeReg[11]~109_combout ))))

	.dataa(\my_processor|data_writeReg[15]~90_combout ),
	.datab(\my_processor|data_writeReg[15]~91_combout ),
	.datac(\my_processor|data_writeReg[11]~109_combout ),
	.datad(\my_processor|my_alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~110 .lut_mask = 16'h7632;
defparam \my_processor|data_writeReg[11]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \my_processor|data_writeReg[11]~111 (
// Equation(s):
// \my_processor|data_writeReg[11]~111_combout  = (\my_processor|data_writeReg[15]~92_combout  & ((\my_processor|data_writeReg[11]~110_combout  & ((\my_processor|my_alu|Add1~22_combout ))) # (!\my_processor|data_writeReg[11]~110_combout  & 
// (\my_regfile|data_readRegA[11]~315_combout )))) # (!\my_processor|data_writeReg[15]~92_combout  & (((\my_processor|data_writeReg[11]~110_combout ))))

	.dataa(\my_regfile|data_readRegA[11]~315_combout ),
	.datab(\my_processor|data_writeReg[15]~92_combout ),
	.datac(\my_processor|my_alu|Add1~22_combout ),
	.datad(\my_processor|data_writeReg[11]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~111 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[11]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \my_processor|data_writeReg[11]~236 (
// Equation(s):
// \my_processor|data_writeReg[11]~236_combout  = (\my_processor|data_writeReg[11]~111_combout  & ((!\my_processor|c2|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|c2|ad4~0_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~111_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~236 .lut_mask = 16'h7700;
defparam \my_processor|data_writeReg[11]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N11
dffeas \my_regfile|register[11].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N25
dffeas \my_regfile|register[12].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~301 (
// Equation(s):
// \my_regfile|data_readRegA[11]~301_combout  = (\my_regfile|register[11].df|dffe_array[11].df|q~q  & (((\my_regfile|register[12].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~301 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[11]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N15
dffeas \my_regfile|register[15].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N21
dffeas \my_regfile|register[16].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~303 (
// Equation(s):
// \my_regfile|data_readRegA[11]~303_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[11].df|q~q  & ((\my_regfile|register[15].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~303 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[11]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N11
dffeas \my_regfile|register[13].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N17
dffeas \my_regfile|register[14].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~302 (
// Equation(s):
// \my_regfile|data_readRegA[11]~302_combout  = (\my_regfile|register[13].df|dffe_array[11].df|q~q  & (((\my_regfile|register[14].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~302 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[11]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N31
dffeas \my_regfile|register[9].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N13
dffeas \my_regfile|register[10].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~300 (
// Equation(s):
// \my_regfile|data_readRegA[11]~300_combout  = (\my_regfile|register[9].df|dffe_array[11].df|q~q  & (((\my_regfile|register[10].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~300 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[11]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~304 (
// Equation(s):
// \my_regfile|data_readRegA[11]~304_combout  = (\my_regfile|data_readRegA[11]~301_combout  & (\my_regfile|data_readRegA[11]~303_combout  & (\my_regfile|data_readRegA[11]~302_combout  & \my_regfile|data_readRegA[11]~300_combout )))

	.dataa(\my_regfile|data_readRegA[11]~301_combout ),
	.datab(\my_regfile|data_readRegA[11]~303_combout ),
	.datac(\my_regfile|data_readRegA[11]~302_combout ),
	.datad(\my_regfile|data_readRegA[11]~300_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~304 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N1
dffeas \my_regfile|register[18].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N31
dffeas \my_regfile|register[17].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~305 (
// Equation(s):
// \my_regfile|data_readRegA[11]~305_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[11].df|q~q  & ((\my_regfile|register[18].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~305 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[11]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N31
dffeas \my_regfile|register[21].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N1
dffeas \my_regfile|register[22].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~307 (
// Equation(s):
// \my_regfile|data_readRegA[11]~307_combout  = (\my_regfile|register[21].df|dffe_array[11].df|q~q  & (((\my_regfile|register[22].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~307 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[11]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N7
dffeas \my_regfile|register[19].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N29
dffeas \my_regfile|register[20].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~306 (
// Equation(s):
// \my_regfile|data_readRegA[11]~306_combout  = (\my_regfile|register[19].df|dffe_array[11].df|q~q  & (((\my_regfile|register[20].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~306 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[11]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \my_regfile|register[23].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \my_regfile|register[24].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~308 (
// Equation(s):
// \my_regfile|data_readRegA[11]~308_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[11].df|q~q  & ((\my_regfile|register[23].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~308 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[11]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~309 (
// Equation(s):
// \my_regfile|data_readRegA[11]~309_combout  = (\my_regfile|data_readRegA[11]~305_combout  & (\my_regfile|data_readRegA[11]~307_combout  & (\my_regfile|data_readRegA[11]~306_combout  & \my_regfile|data_readRegA[11]~308_combout )))

	.dataa(\my_regfile|data_readRegA[11]~305_combout ),
	.datab(\my_regfile|data_readRegA[11]~307_combout ),
	.datac(\my_regfile|data_readRegA[11]~306_combout ),
	.datad(\my_regfile|data_readRegA[11]~308_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~309 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N15
dffeas \my_regfile|register[5].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N29
dffeas \my_regfile|register[6].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~297 (
// Equation(s):
// \my_regfile|data_readRegA[11]~297_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[11].df|q~q  & ((\my_regfile|register[6].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~297 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[11]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N3
dffeas \my_regfile|register[1].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N17
dffeas \my_regfile|register[2].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~294 (
// Equation(s):
// \my_regfile|data_readRegA[11]~294_combout  = (\my_regfile|register[1].df|dffe_array[11].df|q~q  & (((\my_regfile|register[2].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~294 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[11]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N27
dffeas \my_regfile|register[7].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N13
dffeas \my_regfile|register[8].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~298 (
// Equation(s):
// \my_regfile|data_readRegA[11]~298_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[11].df|q~q  & ((\my_regfile|register[7].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~298 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[11]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \my_regfile|register[3].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \my_regfile|register[4].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~295 (
// Equation(s):
// \my_regfile|data_readRegA[11]~295_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~295 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[11]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~296 (
// Equation(s):
// \my_regfile|data_readRegA[11]~296_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[11]~295_combout  & ((\my_regfile|register[3].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[11]~295_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~296 .lut_mask = 16'h4500;
defparam \my_regfile|data_readRegA[11]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~299 (
// Equation(s):
// \my_regfile|data_readRegA[11]~299_combout  = (\my_regfile|data_readRegA[11]~297_combout  & (\my_regfile|data_readRegA[11]~294_combout  & (\my_regfile|data_readRegA[11]~298_combout  & \my_regfile|data_readRegA[11]~296_combout )))

	.dataa(\my_regfile|data_readRegA[11]~297_combout ),
	.datab(\my_regfile|data_readRegA[11]~294_combout ),
	.datac(\my_regfile|data_readRegA[11]~298_combout ),
	.datad(\my_regfile|data_readRegA[11]~296_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~299 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N1
dffeas \my_regfile|register[29].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \my_regfile|d0|d4|and5 (
// Equation(s):
// \my_regfile|d0|d4|and5~combout  = (\my_regfile|d0|d0|and1~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & !\my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\my_regfile|d0|d0|and1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and5 .lut_mask = 16'h0080;
defparam \my_regfile|d0|d4|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N19
dffeas \my_regfile|register[30].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N25
dffeas \my_regfile|register[31].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~313 (
// Equation(s):
// \my_regfile|data_readRegA[11]~313_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[11].df|q~q  & ((\my_regfile|register[30].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~313 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[11]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N31
dffeas \my_regfile|register[27].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N1
dffeas \my_regfile|register[28].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~311 (
// Equation(s):
// \my_regfile|data_readRegA[11]~311_combout  = (((\my_regfile|register[28].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d0|and1~2_combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~311 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[11]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N7
dffeas \my_regfile|register[26].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \my_regfile|register[25].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~236_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~310 (
// Equation(s):
// \my_regfile|data_readRegA[11]~310_combout  = (\my_regfile|register[26].df|dffe_array[11].df|q~q  & (((\my_regfile|register[25].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|d0|d4|and1~combout ),
	.datad(\my_regfile|register[25].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~310 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[11]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~312 (
// Equation(s):
// \my_regfile|data_readRegA[11]~312_combout  = (\my_regfile|data_readRegA[11]~311_combout  & (\my_regfile|data_readRegA[11]~310_combout  & ((\my_regfile|register[27].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|data_readRegA[11]~311_combout ),
	.datac(\my_regfile|d0|d4|and3~combout ),
	.datad(\my_regfile|data_readRegA[11]~310_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~312 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[11]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~314 (
// Equation(s):
// \my_regfile|data_readRegA[11]~314_combout  = (\my_regfile|data_readRegA[11]~313_combout  & (\my_regfile|data_readRegA[11]~312_combout  & ((\my_regfile|register[29].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[11]~313_combout ),
	.datad(\my_regfile|data_readRegA[11]~312_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~314 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[11]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~315 (
// Equation(s):
// \my_regfile|data_readRegA[11]~315_combout  = (\my_regfile|data_readRegA[11]~304_combout  & (\my_regfile|data_readRegA[11]~309_combout  & (\my_regfile|data_readRegA[11]~299_combout  & \my_regfile|data_readRegA[11]~314_combout )))

	.dataa(\my_regfile|data_readRegA[11]~304_combout ),
	.datab(\my_regfile|data_readRegA[11]~309_combout ),
	.datac(\my_regfile|data_readRegA[11]~299_combout ),
	.datad(\my_regfile|data_readRegA[11]~314_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~315 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \my_processor|my_alu|Add1~24 (
// Equation(s):
// \my_processor|my_alu|Add1~24_combout  = (\my_regfile|data_readRegA[12]~337_combout  & ((GND) # (!\my_processor|my_alu|Add1~23 ))) # (!\my_regfile|data_readRegA[12]~337_combout  & (\my_processor|my_alu|Add1~23  $ (GND)))
// \my_processor|my_alu|Add1~25  = CARRY((\my_regfile|data_readRegA[12]~337_combout ) # (!\my_processor|my_alu|Add1~23 ))

	.dataa(\my_regfile|data_readRegA[12]~337_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~23 ),
	.combout(\my_processor|my_alu|Add1~24_combout ),
	.cout(\my_processor|my_alu|Add1~25 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~24 .lut_mask = 16'h5AAF;
defparam \my_processor|my_alu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \my_processor|my_alu|Add0~24 (
// Equation(s):
// \my_processor|my_alu|Add0~24_combout  = (\my_regfile|data_readRegA[12]~337_combout  & (\my_processor|my_alu|Add0~23  $ (GND))) # (!\my_regfile|data_readRegA[12]~337_combout  & (!\my_processor|my_alu|Add0~23  & VCC))
// \my_processor|my_alu|Add0~25  = CARRY((\my_regfile|data_readRegA[12]~337_combout  & !\my_processor|my_alu|Add0~23 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[12]~337_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~23 ),
	.combout(\my_processor|my_alu|Add0~24_combout ),
	.cout(\my_processor|my_alu|Add0~25 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~24 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~20 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[19]~487_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[17]~444_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[17]~444_combout ),
	.datad(\my_regfile|data_readRegA[19]~487_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~20 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~22 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~21_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~21_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~22 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~25 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[15]~401_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[13]~358_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[13]~358_combout ),
	.datad(\my_regfile|data_readRegA[15]~401_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~25 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~27 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~26_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~25_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~27 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~82 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~22_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~27_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~22_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~82 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~13 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[27]~659_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[25]~615_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[25]~615_combout ),
	.datad(\my_regfile|data_readRegA[27]~659_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~13 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~15 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~15_combout  = (\my_processor|my_alu|ShiftRight0~13_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftRight0~14_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~13_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~15 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~17 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[23]~572_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~530_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[23]~572_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[21]~530_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~17 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~19 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~18_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~17_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~19 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~84 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~15_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~19_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~15_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~84 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \my_processor|data_writeReg[12]~112 (
// Equation(s):
// \my_processor|data_writeReg[12]~112_combout  = (\my_processor|data_writeReg[15]~94_combout  & (\my_processor|data_writeReg[15]~95_combout )) # (!\my_processor|data_writeReg[15]~94_combout  & ((\my_processor|data_writeReg[15]~95_combout  & 
// (\my_processor|my_alu|ShiftRight0~100_combout )) # (!\my_processor|data_writeReg[15]~95_combout  & ((\my_processor|my_alu|ShiftLeft0~58_combout )))))

	.dataa(\my_processor|data_writeReg[15]~94_combout ),
	.datab(\my_processor|data_writeReg[15]~95_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~100_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~112 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[12]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \my_processor|data_writeReg[12]~113 (
// Equation(s):
// \my_processor|data_writeReg[12]~113_combout  = (\my_processor|data_writeReg[15]~93_combout  & (((\my_processor|data_writeReg[12]~112_combout )))) # (!\my_processor|data_writeReg[15]~93_combout  & ((\my_processor|data_writeReg[12]~112_combout  & 
// ((\my_processor|my_alu|ShiftRight0~84_combout ))) # (!\my_processor|data_writeReg[12]~112_combout  & (\my_processor|my_alu|ShiftRight0~82_combout ))))

	.dataa(\my_processor|data_writeReg[15]~93_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~82_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~84_combout ),
	.datad(\my_processor|data_writeReg[12]~112_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~113 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[12]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \my_processor|data_writeReg[12]~114 (
// Equation(s):
// \my_processor|data_writeReg[12]~114_combout  = (\my_processor|data_writeReg[15]~91_combout  & (!\my_processor|data_writeReg[15]~90_combout  & (\my_processor|my_alu|Add0~24_combout ))) # (!\my_processor|data_writeReg[15]~91_combout  & 
// ((\my_processor|data_writeReg[15]~90_combout ) # ((\my_processor|data_writeReg[12]~113_combout ))))

	.dataa(\my_processor|data_writeReg[15]~91_combout ),
	.datab(\my_processor|data_writeReg[15]~90_combout ),
	.datac(\my_processor|my_alu|Add0~24_combout ),
	.datad(\my_processor|data_writeReg[12]~113_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~114 .lut_mask = 16'h7564;
defparam \my_processor|data_writeReg[12]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \my_processor|data_writeReg[12]~115 (
// Equation(s):
// \my_processor|data_writeReg[12]~115_combout  = (\my_processor|data_writeReg[15]~92_combout  & ((\my_processor|data_writeReg[12]~114_combout  & ((\my_processor|my_alu|Add1~24_combout ))) # (!\my_processor|data_writeReg[12]~114_combout  & 
// (\my_regfile|data_readRegA[12]~337_combout )))) # (!\my_processor|data_writeReg[15]~92_combout  & (((\my_processor|data_writeReg[12]~114_combout ))))

	.dataa(\my_regfile|data_readRegA[12]~337_combout ),
	.datab(\my_processor|data_writeReg[15]~92_combout ),
	.datac(\my_processor|my_alu|Add1~24_combout ),
	.datad(\my_processor|data_writeReg[12]~114_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~115 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[12]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \my_processor|data_writeReg[12]~237 (
// Equation(s):
// \my_processor|data_writeReg[12]~237_combout  = (\my_processor|data_writeReg[12]~115_combout  & ((!\my_processor|c2|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|c2|ad4~0_combout ),
	.datad(\my_processor|data_writeReg[12]~115_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~237 .lut_mask = 16'h3F00;
defparam \my_processor|data_writeReg[12]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N17
dffeas \my_regfile|register[16].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N3
dffeas \my_regfile|register[15].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~325 (
// Equation(s):
// \my_regfile|data_readRegA[12]~325_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[12].df|q~q  & ((\my_regfile|register[15].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~325 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[12]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N7
dffeas \my_regfile|register[11].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N21
dffeas \my_regfile|register[12].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~323 (
// Equation(s):
// \my_regfile|data_readRegA[12]~323_combout  = (\my_regfile|register[11].df|dffe_array[12].df|q~q  & (((\my_regfile|register[12].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~323 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[12]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N19
dffeas \my_regfile|register[13].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N5
dffeas \my_regfile|register[14].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~324 (
// Equation(s):
// \my_regfile|data_readRegA[12]~324_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[12].df|q~q  & ((\my_regfile|register[14].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~324 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[12]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N7
dffeas \my_regfile|register[9].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N17
dffeas \my_regfile|register[10].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~322 (
// Equation(s):
// \my_regfile|data_readRegA[12]~322_combout  = (\my_regfile|register[9].df|dffe_array[12].df|q~q  & (((\my_regfile|register[10].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~322 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[12]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~326 (
// Equation(s):
// \my_regfile|data_readRegA[12]~326_combout  = (\my_regfile|data_readRegA[12]~325_combout  & (\my_regfile|data_readRegA[12]~323_combout  & (\my_regfile|data_readRegA[12]~324_combout  & \my_regfile|data_readRegA[12]~322_combout )))

	.dataa(\my_regfile|data_readRegA[12]~325_combout ),
	.datab(\my_regfile|data_readRegA[12]~323_combout ),
	.datac(\my_regfile|data_readRegA[12]~324_combout ),
	.datad(\my_regfile|data_readRegA[12]~322_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~326 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N5
dffeas \my_regfile|register[21].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N3
dffeas \my_regfile|register[22].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~329 (
// Equation(s):
// \my_regfile|data_readRegA[12]~329_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[12].df|q~q  & ((\my_regfile|register[21].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~329 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N15
dffeas \my_regfile|register[23].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N5
dffeas \my_regfile|register[24].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~330 (
// Equation(s):
// \my_regfile|data_readRegA[12]~330_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[12].df|q~q  & ((\my_regfile|register[23].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~330 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N23
dffeas \my_regfile|register[17].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N29
dffeas \my_regfile|register[18].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~327 (
// Equation(s):
// \my_regfile|data_readRegA[12]~327_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[12].df|q~q  & ((\my_regfile|register[18].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~327 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[12]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N27
dffeas \my_regfile|register[19].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N5
dffeas \my_regfile|register[20].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~328 (
// Equation(s):
// \my_regfile|data_readRegA[12]~328_combout  = (\my_regfile|register[19].df|dffe_array[12].df|q~q  & (((\my_regfile|register[20].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~328 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[12]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~331 (
// Equation(s):
// \my_regfile|data_readRegA[12]~331_combout  = (\my_regfile|data_readRegA[12]~329_combout  & (\my_regfile|data_readRegA[12]~330_combout  & (\my_regfile|data_readRegA[12]~327_combout  & \my_regfile|data_readRegA[12]~328_combout )))

	.dataa(\my_regfile|data_readRegA[12]~329_combout ),
	.datab(\my_regfile|data_readRegA[12]~330_combout ),
	.datac(\my_regfile|data_readRegA[12]~327_combout ),
	.datad(\my_regfile|data_readRegA[12]~328_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~331 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \my_regfile|register[28].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \my_regfile|register[27].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~333 (
// Equation(s):
// \my_regfile|data_readRegA[12]~333_combout  = (\my_regfile|register[28].df|dffe_array[12].df|q~q  & (((\my_regfile|register[27].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~333 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[12]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N9
dffeas \my_regfile|register[29].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~334 (
// Equation(s):
// \my_regfile|data_readRegA[12]~334_combout  = (((\my_regfile|register[29].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and1~2_combout )

	.dataa(\my_regfile|d0|d0|and1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[29].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~334 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[12]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N17
dffeas \my_regfile|register[30].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N3
dffeas \my_regfile|register[31].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~335 (
// Equation(s):
// \my_regfile|data_readRegA[12]~335_combout  = (\my_regfile|register[30].df|dffe_array[12].df|q~q  & (((\my_regfile|register[31].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~335 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[12]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N17
dffeas \my_regfile|register[25].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N11
dffeas \my_regfile|register[26].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~332 (
// Equation(s):
// \my_regfile|data_readRegA[12]~332_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[12].df|q~q  & ((\my_regfile|register[26].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~332 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[12]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~336 (
// Equation(s):
// \my_regfile|data_readRegA[12]~336_combout  = (\my_regfile|data_readRegA[12]~333_combout  & (\my_regfile|data_readRegA[12]~334_combout  & (\my_regfile|data_readRegA[12]~335_combout  & \my_regfile|data_readRegA[12]~332_combout )))

	.dataa(\my_regfile|data_readRegA[12]~333_combout ),
	.datab(\my_regfile|data_readRegA[12]~334_combout ),
	.datac(\my_regfile|data_readRegA[12]~335_combout ),
	.datad(\my_regfile|data_readRegA[12]~332_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~336 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N20
cycloneive_lcell_comb \my_regfile|register[7].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[7].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~237_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~237_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[7].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[12].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[7].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N21
dffeas \my_regfile|register[7].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[7].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N15
dffeas \my_regfile|register[8].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~320 (
// Equation(s):
// \my_regfile|data_readRegA[12]~320_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[12].df|q~q  & ((\my_regfile|register[8].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~320 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[12]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N27
dffeas \my_regfile|register[5].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N17
dffeas \my_regfile|register[6].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~319 (
// Equation(s):
// \my_regfile|data_readRegA[12]~319_combout  = (\my_regfile|register[5].df|dffe_array[12].df|q~q  & (((\my_regfile|register[6].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~319 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[12]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N1
dffeas \my_regfile|register[3].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N13
dffeas \my_regfile|register[4].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~317 (
// Equation(s):
// \my_regfile|data_readRegA[12]~317_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~317 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[12]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~318 (
// Equation(s):
// \my_regfile|data_readRegA[12]~318_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[12]~317_combout  & ((\my_regfile|register[3].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|data_readRegA[12]~317_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~318 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[12]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N15
dffeas \my_regfile|register[1].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N9
dffeas \my_regfile|register[2].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~237_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~316 (
// Equation(s):
// \my_regfile|data_readRegA[12]~316_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[12].df|q~q  & ((\my_regfile|register[2].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~316 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[12]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~321 (
// Equation(s):
// \my_regfile|data_readRegA[12]~321_combout  = (\my_regfile|data_readRegA[12]~320_combout  & (\my_regfile|data_readRegA[12]~319_combout  & (\my_regfile|data_readRegA[12]~318_combout  & \my_regfile|data_readRegA[12]~316_combout )))

	.dataa(\my_regfile|data_readRegA[12]~320_combout ),
	.datab(\my_regfile|data_readRegA[12]~319_combout ),
	.datac(\my_regfile|data_readRegA[12]~318_combout ),
	.datad(\my_regfile|data_readRegA[12]~316_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~321 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~337 (
// Equation(s):
// \my_regfile|data_readRegA[12]~337_combout  = (\my_regfile|data_readRegA[12]~326_combout  & (\my_regfile|data_readRegA[12]~331_combout  & (\my_regfile|data_readRegA[12]~336_combout  & \my_regfile|data_readRegA[12]~321_combout )))

	.dataa(\my_regfile|data_readRegA[12]~326_combout ),
	.datab(\my_regfile|data_readRegA[12]~331_combout ),
	.datac(\my_regfile|data_readRegA[12]~336_combout ),
	.datad(\my_regfile|data_readRegA[12]~321_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~337 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \my_processor|my_alu|Add0~26 (
// Equation(s):
// \my_processor|my_alu|Add0~26_combout  = (\my_regfile|data_readRegA[13]~358_combout  & (!\my_processor|my_alu|Add0~25 )) # (!\my_regfile|data_readRegA[13]~358_combout  & ((\my_processor|my_alu|Add0~25 ) # (GND)))
// \my_processor|my_alu|Add0~27  = CARRY((!\my_processor|my_alu|Add0~25 ) # (!\my_regfile|data_readRegA[13]~358_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[13]~358_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~25 ),
	.combout(\my_processor|my_alu|Add0~26_combout ),
	.cout(\my_processor|my_alu|Add0~27 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~26 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~40 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~39_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~20_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftRight0~39_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~40 .lut_mask = 16'hB8B8;
defparam \my_processor|my_alu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~49 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~48_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~25_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~25_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~49 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~86 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~49_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~40_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~86 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~34 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[28]~681_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~659_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[27]~659_combout ),
	.datad(\my_regfile|data_readRegA[28]~681_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~34 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~35 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~35_combout  = (\my_processor|my_alu|ShiftRight0~103_combout ) # ((\my_processor|my_alu|ShiftRight0~34_combout ) # ((\my_processor|my_alu|ShiftLeft0~10_combout  & \my_regfile|data_readRegA[26]~637_combout )))

	.dataa(\my_processor|my_alu|ShiftRight0~103_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~10_combout ),
	.datac(\my_regfile|data_readRegA[26]~637_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~35 .lut_mask = 16'hFFEA;
defparam \my_processor|my_alu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~37 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[24]~594_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[22]~551_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[24]~594_combout ),
	.datad(\my_regfile|data_readRegA[22]~551_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~37 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~38 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~37_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~17_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~37_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~38 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~88 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~35_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~38_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftRight0~35_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~88 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \my_processor|data_writeReg[13]~116 (
// Equation(s):
// \my_processor|data_writeReg[13]~116_combout  = (\my_processor|data_writeReg[15]~94_combout  & (\my_processor|data_writeReg[15]~95_combout )) # (!\my_processor|data_writeReg[15]~94_combout  & ((\my_processor|data_writeReg[15]~95_combout  & 
// ((\my_processor|my_alu|ShiftRight0~101_combout ))) # (!\my_processor|data_writeReg[15]~95_combout  & (\my_processor|my_alu|ShiftLeft0~62_combout ))))

	.dataa(\my_processor|data_writeReg[15]~94_combout ),
	.datab(\my_processor|data_writeReg[15]~95_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~62_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~101_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~116 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[13]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \my_processor|data_writeReg[13]~117 (
// Equation(s):
// \my_processor|data_writeReg[13]~117_combout  = (\my_processor|data_writeReg[15]~93_combout  & (((\my_processor|data_writeReg[13]~116_combout )))) # (!\my_processor|data_writeReg[15]~93_combout  & ((\my_processor|data_writeReg[13]~116_combout  & 
// ((\my_processor|my_alu|ShiftRight0~88_combout ))) # (!\my_processor|data_writeReg[13]~116_combout  & (\my_processor|my_alu|ShiftRight0~86_combout ))))

	.dataa(\my_processor|data_writeReg[15]~93_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~86_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~88_combout ),
	.datad(\my_processor|data_writeReg[13]~116_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~117 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[13]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \my_processor|data_writeReg[13]~118 (
// Equation(s):
// \my_processor|data_writeReg[13]~118_combout  = (\my_processor|data_writeReg[15]~90_combout  & (!\my_processor|data_writeReg[15]~91_combout )) # (!\my_processor|data_writeReg[15]~90_combout  & ((\my_processor|data_writeReg[15]~91_combout  & 
// (\my_processor|my_alu|Add0~26_combout )) # (!\my_processor|data_writeReg[15]~91_combout  & ((\my_processor|data_writeReg[13]~117_combout )))))

	.dataa(\my_processor|data_writeReg[15]~90_combout ),
	.datab(\my_processor|data_writeReg[15]~91_combout ),
	.datac(\my_processor|my_alu|Add0~26_combout ),
	.datad(\my_processor|data_writeReg[13]~117_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~118 .lut_mask = 16'h7362;
defparam \my_processor|data_writeReg[13]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \my_processor|my_alu|Add1~26 (
// Equation(s):
// \my_processor|my_alu|Add1~26_combout  = (\my_regfile|data_readRegA[13]~358_combout  & (\my_processor|my_alu|Add1~25  & VCC)) # (!\my_regfile|data_readRegA[13]~358_combout  & (!\my_processor|my_alu|Add1~25 ))
// \my_processor|my_alu|Add1~27  = CARRY((!\my_regfile|data_readRegA[13]~358_combout  & !\my_processor|my_alu|Add1~25 ))

	.dataa(\my_regfile|data_readRegA[13]~358_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~25 ),
	.combout(\my_processor|my_alu|Add1~26_combout ),
	.cout(\my_processor|my_alu|Add1~27 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~26 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \my_processor|data_writeReg[13]~119 (
// Equation(s):
// \my_processor|data_writeReg[13]~119_combout  = (\my_processor|data_writeReg[15]~92_combout  & ((\my_processor|data_writeReg[13]~118_combout  & ((\my_processor|my_alu|Add1~26_combout ))) # (!\my_processor|data_writeReg[13]~118_combout  & 
// (\my_regfile|data_readRegA[13]~358_combout )))) # (!\my_processor|data_writeReg[15]~92_combout  & (((\my_processor|data_writeReg[13]~118_combout ))))

	.dataa(\my_regfile|data_readRegA[13]~358_combout ),
	.datab(\my_processor|data_writeReg[15]~92_combout ),
	.datac(\my_processor|data_writeReg[13]~118_combout ),
	.datad(\my_processor|my_alu|Add1~26_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~119 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[13]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \my_processor|data_writeReg[13]~238 (
// Equation(s):
// \my_processor|data_writeReg[13]~238_combout  = (\my_processor|data_writeReg[13]~119_combout  & ((!\my_processor|c2|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\my_processor|c2|ad4~0_combout ),
	.datad(\my_processor|data_writeReg[13]~119_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~238 .lut_mask = 16'h5F00;
defparam \my_processor|data_writeReg[13]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N19
dffeas \my_regfile|register[9].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N5
dffeas \my_regfile|register[10].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~344 (
// Equation(s):
// \my_regfile|data_readRegA[13]~344_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[13].df|q~q  & ((\my_regfile|register[9].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~344 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[13]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N17
dffeas \my_regfile|register[11].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N19
dffeas \my_regfile|register[12].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~345 (
// Equation(s):
// \my_regfile|data_readRegA[13]~345_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[13].df|q~q  & ((\my_regfile|register[12].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~345 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N3
dffeas \my_regfile|register[13].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N29
dffeas \my_regfile|register[14].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~346 (
// Equation(s):
// \my_regfile|data_readRegA[13]~346_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[13].df|q~q  & ((\my_regfile|register[14].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~346 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N11
dffeas \my_regfile|register[15].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N9
dffeas \my_regfile|register[16].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~347 (
// Equation(s):
// \my_regfile|data_readRegA[13]~347_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[13].df|q~q  & ((\my_regfile|register[16].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~347 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~348 (
// Equation(s):
// \my_regfile|data_readRegA[13]~348_combout  = (\my_regfile|data_readRegA[13]~344_combout  & (\my_regfile|data_readRegA[13]~345_combout  & (\my_regfile|data_readRegA[13]~346_combout  & \my_regfile|data_readRegA[13]~347_combout )))

	.dataa(\my_regfile|data_readRegA[13]~344_combout ),
	.datab(\my_regfile|data_readRegA[13]~345_combout ),
	.datac(\my_regfile|data_readRegA[13]~346_combout ),
	.datad(\my_regfile|data_readRegA[13]~347_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~348 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N7
dffeas \my_regfile|register[23].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \my_regfile|register[24].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~352 (
// Equation(s):
// \my_regfile|data_readRegA[13]~352_combout  = (\my_regfile|register[23].df|dffe_array[13].df|q~q  & (((\my_regfile|register[24].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~352 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[13]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N15
dffeas \my_regfile|register[19].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N9
dffeas \my_regfile|register[20].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~350 (
// Equation(s):
// \my_regfile|data_readRegA[13]~350_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[13].df|q~q  & ((\my_regfile|register[20].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~350 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N11
dffeas \my_regfile|register[21].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N29
dffeas \my_regfile|register[22].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~351 (
// Equation(s):
// \my_regfile|data_readRegA[13]~351_combout  = (\my_regfile|register[21].df|dffe_array[13].df|q~q  & (((\my_regfile|register[22].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~351 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[13]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N31
dffeas \my_regfile|register[17].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N13
dffeas \my_regfile|register[18].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~349 (
// Equation(s):
// \my_regfile|data_readRegA[13]~349_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[13].df|q~q  & ((\my_regfile|register[18].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~349 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~353 (
// Equation(s):
// \my_regfile|data_readRegA[13]~353_combout  = (\my_regfile|data_readRegA[13]~352_combout  & (\my_regfile|data_readRegA[13]~350_combout  & (\my_regfile|data_readRegA[13]~351_combout  & \my_regfile|data_readRegA[13]~349_combout )))

	.dataa(\my_regfile|data_readRegA[13]~352_combout ),
	.datab(\my_regfile|data_readRegA[13]~350_combout ),
	.datac(\my_regfile|data_readRegA[13]~351_combout ),
	.datad(\my_regfile|data_readRegA[13]~349_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~353 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N31
dffeas \my_regfile|register[1].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N1
dffeas \my_regfile|register[2].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~338 (
// Equation(s):
// \my_regfile|data_readRegA[13]~338_combout  = (\my_regfile|register[1].df|dffe_array[13].df|q~q  & (((\my_regfile|register[2].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~338 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[13]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N19
dffeas \my_regfile|register[8].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N1
dffeas \my_regfile|register[7].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~342 (
// Equation(s):
// \my_regfile|data_readRegA[13]~342_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[13].df|q~q  & ((\my_regfile|register[8].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~342 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[13]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \my_regfile|register[3].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N31
dffeas \my_regfile|register[4].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~339 (
// Equation(s):
// \my_regfile|data_readRegA[13]~339_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~339 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[13]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~340 (
// Equation(s):
// \my_regfile|data_readRegA[13]~340_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[13]~339_combout  & ((\my_regfile|register[3].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[13]~339_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~340 .lut_mask = 16'h2300;
defparam \my_regfile|data_readRegA[13]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N11
dffeas \my_regfile|register[6].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N25
dffeas \my_regfile|register[5].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~341 (
// Equation(s):
// \my_regfile|data_readRegA[13]~341_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[13].df|q~q  & ((\my_regfile|register[6].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~341 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[13]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~343 (
// Equation(s):
// \my_regfile|data_readRegA[13]~343_combout  = (\my_regfile|data_readRegA[13]~338_combout  & (\my_regfile|data_readRegA[13]~342_combout  & (\my_regfile|data_readRegA[13]~340_combout  & \my_regfile|data_readRegA[13]~341_combout )))

	.dataa(\my_regfile|data_readRegA[13]~338_combout ),
	.datab(\my_regfile|data_readRegA[13]~342_combout ),
	.datac(\my_regfile|data_readRegA[13]~340_combout ),
	.datad(\my_regfile|data_readRegA[13]~341_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~343 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N5
dffeas \my_regfile|register[25].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N27
dffeas \my_regfile|register[26].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~354 (
// Equation(s):
// \my_regfile|data_readRegA[13]~354_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[13].df|q~q  & ((\my_regfile|register[26].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~354 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N25
dffeas \my_regfile|register[27].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N11
dffeas \my_regfile|register[28].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~355 (
// Equation(s):
// \my_regfile|data_readRegA[13]~355_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[13].df|q~q  & ((\my_regfile|register[28].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~355 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N5
dffeas \my_regfile|register[31].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~238_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N7
dffeas \my_regfile|register[30].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~356 (
// Equation(s):
// \my_regfile|data_readRegA[13]~356_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[13].df|q~q  & ((\my_regfile|register[30].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~356 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[13]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~238_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~238_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[13].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[29].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N19
dffeas \my_regfile|register[29].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~752 (
// Equation(s):
// \my_regfile|data_readRegA[13]~752_combout  = ((\my_regfile|register[29].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d0|d2|and5~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20]))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|register[29].df|dffe_array[13].df|q~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|d0|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~752_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~752 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegA[13]~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~357 (
// Equation(s):
// \my_regfile|data_readRegA[13]~357_combout  = (\my_regfile|data_readRegA[13]~354_combout  & (\my_regfile|data_readRegA[13]~355_combout  & (\my_regfile|data_readRegA[13]~356_combout  & \my_regfile|data_readRegA[13]~752_combout )))

	.dataa(\my_regfile|data_readRegA[13]~354_combout ),
	.datab(\my_regfile|data_readRegA[13]~355_combout ),
	.datac(\my_regfile|data_readRegA[13]~356_combout ),
	.datad(\my_regfile|data_readRegA[13]~752_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~357 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~358 (
// Equation(s):
// \my_regfile|data_readRegA[13]~358_combout  = (\my_regfile|data_readRegA[13]~348_combout  & (\my_regfile|data_readRegA[13]~353_combout  & (\my_regfile|data_readRegA[13]~343_combout  & \my_regfile|data_readRegA[13]~357_combout )))

	.dataa(\my_regfile|data_readRegA[13]~348_combout ),
	.datab(\my_regfile|data_readRegA[13]~353_combout ),
	.datac(\my_regfile|data_readRegA[13]~343_combout ),
	.datad(\my_regfile|data_readRegA[13]~357_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~358 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~63 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[11]~315_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[13]~358_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[13]~358_combout ),
	.datad(\my_regfile|data_readRegA[11]~315_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~63 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~85 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~63_combout ) # ((\my_processor|my_alu|ShiftLeft0~64_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~84_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~63_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~84_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~85 .lut_mask = 16'hFAD8;
defparam \my_processor|my_alu|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \my_processor|data_writeReg[26]~187 (
// Equation(s):
// \my_processor|data_writeReg[26]~187_combout  = (\my_processor|data_writeReg[26]~186_combout  & ((\my_processor|data_writeReg[0]~33_combout ) # ((\my_processor|my_alu|ShiftLeft0~85_combout )))) # (!\my_processor|data_writeReg[26]~186_combout  & 
// (!\my_processor|data_writeReg[0]~33_combout  & ((\my_processor|my_alu|ShiftLeft0~50_combout ))))

	.dataa(\my_processor|data_writeReg[26]~186_combout ),
	.datab(\my_processor|data_writeReg[0]~33_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~85_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~187 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[26]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \my_processor|data_writeReg[26]~188 (
// Equation(s):
// \my_processor|data_writeReg[26]~188_combout  = (\my_processor|data_writeReg[3]~47_combout  & (((\my_processor|data_writeReg[3]~49_combout  & \my_regfile|data_readRegA[31]~747_combout )))) # (!\my_processor|data_writeReg[3]~47_combout  & 
// ((\my_processor|data_writeReg[26]~187_combout ) # ((!\my_processor|data_writeReg[3]~49_combout ))))

	.dataa(\my_processor|data_writeReg[3]~47_combout ),
	.datab(\my_processor|data_writeReg[26]~187_combout ),
	.datac(\my_processor|data_writeReg[3]~49_combout ),
	.datad(\my_regfile|data_readRegA[31]~747_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~188 .lut_mask = 16'hE545;
defparam \my_processor|data_writeReg[26]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \my_processor|data_writeReg[26]~189 (
// Equation(s):
// \my_processor|data_writeReg[26]~189_combout  = (\my_processor|data_writeReg[3]~49_combout  & (((\my_processor|data_writeReg[26]~188_combout )))) # (!\my_processor|data_writeReg[3]~49_combout  & ((\my_processor|data_writeReg[26]~188_combout  & 
// ((\my_processor|my_alu|Add1~52_combout ))) # (!\my_processor|data_writeReg[26]~188_combout  & (\my_processor|my_alu|ShiftRight0~99_combout ))))

	.dataa(\my_processor|data_writeReg[3]~49_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~99_combout ),
	.datac(\my_processor|data_writeReg[26]~188_combout ),
	.datad(\my_processor|my_alu|Add1~52_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~189 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[26]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \my_processor|data_writeReg[26]~190 (
// Equation(s):
// \my_processor|data_writeReg[26]~190_combout  = (\my_processor|data_writeReg[24]~176_combout  & ((\my_processor|data_writeReg[26]~189_combout ) # ((\my_processor|data_writeReg[5]~232_combout  & \my_processor|my_alu|Add0~52_combout )))) # 
// (!\my_processor|data_writeReg[24]~176_combout  & (\my_processor|data_writeReg[5]~232_combout  & (\my_processor|my_alu|Add0~52_combout )))

	.dataa(\my_processor|data_writeReg[24]~176_combout ),
	.datab(\my_processor|data_writeReg[5]~232_combout ),
	.datac(\my_processor|my_alu|Add0~52_combout ),
	.datad(\my_processor|data_writeReg[26]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~190 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[26]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \my_processor|data_writeReg[26]~191 (
// Equation(s):
// \my_processor|data_writeReg[26]~191_combout  = (\my_processor|data_writeReg[26]~190_combout ) # ((\my_regfile|data_readRegA[26]~637_combout  & \my_processor|data_writeReg[24]~178_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[26]~637_combout ),
	.datac(\my_processor|data_writeReg[24]~178_combout ),
	.datad(\my_processor|data_writeReg[26]~190_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~191 .lut_mask = 16'hFFC0;
defparam \my_processor|data_writeReg[26]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N3
dffeas \my_regfile|register[15].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \my_regfile|register[16].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~625 (
// Equation(s):
// \my_regfile|data_readRegA[26]~625_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[26].df|q~q  & ((\my_regfile|register[16].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~625 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[26]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N31
dffeas \my_regfile|register[9].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N1
dffeas \my_regfile|register[10].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~622 (
// Equation(s):
// \my_regfile|data_readRegA[26]~622_combout  = (\my_regfile|register[9].df|dffe_array[26].df|q~q  & (((\my_regfile|register[10].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~622 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[26]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N3
dffeas \my_regfile|register[13].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N9
dffeas \my_regfile|register[14].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~624 (
// Equation(s):
// \my_regfile|data_readRegA[26]~624_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[26].df|q~q  & ((\my_regfile|register[14].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~624 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[26]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N15
dffeas \my_regfile|register[11].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \my_regfile|register[12].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~623 (
// Equation(s):
// \my_regfile|data_readRegA[26]~623_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[26].df|q~q  & ((\my_regfile|register[12].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~623 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[26]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~626 (
// Equation(s):
// \my_regfile|data_readRegA[26]~626_combout  = (\my_regfile|data_readRegA[26]~625_combout  & (\my_regfile|data_readRegA[26]~622_combout  & (\my_regfile|data_readRegA[26]~624_combout  & \my_regfile|data_readRegA[26]~623_combout )))

	.dataa(\my_regfile|data_readRegA[26]~625_combout ),
	.datab(\my_regfile|data_readRegA[26]~622_combout ),
	.datac(\my_regfile|data_readRegA[26]~624_combout ),
	.datad(\my_regfile|data_readRegA[26]~623_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~626 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N15
dffeas \my_regfile|register[17].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N21
dffeas \my_regfile|register[18].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~627 (
// Equation(s):
// \my_regfile|data_readRegA[26]~627_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[26].df|q~q  & ((\my_regfile|register[18].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~627 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[26]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N3
dffeas \my_regfile|register[19].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \my_regfile|register[20].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~628 (
// Equation(s):
// \my_regfile|data_readRegA[26]~628_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[26].df|q~q  & ((\my_regfile|register[19].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~628 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[26]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N27
dffeas \my_regfile|register[21].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \my_regfile|register[22].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~629 (
// Equation(s):
// \my_regfile|data_readRegA[26]~629_combout  = (\my_regfile|register[21].df|dffe_array[26].df|q~q  & (((\my_regfile|register[22].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~629 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[26]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N15
dffeas \my_regfile|register[23].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N17
dffeas \my_regfile|register[24].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~630 (
// Equation(s):
// \my_regfile|data_readRegA[26]~630_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[26].df|q~q  & ((\my_regfile|register[23].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~630 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[26]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~631 (
// Equation(s):
// \my_regfile|data_readRegA[26]~631_combout  = (\my_regfile|data_readRegA[26]~627_combout  & (\my_regfile|data_readRegA[26]~628_combout  & (\my_regfile|data_readRegA[26]~629_combout  & \my_regfile|data_readRegA[26]~630_combout )))

	.dataa(\my_regfile|data_readRegA[26]~627_combout ),
	.datab(\my_regfile|data_readRegA[26]~628_combout ),
	.datac(\my_regfile|data_readRegA[26]~629_combout ),
	.datad(\my_regfile|data_readRegA[26]~630_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~631 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N7
dffeas \my_regfile|register[7].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N29
dffeas \my_regfile|register[8].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~620 (
// Equation(s):
// \my_regfile|data_readRegA[26]~620_combout  = (\my_regfile|register[7].df|dffe_array[26].df|q~q  & (((\my_regfile|register[8].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~620 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[26]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N27
dffeas \my_regfile|register[1].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N5
dffeas \my_regfile|register[2].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~616 (
// Equation(s):
// \my_regfile|data_readRegA[26]~616_combout  = (\my_regfile|register[1].df|dffe_array[26].df|q~q  & (((\my_regfile|register[2].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~616 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[26]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N15
dffeas \my_regfile|register[3].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N7
dffeas \my_regfile|register[4].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~617 (
// Equation(s):
// \my_regfile|data_readRegA[26]~617_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~617 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[26]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~618 (
// Equation(s):
// \my_regfile|data_readRegA[26]~618_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[26]~617_combout  & ((\my_regfile|register[3].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[26]~617_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~618 .lut_mask = 16'h4500;
defparam \my_regfile|data_readRegA[26]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \my_regfile|register[5].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \my_regfile|register[6].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~619 (
// Equation(s):
// \my_regfile|data_readRegA[26]~619_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[26].df|q~q  & ((\my_regfile|register[6].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~619 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[26]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~621 (
// Equation(s):
// \my_regfile|data_readRegA[26]~621_combout  = (\my_regfile|data_readRegA[26]~620_combout  & (\my_regfile|data_readRegA[26]~616_combout  & (\my_regfile|data_readRegA[26]~618_combout  & \my_regfile|data_readRegA[26]~619_combout )))

	.dataa(\my_regfile|data_readRegA[26]~620_combout ),
	.datab(\my_regfile|data_readRegA[26]~616_combout ),
	.datac(\my_regfile|data_readRegA[26]~618_combout ),
	.datad(\my_regfile|data_readRegA[26]~619_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~621 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N17
dffeas \my_regfile|register[31].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \my_regfile|register[30].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~635 (
// Equation(s):
// \my_regfile|data_readRegA[26]~635_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[26].df|q~q  & ((\my_regfile|register[30].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~635 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[26]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \my_regfile|register[29].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N19
dffeas \my_regfile|register[28].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~633 (
// Equation(s):
// \my_regfile|data_readRegA[26]~633_combout  = (((\my_regfile|register[28].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d0|and1~2_combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d0|and1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~633 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[26]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N5
dffeas \my_regfile|register[27].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \my_regfile|register[26].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N1
dffeas \my_regfile|register[25].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~191_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~632 (
// Equation(s):
// \my_regfile|data_readRegA[26]~632_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[26].df|q~q  & ((\my_regfile|register[26].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~632 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[26]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~634 (
// Equation(s):
// \my_regfile|data_readRegA[26]~634_combout  = (\my_regfile|data_readRegA[26]~633_combout  & (\my_regfile|data_readRegA[26]~632_combout  & ((\my_regfile|register[27].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[26]~633_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|data_readRegA[26]~632_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~634 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[26]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~636 (
// Equation(s):
// \my_regfile|data_readRegA[26]~636_combout  = (\my_regfile|data_readRegA[26]~635_combout  & (\my_regfile|data_readRegA[26]~634_combout  & ((\my_regfile|register[29].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[26]~635_combout ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|data_readRegA[26]~634_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~636 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[26]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~637 (
// Equation(s):
// \my_regfile|data_readRegA[26]~637_combout  = (\my_regfile|data_readRegA[26]~626_combout  & (\my_regfile|data_readRegA[26]~631_combout  & (\my_regfile|data_readRegA[26]~621_combout  & \my_regfile|data_readRegA[26]~636_combout )))

	.dataa(\my_regfile|data_readRegA[26]~626_combout ),
	.datab(\my_regfile|data_readRegA[26]~631_combout ),
	.datac(\my_regfile|data_readRegA[26]~621_combout ),
	.datad(\my_regfile|data_readRegA[26]~636_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~637 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~14 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[26]~637_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[24]~594_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[24]~594_combout ),
	.datad(\my_regfile|data_readRegA[26]~637_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~14 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~74 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~14_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~57_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~57_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~74 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~95 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~72_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~74_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~74_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~95 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~96 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~747_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~95_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|data_readRegA[31]~747_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~96 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~70 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~70_combout  = (\my_processor|my_alu|ShiftLeft0~68_combout ) # (\my_processor|my_alu|ShiftLeft0~69_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~68_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~70 .lut_mask = 16'hFFF0;
defparam \my_processor|my_alu|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~71 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~51_combout ) # ((\my_processor|my_alu|ShiftLeft0~52_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~70_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~51_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~70_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~71 .lut_mask = 16'hFCB8;
defparam \my_processor|my_alu|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
cycloneive_lcell_comb \my_processor|data_writeReg[22]~128 (
// Equation(s):
// \my_processor|data_writeReg[22]~128_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_processor|alu_opcode[2]~6_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|alu_opcode[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~128 .lut_mask = 16'hF0FA;
defparam \my_processor|data_writeReg[22]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~35 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~35_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~31_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~34_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~31_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~35 .lut_mask = 16'h0D08;
defparam \my_processor|my_alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \my_processor|data_writeReg[23]~167 (
// Equation(s):
// \my_processor|data_writeReg[23]~167_combout  = (\my_processor|data_writeReg[22]~129_combout  & (\my_processor|data_writeReg[22]~128_combout )) # (!\my_processor|data_writeReg[22]~129_combout  & ((\my_processor|data_writeReg[22]~128_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~35_combout ))) # (!\my_processor|data_writeReg[22]~128_combout  & (\my_processor|my_alu|ShiftLeft0~101_combout ))))

	.dataa(\my_processor|data_writeReg[22]~129_combout ),
	.datab(\my_processor|data_writeReg[22]~128_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~101_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~167 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[23]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \my_processor|data_writeReg[23]~168 (
// Equation(s):
// \my_processor|data_writeReg[23]~168_combout  = (\my_processor|data_writeReg[22]~129_combout  & ((\my_processor|data_writeReg[23]~167_combout  & (\my_processor|my_alu|ShiftRight0~96_combout )) # (!\my_processor|data_writeReg[23]~167_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~71_combout ))))) # (!\my_processor|data_writeReg[22]~129_combout  & (((\my_processor|data_writeReg[23]~167_combout ))))

	.dataa(\my_processor|data_writeReg[22]~129_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~96_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~71_combout ),
	.datad(\my_processor|data_writeReg[23]~167_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~168 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[23]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \my_processor|data_writeReg[22]~133 (
// Equation(s):
// \my_processor|data_writeReg[22]~133_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|alu_opcode[1]~7_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((\my_processor|alu_opcode[0]~9_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|alu_opcode[1]~7_combout ),
	.datac(\my_processor|alu_opcode[2]~8_combout ),
	.datad(\my_processor|alu_opcode[0]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~133 .lut_mask = 16'hCAC0;
defparam \my_processor|data_writeReg[22]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \my_processor|data_writeReg[22]~132 (
// Equation(s):
// \my_processor|data_writeReg[22]~132_combout  = (\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|alu_opcode[0]~9_combout ) # (!\my_processor|alu_opcode[1]~7_combout )))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[1]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~132 .lut_mask = 16'h88CC;
defparam \my_processor|data_writeReg[22]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \my_processor|data_writeReg[23]~169 (
// Equation(s):
// \my_processor|data_writeReg[23]~169_combout  = (\my_processor|data_writeReg[22]~133_combout  & (\my_processor|data_writeReg[22]~132_combout  & (\my_regfile|data_readRegA[23]~572_combout ))) # (!\my_processor|data_writeReg[22]~133_combout  & 
// (((\my_processor|my_alu|Add1~46_combout )) # (!\my_processor|data_writeReg[22]~132_combout )))

	.dataa(\my_processor|data_writeReg[22]~133_combout ),
	.datab(\my_processor|data_writeReg[22]~132_combout ),
	.datac(\my_regfile|data_readRegA[23]~572_combout ),
	.datad(\my_processor|my_alu|Add1~46_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~169 .lut_mask = 16'hD591;
defparam \my_processor|data_writeReg[23]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \my_processor|data_writeReg[23]~170 (
// Equation(s):
// \my_processor|data_writeReg[23]~170_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[23]~169_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[23]~169_combout  & 
// ((\my_processor|data_writeReg[23]~168_combout ))) # (!\my_processor|data_writeReg[23]~169_combout  & (\my_regfile|data_readRegA[31]~747_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~747_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|data_writeReg[23]~168_combout ),
	.datad(\my_processor|data_writeReg[23]~169_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~170 .lut_mask = 16'hFC22;
defparam \my_processor|data_writeReg[23]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \my_processor|data_writeReg[23]~171 (
// Equation(s):
// \my_processor|data_writeReg[23]~171_combout  = (\my_processor|data_writeReg[5]~232_combout  & ((\my_processor|my_alu|Add0~46_combout ) # ((\my_processor|data_writeReg[5]~76_combout  & \my_processor|data_writeReg[23]~170_combout )))) # 
// (!\my_processor|data_writeReg[5]~232_combout  & (\my_processor|data_writeReg[5]~76_combout  & ((\my_processor|data_writeReg[23]~170_combout ))))

	.dataa(\my_processor|data_writeReg[5]~232_combout ),
	.datab(\my_processor|data_writeReg[5]~76_combout ),
	.datac(\my_processor|my_alu|Add0~46_combout ),
	.datad(\my_processor|data_writeReg[23]~170_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~171 .lut_mask = 16'hECA0;
defparam \my_processor|data_writeReg[23]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \my_regfile|register[6].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N15
dffeas \my_regfile|register[5].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~555 (
// Equation(s):
// \my_regfile|data_readRegA[23]~555_combout  = (\my_regfile|register[6].df|dffe_array[23].df|q~q  & (((\my_regfile|register[5].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~555 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[23]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \my_regfile|register[1].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N1
dffeas \my_regfile|register[2].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~552 (
// Equation(s):
// \my_regfile|data_readRegA[23]~552_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[23].df|q~q  & ((\my_regfile|register[2].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~552 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[23]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N31
dffeas \my_regfile|register[3].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \my_regfile|register[4].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~553 (
// Equation(s):
// \my_regfile|data_readRegA[23]~553_combout  = (((\my_regfile|register[4].df|dffe_array[23].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~553 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[23]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~554 (
// Equation(s):
// \my_regfile|data_readRegA[23]~554_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[23]~553_combout  & ((\my_regfile|register[3].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|data_readRegA[23]~553_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~554 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[23]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N5
dffeas \my_regfile|register[8].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N3
dffeas \my_regfile|register[7].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~556 (
// Equation(s):
// \my_regfile|data_readRegA[23]~556_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[23].df|q~q  & ((\my_regfile|register[7].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~556 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[23]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~557 (
// Equation(s):
// \my_regfile|data_readRegA[23]~557_combout  = (\my_regfile|data_readRegA[23]~555_combout  & (\my_regfile|data_readRegA[23]~552_combout  & (\my_regfile|data_readRegA[23]~554_combout  & \my_regfile|data_readRegA[23]~556_combout )))

	.dataa(\my_regfile|data_readRegA[23]~555_combout ),
	.datab(\my_regfile|data_readRegA[23]~552_combout ),
	.datac(\my_regfile|data_readRegA[23]~554_combout ),
	.datad(\my_regfile|data_readRegA[23]~556_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~557 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N21
dffeas \my_regfile|register[18].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N11
dffeas \my_regfile|register[17].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~563 (
// Equation(s):
// \my_regfile|data_readRegA[23]~563_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[23].df|q~q  & ((\my_regfile|register[18].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~563 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[23]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N15
dffeas \my_regfile|register[23].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N1
dffeas \my_regfile|register[24].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~566 (
// Equation(s):
// \my_regfile|data_readRegA[23]~566_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[23].df|q~q  & ((\my_regfile|register[23].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~566 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[23]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N23
dffeas \my_regfile|register[21].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N17
dffeas \my_regfile|register[22].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~565 (
// Equation(s):
// \my_regfile|data_readRegA[23]~565_combout  = (\my_regfile|register[21].df|dffe_array[23].df|q~q  & (((\my_regfile|register[22].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~565 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[23]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N15
dffeas \my_regfile|register[19].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N17
dffeas \my_regfile|register[20].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~564 (
// Equation(s):
// \my_regfile|data_readRegA[23]~564_combout  = (\my_regfile|register[19].df|dffe_array[23].df|q~q  & (((\my_regfile|register[20].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~564 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[23]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~567 (
// Equation(s):
// \my_regfile|data_readRegA[23]~567_combout  = (\my_regfile|data_readRegA[23]~563_combout  & (\my_regfile|data_readRegA[23]~566_combout  & (\my_regfile|data_readRegA[23]~565_combout  & \my_regfile|data_readRegA[23]~564_combout )))

	.dataa(\my_regfile|data_readRegA[23]~563_combout ),
	.datab(\my_regfile|data_readRegA[23]~566_combout ),
	.datac(\my_regfile|data_readRegA[23]~565_combout ),
	.datad(\my_regfile|data_readRegA[23]~564_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~567 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N7
dffeas \my_regfile|register[9].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N13
dffeas \my_regfile|register[10].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~558 (
// Equation(s):
// \my_regfile|data_readRegA[23]~558_combout  = (\my_regfile|register[9].df|dffe_array[23].df|q~q  & (((\my_regfile|register[10].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~558 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[23]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N27
dffeas \my_regfile|register[11].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N13
dffeas \my_regfile|register[12].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~559 (
// Equation(s):
// \my_regfile|data_readRegA[23]~559_combout  = (\my_regfile|register[11].df|dffe_array[23].df|q~q  & (((\my_regfile|register[12].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~559 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[23]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N31
dffeas \my_regfile|register[13].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \my_regfile|register[14].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~560 (
// Equation(s):
// \my_regfile|data_readRegA[23]~560_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[23].df|q~q  & ((\my_regfile|register[13].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~560 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[23]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N19
dffeas \my_regfile|register[15].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N13
dffeas \my_regfile|register[16].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~561 (
// Equation(s):
// \my_regfile|data_readRegA[23]~561_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[23].df|q~q  & ((\my_regfile|register[15].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~561 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[23]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~562 (
// Equation(s):
// \my_regfile|data_readRegA[23]~562_combout  = (\my_regfile|data_readRegA[23]~558_combout  & (\my_regfile|data_readRegA[23]~559_combout  & (\my_regfile|data_readRegA[23]~560_combout  & \my_regfile|data_readRegA[23]~561_combout )))

	.dataa(\my_regfile|data_readRegA[23]~558_combout ),
	.datab(\my_regfile|data_readRegA[23]~559_combout ),
	.datac(\my_regfile|data_readRegA[23]~560_combout ),
	.datad(\my_regfile|data_readRegA[23]~561_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~562 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N21
dffeas \my_regfile|register[25].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N27
dffeas \my_regfile|register[26].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~568 (
// Equation(s):
// \my_regfile|data_readRegA[23]~568_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[23].df|q~q  & ((\my_regfile|register[25].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~568 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[23]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N23
dffeas \my_regfile|register[30].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N21
dffeas \my_regfile|register[31].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~570 (
// Equation(s):
// \my_regfile|data_readRegA[23]~570_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[23].df|q~q  & ((\my_regfile|register[31].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~570 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[23]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N27
dffeas \my_regfile|register[27].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N9
dffeas \my_regfile|register[28].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~171_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~569 (
// Equation(s):
// \my_regfile|data_readRegA[23]~569_combout  = (\my_regfile|register[27].df|dffe_array[23].df|q~q  & (((\my_regfile|register[28].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~569 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[23]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[23].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[23].df|q~feeder_combout  = \my_processor|data_writeReg[23]~171_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~171_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[23].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[23].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[29].df|dffe_array[23].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N29
dffeas \my_regfile|register[29].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[23].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~758 (
// Equation(s):
// \my_regfile|data_readRegA[23]~758_combout  = (((\my_regfile|register[29].df|dffe_array[23].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # 
// (!\my_regfile|d0|d2|and5~0_combout )

	.dataa(\my_regfile|d0|d2|and5~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|register[29].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~758_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~758 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[23]~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~571 (
// Equation(s):
// \my_regfile|data_readRegA[23]~571_combout  = (\my_regfile|data_readRegA[23]~568_combout  & (\my_regfile|data_readRegA[23]~570_combout  & (\my_regfile|data_readRegA[23]~569_combout  & \my_regfile|data_readRegA[23]~758_combout )))

	.dataa(\my_regfile|data_readRegA[23]~568_combout ),
	.datab(\my_regfile|data_readRegA[23]~570_combout ),
	.datac(\my_regfile|data_readRegA[23]~569_combout ),
	.datad(\my_regfile|data_readRegA[23]~758_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~571 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~572 (
// Equation(s):
// \my_regfile|data_readRegA[23]~572_combout  = (\my_regfile|data_readRegA[23]~557_combout  & (\my_regfile|data_readRegA[23]~567_combout  & (\my_regfile|data_readRegA[23]~562_combout  & \my_regfile|data_readRegA[23]~571_combout )))

	.dataa(\my_regfile|data_readRegA[23]~557_combout ),
	.datab(\my_regfile|data_readRegA[23]~567_combout ),
	.datac(\my_regfile|data_readRegA[23]~562_combout ),
	.datad(\my_regfile|data_readRegA[23]~571_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~572 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \my_processor|my_alu|Add0~48 (
// Equation(s):
// \my_processor|my_alu|Add0~48_combout  = (\my_regfile|data_readRegA[24]~594_combout  & (\my_processor|my_alu|Add0~47  $ (GND))) # (!\my_regfile|data_readRegA[24]~594_combout  & (!\my_processor|my_alu|Add0~47  & VCC))
// \my_processor|my_alu|Add0~49  = CARRY((\my_regfile|data_readRegA[24]~594_combout  & !\my_processor|my_alu|Add0~47 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[24]~594_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~47 ),
	.combout(\my_processor|my_alu|Add0~48_combout ),
	.cout(\my_processor|my_alu|Add0~49 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~48 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~12 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~12_combout  = (\my_processor|my_alu|ShiftRight0~11_combout ) # (\my_processor|my_alu|ShiftRight0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~11_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~12 .lut_mask = 16'hFFF0;
defparam \my_processor|my_alu|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~97 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_regfile|data_readRegA[31]~747_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|data_readRegA[31]~747_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~97 .lut_mask = 16'hE4A0;
defparam \my_processor|my_alu|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~104 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~104_combout  = (\my_processor|my_alu|ShiftRight0~97_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// \my_processor|my_alu|ShiftRight0~15_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~97_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~104 .lut_mask = 16'hF1F0;
defparam \my_processor|my_alu|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \my_processor|data_writeReg[24]~174 (
// Equation(s):
// \my_processor|data_writeReg[24]~174_combout  = (\my_processor|data_writeReg[3]~49_combout  & (((\my_regfile|data_readRegA[31]~747_combout )) # (!\my_processor|data_writeReg[3]~47_combout ))) # (!\my_processor|data_writeReg[3]~49_combout  & 
// (\my_processor|data_writeReg[3]~47_combout  & (\my_processor|my_alu|ShiftRight0~104_combout )))

	.dataa(\my_processor|data_writeReg[3]~49_combout ),
	.datab(\my_processor|data_writeReg[3]~47_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~104_combout ),
	.datad(\my_regfile|data_readRegA[31]~747_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~174 .lut_mask = 16'hEA62;
defparam \my_processor|data_writeReg[24]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \my_processor|data_writeReg[24]~172 (
// Equation(s):
// \my_processor|data_writeReg[24]~172_combout  = (\my_processor|data_writeReg[5]~62_combout  & ((\my_processor|my_alu|ShiftLeft0~88_combout ) # ((\my_processor|my_alu|ShiftLeft0~89_combout )))) # (!\my_processor|data_writeReg[5]~62_combout  & 
// (((\my_processor|my_alu|ShiftLeft0~104_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~88_combout ),
	.datab(\my_processor|data_writeReg[5]~62_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~89_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~172 .lut_mask = 16'hFBC8;
defparam \my_processor|data_writeReg[24]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~77 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~56_combout ) # ((\my_processor|my_alu|ShiftLeft0~55_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~76_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~56_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~55_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~77 .lut_mask = 16'hFBC8;
defparam \my_processor|my_alu|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~39 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~19_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~38_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~19_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~39 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~40 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_processor|my_alu|ShiftLeft0~8_combout  & ((\my_regfile|data_readRegA[0]~77_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] 
// & (((\my_processor|my_alu|ShiftLeft0~39_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~39_combout ),
	.datad(\my_regfile|data_readRegA[0]~77_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~40 .lut_mask = 16'h7250;
defparam \my_processor|my_alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \my_processor|data_writeReg[24]~173 (
// Equation(s):
// \my_processor|data_writeReg[24]~173_combout  = (\my_processor|data_writeReg[5]~62_combout  & ((\my_processor|my_alu|ShiftLeft0~40_combout ))) # (!\my_processor|data_writeReg[5]~62_combout  & (\my_processor|my_alu|ShiftLeft0~77_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftLeft0~77_combout ),
	.datac(\my_processor|data_writeReg[5]~62_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~173 .lut_mask = 16'hFC0C;
defparam \my_processor|data_writeReg[24]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \my_processor|data_writeReg[24]~241 (
// Equation(s):
// \my_processor|data_writeReg[24]~241_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|data_writeReg[24]~173_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[24]~173_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|data_writeReg[24]~172_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[24]~172_combout ),
	.datad(\my_processor|data_writeReg[24]~173_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~241 .lut_mask = 16'hFE10;
defparam \my_processor|data_writeReg[24]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \my_processor|data_writeReg[24]~175 (
// Equation(s):
// \my_processor|data_writeReg[24]~175_combout  = (\my_processor|data_writeReg[24]~174_combout  & ((\my_processor|data_writeReg[3]~47_combout ) # ((\my_processor|data_writeReg[24]~241_combout )))) # (!\my_processor|data_writeReg[24]~174_combout  & 
// (!\my_processor|data_writeReg[3]~47_combout  & ((\my_processor|my_alu|Add1~48_combout ))))

	.dataa(\my_processor|data_writeReg[24]~174_combout ),
	.datab(\my_processor|data_writeReg[3]~47_combout ),
	.datac(\my_processor|data_writeReg[24]~241_combout ),
	.datad(\my_processor|my_alu|Add1~48_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~175 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[24]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \my_processor|data_writeReg[24]~177 (
// Equation(s):
// \my_processor|data_writeReg[24]~177_combout  = (\my_processor|data_writeReg[24]~176_combout  & ((\my_processor|data_writeReg[24]~175_combout ) # ((\my_processor|my_alu|Add0~48_combout  & \my_processor|data_writeReg[5]~232_combout )))) # 
// (!\my_processor|data_writeReg[24]~176_combout  & (\my_processor|my_alu|Add0~48_combout  & (\my_processor|data_writeReg[5]~232_combout )))

	.dataa(\my_processor|data_writeReg[24]~176_combout ),
	.datab(\my_processor|my_alu|Add0~48_combout ),
	.datac(\my_processor|data_writeReg[5]~232_combout ),
	.datad(\my_processor|data_writeReg[24]~175_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~177 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[24]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \my_processor|data_writeReg[24]~179 (
// Equation(s):
// \my_processor|data_writeReg[24]~179_combout  = (\my_processor|data_writeReg[24]~177_combout ) # ((\my_regfile|data_readRegA[24]~594_combout  & \my_processor|data_writeReg[24]~178_combout ))

	.dataa(\my_regfile|data_readRegA[24]~594_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~178_combout ),
	.datad(\my_processor|data_writeReg[24]~177_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~179 .lut_mask = 16'hFFA0;
defparam \my_processor|data_writeReg[24]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \my_regfile|register[5].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N27
dffeas \my_regfile|register[6].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~576 (
// Equation(s):
// \my_regfile|data_readRegA[24]~576_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[24].df|q~q  & ((\my_regfile|register[5].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~576 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[24]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \my_regfile|register[3].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N17
dffeas \my_regfile|register[4].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~574 (
// Equation(s):
// \my_regfile|data_readRegA[24]~574_combout  = (((\my_regfile|register[4].df|dffe_array[24].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~574 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[24]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~575 (
// Equation(s):
// \my_regfile|data_readRegA[24]~575_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[24]~574_combout  & ((\my_regfile|register[3].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|data_readRegA[24]~574_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~575 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[24]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~179_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[24].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \my_regfile|register[2].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N15
dffeas \my_regfile|register[1].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~573 (
// Equation(s):
// \my_regfile|data_readRegA[24]~573_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[24].df|q~q  & ((\my_regfile|register[2].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~573 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[24]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \my_regfile|register[7].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N1
dffeas \my_regfile|register[8].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~577 (
// Equation(s):
// \my_regfile|data_readRegA[24]~577_combout  = (\my_regfile|register[7].df|dffe_array[24].df|q~q  & (((\my_regfile|register[8].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~577 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[24]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~578 (
// Equation(s):
// \my_regfile|data_readRegA[24]~578_combout  = (\my_regfile|data_readRegA[24]~576_combout  & (\my_regfile|data_readRegA[24]~575_combout  & (\my_regfile|data_readRegA[24]~573_combout  & \my_regfile|data_readRegA[24]~577_combout )))

	.dataa(\my_regfile|data_readRegA[24]~576_combout ),
	.datab(\my_regfile|data_readRegA[24]~575_combout ),
	.datac(\my_regfile|data_readRegA[24]~573_combout ),
	.datad(\my_regfile|data_readRegA[24]~577_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~578 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \my_regfile|register[28].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[28].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~179_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[28].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[24].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[28].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N5
dffeas \my_regfile|register[28].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N27
dffeas \my_regfile|register[27].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~590 (
// Equation(s):
// \my_regfile|data_readRegA[24]~590_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[24].df|q~q  & ((\my_regfile|register[28].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~590 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[24]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N23
dffeas \my_regfile|register[31].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N9
dffeas \my_regfile|register[30].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~592 (
// Equation(s):
// \my_regfile|data_readRegA[24]~592_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[24].df|q~q  & ((\my_regfile|register[30].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~592 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[24]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N25
dffeas \my_regfile|register[26].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N11
dffeas \my_regfile|register[25].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~589 (
// Equation(s):
// \my_regfile|data_readRegA[24]~589_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[24].df|q~q  & ((\my_regfile|register[25].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~589 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[24]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N15
dffeas \my_regfile|register[29].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~591 (
// Equation(s):
// \my_regfile|data_readRegA[24]~591_combout  = (((\my_regfile|register[29].df|dffe_array[24].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[24].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~591 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[24]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~593 (
// Equation(s):
// \my_regfile|data_readRegA[24]~593_combout  = (\my_regfile|data_readRegA[24]~590_combout  & (\my_regfile|data_readRegA[24]~592_combout  & (\my_regfile|data_readRegA[24]~589_combout  & \my_regfile|data_readRegA[24]~591_combout )))

	.dataa(\my_regfile|data_readRegA[24]~590_combout ),
	.datab(\my_regfile|data_readRegA[24]~592_combout ),
	.datac(\my_regfile|data_readRegA[24]~589_combout ),
	.datad(\my_regfile|data_readRegA[24]~591_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~593 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N11
dffeas \my_regfile|register[11].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N29
dffeas \my_regfile|register[12].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~580 (
// Equation(s):
// \my_regfile|data_readRegA[24]~580_combout  = (\my_regfile|register[11].df|dffe_array[24].df|q~q  & (((\my_regfile|register[12].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~580 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[24]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N7
dffeas \my_regfile|register[9].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~179_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[24].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \my_regfile|register[10].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~579 (
// Equation(s):
// \my_regfile|data_readRegA[24]~579_combout  = (\my_regfile|register[9].df|dffe_array[24].df|q~q  & ((\my_regfile|register[10].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|register[10].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|d0|d2|and1~combout ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~579 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[24]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N7
dffeas \my_regfile|register[15].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N5
dffeas \my_regfile|register[16].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~582 (
// Equation(s):
// \my_regfile|data_readRegA[24]~582_combout  = (\my_regfile|register[15].df|dffe_array[24].df|q~q  & (((\my_regfile|register[16].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~582 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[24]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N27
dffeas \my_regfile|register[13].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N17
dffeas \my_regfile|register[14].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~581 (
// Equation(s):
// \my_regfile|data_readRegA[24]~581_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[24].df|q~q  & ((\my_regfile|register[13].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~581 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[24]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~583 (
// Equation(s):
// \my_regfile|data_readRegA[24]~583_combout  = (\my_regfile|data_readRegA[24]~580_combout  & (\my_regfile|data_readRegA[24]~579_combout  & (\my_regfile|data_readRegA[24]~582_combout  & \my_regfile|data_readRegA[24]~581_combout )))

	.dataa(\my_regfile|data_readRegA[24]~580_combout ),
	.datab(\my_regfile|data_readRegA[24]~579_combout ),
	.datac(\my_regfile|data_readRegA[24]~582_combout ),
	.datad(\my_regfile|data_readRegA[24]~581_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~583 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \my_regfile|register[19].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \my_regfile|register[20].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~585 (
// Equation(s):
// \my_regfile|data_readRegA[24]~585_combout  = (\my_regfile|register[19].df|dffe_array[24].df|q~q  & (((\my_regfile|register[20].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~585 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[24]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N29
dffeas \my_regfile|register[22].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \my_regfile|register[21].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~586 (
// Equation(s):
// \my_regfile|data_readRegA[24]~586_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[24].df|q~q  & ((\my_regfile|register[22].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~586 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[24]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N7
dffeas \my_regfile|register[23].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N13
dffeas \my_regfile|register[24].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~587 (
// Equation(s):
// \my_regfile|data_readRegA[24]~587_combout  = (\my_regfile|register[23].df|dffe_array[24].df|q~q  & (((\my_regfile|register[24].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~587 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[24]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N31
dffeas \my_regfile|register[17].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N17
dffeas \my_regfile|register[18].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~584 (
// Equation(s):
// \my_regfile|data_readRegA[24]~584_combout  = (\my_regfile|register[17].df|dffe_array[24].df|q~q  & (((\my_regfile|register[18].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~584 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[24]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~588 (
// Equation(s):
// \my_regfile|data_readRegA[24]~588_combout  = (\my_regfile|data_readRegA[24]~585_combout  & (\my_regfile|data_readRegA[24]~586_combout  & (\my_regfile|data_readRegA[24]~587_combout  & \my_regfile|data_readRegA[24]~584_combout )))

	.dataa(\my_regfile|data_readRegA[24]~585_combout ),
	.datab(\my_regfile|data_readRegA[24]~586_combout ),
	.datac(\my_regfile|data_readRegA[24]~587_combout ),
	.datad(\my_regfile|data_readRegA[24]~584_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~588 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~594 (
// Equation(s):
// \my_regfile|data_readRegA[24]~594_combout  = (\my_regfile|data_readRegA[24]~578_combout  & (\my_regfile|data_readRegA[24]~593_combout  & (\my_regfile|data_readRegA[24]~583_combout  & \my_regfile|data_readRegA[24]~588_combout )))

	.dataa(\my_regfile|data_readRegA[24]~578_combout ),
	.datab(\my_regfile|data_readRegA[24]~593_combout ),
	.datac(\my_regfile|data_readRegA[24]~583_combout ),
	.datad(\my_regfile|data_readRegA[24]~588_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~594 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~33 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[31]~747_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|my_alu|ShiftRight0~32_combout )))))

	.dataa(\my_regfile|data_readRegA[31]~747_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~32_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~33 .lut_mask = 16'h88C0;
defparam \my_processor|my_alu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~36 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~36_combout  = (\my_processor|my_alu|ShiftRight0~33_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|ShiftRight0~35_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~35_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~36 .lut_mask = 16'hFF30;
defparam \my_processor|my_alu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~98 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~98_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_regfile|data_readRegA[31]~747_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|my_alu|ShiftRight0~36_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~36_combout ),
	.datad(\my_regfile|data_readRegA[31]~747_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~98 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \my_processor|data_writeReg[25]~182 (
// Equation(s):
// \my_processor|data_writeReg[25]~182_combout  = (\my_processor|data_writeReg[3]~47_combout  & ((\my_processor|data_writeReg[3]~49_combout  & (\my_regfile|data_readRegA[31]~747_combout )) # (!\my_processor|data_writeReg[3]~49_combout  & 
// ((\my_processor|my_alu|ShiftRight0~98_combout ))))) # (!\my_processor|data_writeReg[3]~47_combout  & (((\my_processor|data_writeReg[3]~49_combout ))))

	.dataa(\my_processor|data_writeReg[3]~47_combout ),
	.datab(\my_regfile|data_readRegA[31]~747_combout ),
	.datac(\my_processor|data_writeReg[3]~49_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~98_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~182 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[25]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~81 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~60_combout ) # ((\my_processor|my_alu|ShiftLeft0~59_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|my_alu|ShiftLeft0~80_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~60_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~59_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~81 .lut_mask = 16'hFDA8;
defparam \my_processor|my_alu|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \my_processor|data_writeReg[25]~180 (
// Equation(s):
// \my_processor|data_writeReg[25]~180_combout  = (\my_processor|data_writeReg[5]~62_combout  & (\my_processor|data_writeReg[0]~33_combout )) # (!\my_processor|data_writeReg[5]~62_combout  & ((\my_processor|data_writeReg[0]~33_combout  & 
// (\my_processor|my_alu|ShiftLeft0~106_combout )) # (!\my_processor|data_writeReg[0]~33_combout  & ((\my_processor|my_alu|ShiftLeft0~81_combout )))))

	.dataa(\my_processor|data_writeReg[5]~62_combout ),
	.datab(\my_processor|data_writeReg[0]~33_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~106_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~180 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[25]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~41 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~41_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~41 .lut_mask = 16'h0044;
defparam \my_processor|my_alu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~44 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~24_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~43_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~43_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~44 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~45 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~41_combout  & (\my_processor|my_alu|ShiftLeft0~11_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] 
// & ((\my_processor|my_alu|ShiftLeft0~44_combout ) # ((\my_processor|my_alu|ShiftLeft0~41_combout  & \my_processor|my_alu|ShiftLeft0~11_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|ShiftLeft0~41_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~45 .lut_mask = 16'hD5C0;
defparam \my_processor|my_alu|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \my_processor|data_writeReg[25]~181 (
// Equation(s):
// \my_processor|data_writeReg[25]~181_combout  = (\my_processor|data_writeReg[5]~62_combout  & ((\my_processor|data_writeReg[25]~180_combout  & (\my_processor|my_alu|ShiftLeft0~93_combout )) # (!\my_processor|data_writeReg[25]~180_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~45_combout ))))) # (!\my_processor|data_writeReg[5]~62_combout  & (((\my_processor|data_writeReg[25]~180_combout ))))

	.dataa(\my_processor|data_writeReg[5]~62_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~93_combout ),
	.datac(\my_processor|data_writeReg[25]~180_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~181 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[25]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \my_processor|data_writeReg[25]~183 (
// Equation(s):
// \my_processor|data_writeReg[25]~183_combout  = (\my_processor|data_writeReg[25]~182_combout  & ((\my_processor|data_writeReg[3]~47_combout ) # ((\my_processor|data_writeReg[25]~181_combout )))) # (!\my_processor|data_writeReg[25]~182_combout  & 
// (!\my_processor|data_writeReg[3]~47_combout  & ((\my_processor|my_alu|Add1~50_combout ))))

	.dataa(\my_processor|data_writeReg[25]~182_combout ),
	.datab(\my_processor|data_writeReg[3]~47_combout ),
	.datac(\my_processor|data_writeReg[25]~181_combout ),
	.datad(\my_processor|my_alu|Add1~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~183 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[25]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \my_processor|data_writeReg[25]~184 (
// Equation(s):
// \my_processor|data_writeReg[25]~184_combout  = (\my_processor|data_writeReg[5]~232_combout  & ((\my_processor|my_alu|Add0~50_combout ) # ((\my_processor|data_writeReg[24]~176_combout  & \my_processor|data_writeReg[25]~183_combout )))) # 
// (!\my_processor|data_writeReg[5]~232_combout  & (\my_processor|data_writeReg[24]~176_combout  & ((\my_processor|data_writeReg[25]~183_combout ))))

	.dataa(\my_processor|data_writeReg[5]~232_combout ),
	.datab(\my_processor|data_writeReg[24]~176_combout ),
	.datac(\my_processor|my_alu|Add0~50_combout ),
	.datad(\my_processor|data_writeReg[25]~183_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~184 .lut_mask = 16'hECA0;
defparam \my_processor|data_writeReg[25]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \my_processor|data_writeReg[25]~185 (
// Equation(s):
// \my_processor|data_writeReg[25]~185_combout  = (\my_processor|data_writeReg[25]~184_combout ) # ((\my_regfile|data_readRegA[25]~615_combout  & \my_processor|data_writeReg[24]~178_combout ))

	.dataa(\my_regfile|data_readRegA[25]~615_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~178_combout ),
	.datad(\my_processor|data_writeReg[25]~184_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~185 .lut_mask = 16'hFFA0;
defparam \my_processor|data_writeReg[25]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N19
dffeas \my_regfile|register[23].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N25
dffeas \my_regfile|register[24].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~609 (
// Equation(s):
// \my_regfile|data_readRegA[25]~609_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[25].df|q~q  & ((\my_regfile|register[23].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~609 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[25]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \my_regfile|register[21].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \my_regfile|register[22].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~608 (
// Equation(s):
// \my_regfile|data_readRegA[25]~608_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[25].df|q~q  & ((\my_regfile|register[22].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~608 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[25]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N29
dffeas \my_regfile|register[20].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N11
dffeas \my_regfile|register[19].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~607 (
// Equation(s):
// \my_regfile|data_readRegA[25]~607_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[25].df|q~q  & ((\my_regfile|register[20].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~607 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[25]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N23
dffeas \my_regfile|register[17].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N5
dffeas \my_regfile|register[18].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~606 (
// Equation(s):
// \my_regfile|data_readRegA[25]~606_combout  = (\my_regfile|register[17].df|dffe_array[25].df|q~q  & (((\my_regfile|register[18].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~606 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[25]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~610 (
// Equation(s):
// \my_regfile|data_readRegA[25]~610_combout  = (\my_regfile|data_readRegA[25]~609_combout  & (\my_regfile|data_readRegA[25]~608_combout  & (\my_regfile|data_readRegA[25]~607_combout  & \my_regfile|data_readRegA[25]~606_combout )))

	.dataa(\my_regfile|data_readRegA[25]~609_combout ),
	.datab(\my_regfile|data_readRegA[25]~608_combout ),
	.datac(\my_regfile|data_readRegA[25]~607_combout ),
	.datad(\my_regfile|data_readRegA[25]~606_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~610 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N31
dffeas \my_regfile|register[1].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N5
dffeas \my_regfile|register[2].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~595 (
// Equation(s):
// \my_regfile|data_readRegA[25]~595_combout  = (\my_regfile|register[1].df|dffe_array[25].df|q~q  & ((\my_regfile|register[2].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|register[2].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|d0|d1|and2~combout ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~595 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[25]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \my_regfile|register[5].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \my_regfile|register[6].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~598 (
// Equation(s):
// \my_regfile|data_readRegA[25]~598_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[25].df|q~q  & ((\my_regfile|register[5].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~598 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[25]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N15
dffeas \my_regfile|register[7].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N29
dffeas \my_regfile|register[8].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~599 (
// Equation(s):
// \my_regfile|data_readRegA[25]~599_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[25].df|q~q  & ((\my_regfile|register[8].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~599 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[25]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \my_regfile|register[3].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \my_regfile|register[4].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~596 (
// Equation(s):
// \my_regfile|data_readRegA[25]~596_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[25].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[25].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~596 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[25]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~597 (
// Equation(s):
// \my_regfile|data_readRegA[25]~597_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[25]~596_combout  & ((\my_regfile|register[3].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|data_readRegA[25]~596_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~597 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[25]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~600 (
// Equation(s):
// \my_regfile|data_readRegA[25]~600_combout  = (\my_regfile|data_readRegA[25]~595_combout  & (\my_regfile|data_readRegA[25]~598_combout  & (\my_regfile|data_readRegA[25]~599_combout  & \my_regfile|data_readRegA[25]~597_combout )))

	.dataa(\my_regfile|data_readRegA[25]~595_combout ),
	.datab(\my_regfile|data_readRegA[25]~598_combout ),
	.datac(\my_regfile|data_readRegA[25]~599_combout ),
	.datad(\my_regfile|data_readRegA[25]~597_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~600 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N29
dffeas \my_regfile|register[25].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N19
dffeas \my_regfile|register[26].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~611 (
// Equation(s):
// \my_regfile|data_readRegA[25]~611_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[25].df|q~q  & ((\my_regfile|register[25].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~611 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[25]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N19
dffeas \my_regfile|register[29].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~759 (
// Equation(s):
// \my_regfile|data_readRegA[25]~759_combout  = (((\my_regfile|register[29].df|dffe_array[25].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|d0|d2|and5~0_combout )

	.dataa(\my_regfile|d0|d2|and5~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|register[29].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~759_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~759 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[25]~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N27
dffeas \my_regfile|register[31].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[25].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[25].df|q~feeder_combout  = \my_processor|data_writeReg[25]~185_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~185_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[25].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[25].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[30].df|dffe_array[25].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N15
dffeas \my_regfile|register[30].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[25].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~613 (
// Equation(s):
// \my_regfile|data_readRegA[25]~613_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[25].df|q~q  & ((\my_regfile|register[31].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~613 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[25]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N21
dffeas \my_regfile|register[28].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N19
dffeas \my_regfile|register[27].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~612 (
// Equation(s):
// \my_regfile|data_readRegA[25]~612_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[25].df|q~q  & ((\my_regfile|register[28].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d4|and4~combout )))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~612 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[25]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~614 (
// Equation(s):
// \my_regfile|data_readRegA[25]~614_combout  = (\my_regfile|data_readRegA[25]~611_combout  & (\my_regfile|data_readRegA[25]~759_combout  & (\my_regfile|data_readRegA[25]~613_combout  & \my_regfile|data_readRegA[25]~612_combout )))

	.dataa(\my_regfile|data_readRegA[25]~611_combout ),
	.datab(\my_regfile|data_readRegA[25]~759_combout ),
	.datac(\my_regfile|data_readRegA[25]~613_combout ),
	.datad(\my_regfile|data_readRegA[25]~612_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~614 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N31
dffeas \my_regfile|register[11].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N9
dffeas \my_regfile|register[12].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~602 (
// Equation(s):
// \my_regfile|data_readRegA[25]~602_combout  = (\my_regfile|register[11].df|dffe_array[25].df|q~q  & (((\my_regfile|register[12].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~602 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[25]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N15
dffeas \my_regfile|register[15].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N9
dffeas \my_regfile|register[16].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~604 (
// Equation(s):
// \my_regfile|data_readRegA[25]~604_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[25].df|q~q  & ((\my_regfile|register[15].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~604 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[25]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N21
dffeas \my_regfile|register[10].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N3
dffeas \my_regfile|register[9].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~601 (
// Equation(s):
// \my_regfile|data_readRegA[25]~601_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[25].df|q~q  & ((\my_regfile|register[9].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d2|and1~combout )))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~601 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[25]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N7
dffeas \my_regfile|register[13].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N9
dffeas \my_regfile|register[14].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~185_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~603 (
// Equation(s):
// \my_regfile|data_readRegA[25]~603_combout  = (\my_regfile|register[13].df|dffe_array[25].df|q~q  & (((\my_regfile|register[14].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~603 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[25]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~605 (
// Equation(s):
// \my_regfile|data_readRegA[25]~605_combout  = (\my_regfile|data_readRegA[25]~602_combout  & (\my_regfile|data_readRegA[25]~604_combout  & (\my_regfile|data_readRegA[25]~601_combout  & \my_regfile|data_readRegA[25]~603_combout )))

	.dataa(\my_regfile|data_readRegA[25]~602_combout ),
	.datab(\my_regfile|data_readRegA[25]~604_combout ),
	.datac(\my_regfile|data_readRegA[25]~601_combout ),
	.datad(\my_regfile|data_readRegA[25]~603_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~605 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~615 (
// Equation(s):
// \my_regfile|data_readRegA[25]~615_combout  = (\my_regfile|data_readRegA[25]~610_combout  & (\my_regfile|data_readRegA[25]~600_combout  & (\my_regfile|data_readRegA[25]~614_combout  & \my_regfile|data_readRegA[25]~605_combout )))

	.dataa(\my_regfile|data_readRegA[25]~610_combout ),
	.datab(\my_regfile|data_readRegA[25]~600_combout ),
	.datac(\my_regfile|data_readRegA[25]~614_combout ),
	.datad(\my_regfile|data_readRegA[25]~605_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~615 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~57 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[25]~615_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[23]~572_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[25]~615_combout ),
	.datad(\my_regfile|data_readRegA[23]~572_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~57 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~58 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~57_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~37_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~57_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~58 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~54 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~54_combout  = (\my_processor|my_alu|ShiftLeft0~10_combout  & ((\my_regfile|data_readRegA[27]~659_combout ) # ((\my_processor|my_alu|ShiftLeft0~9_combout  & \my_regfile|data_readRegA[26]~637_combout )))) # 
// (!\my_processor|my_alu|ShiftLeft0~10_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[26]~637_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~10_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_regfile|data_readRegA[27]~659_combout ),
	.datad(\my_regfile|data_readRegA[26]~637_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~54 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~55 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[29]~703_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[28]~681_combout ))))

	.dataa(\my_regfile|data_readRegA[28]~681_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[29]~703_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~55 .lut_mask = 16'hE020;
defparam \my_processor|my_alu|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~92 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftRight0~54_combout ) # (\my_processor|my_alu|ShiftRight0~55_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~58_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftRight0~58_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~54_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~92 .lut_mask = 16'hEEE4;
defparam \my_processor|my_alu|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~90 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~60_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~67_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~67_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~90 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~102 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~102_combout  = (\my_processor|my_alu|ShiftLeft0~8_combout  & (((\my_regfile|data_readRegA[31]~747_combout )))) # (!\my_processor|my_alu|ShiftLeft0~8_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_regfile|data_readRegA[31]~747_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[30]~725_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|data_readRegA[30]~725_combout ),
	.datad(\my_regfile|data_readRegA[31]~747_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~102 .lut_mask = 16'hFE10;
defparam \my_processor|my_alu|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \my_processor|data_writeReg[14]~120 (
// Equation(s):
// \my_processor|data_writeReg[14]~120_combout  = (\my_processor|data_writeReg[15]~94_combout  & (((\my_processor|data_writeReg[15]~95_combout )))) # (!\my_processor|data_writeReg[15]~94_combout  & ((\my_processor|data_writeReg[15]~95_combout  & 
// (\my_processor|my_alu|ShiftRight0~102_combout )) # (!\my_processor|data_writeReg[15]~95_combout  & ((\my_processor|my_alu|ShiftLeft0~66_combout )))))

	.dataa(\my_processor|data_writeReg[15]~94_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~102_combout ),
	.datac(\my_processor|data_writeReg[15]~95_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~120 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[14]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \my_processor|data_writeReg[14]~121 (
// Equation(s):
// \my_processor|data_writeReg[14]~121_combout  = (\my_processor|data_writeReg[15]~93_combout  & (((\my_processor|data_writeReg[14]~120_combout )))) # (!\my_processor|data_writeReg[15]~93_combout  & ((\my_processor|data_writeReg[14]~120_combout  & 
// (\my_processor|my_alu|ShiftRight0~92_combout )) # (!\my_processor|data_writeReg[14]~120_combout  & ((\my_processor|my_alu|ShiftRight0~90_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~92_combout ),
	.datab(\my_processor|data_writeReg[15]~93_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~90_combout ),
	.datad(\my_processor|data_writeReg[14]~120_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~121 .lut_mask = 16'hEE30;
defparam \my_processor|data_writeReg[14]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \my_processor|my_alu|Add0~28 (
// Equation(s):
// \my_processor|my_alu|Add0~28_combout  = (\my_regfile|data_readRegA[14]~379_combout  & (\my_processor|my_alu|Add0~27  $ (GND))) # (!\my_regfile|data_readRegA[14]~379_combout  & (!\my_processor|my_alu|Add0~27  & VCC))
// \my_processor|my_alu|Add0~29  = CARRY((\my_regfile|data_readRegA[14]~379_combout  & !\my_processor|my_alu|Add0~27 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[14]~379_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~27 ),
	.combout(\my_processor|my_alu|Add0~28_combout ),
	.cout(\my_processor|my_alu|Add0~29 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~28 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \my_processor|data_writeReg[14]~122 (
// Equation(s):
// \my_processor|data_writeReg[14]~122_combout  = (\my_processor|data_writeReg[15]~90_combout  & (!\my_processor|data_writeReg[15]~91_combout )) # (!\my_processor|data_writeReg[15]~90_combout  & ((\my_processor|data_writeReg[15]~91_combout  & 
// ((\my_processor|my_alu|Add0~28_combout ))) # (!\my_processor|data_writeReg[15]~91_combout  & (\my_processor|data_writeReg[14]~121_combout ))))

	.dataa(\my_processor|data_writeReg[15]~90_combout ),
	.datab(\my_processor|data_writeReg[15]~91_combout ),
	.datac(\my_processor|data_writeReg[14]~121_combout ),
	.datad(\my_processor|my_alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~122 .lut_mask = 16'h7632;
defparam \my_processor|data_writeReg[14]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \my_processor|my_alu|Add1~28 (
// Equation(s):
// \my_processor|my_alu|Add1~28_combout  = (\my_regfile|data_readRegA[14]~379_combout  & ((GND) # (!\my_processor|my_alu|Add1~27 ))) # (!\my_regfile|data_readRegA[14]~379_combout  & (\my_processor|my_alu|Add1~27  $ (GND)))
// \my_processor|my_alu|Add1~29  = CARRY((\my_regfile|data_readRegA[14]~379_combout ) # (!\my_processor|my_alu|Add1~27 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[14]~379_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~27 ),
	.combout(\my_processor|my_alu|Add1~28_combout ),
	.cout(\my_processor|my_alu|Add1~29 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~28 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \my_processor|data_writeReg[14]~123 (
// Equation(s):
// \my_processor|data_writeReg[14]~123_combout  = (\my_processor|data_writeReg[15]~92_combout  & ((\my_processor|data_writeReg[14]~122_combout  & ((\my_processor|my_alu|Add1~28_combout ))) # (!\my_processor|data_writeReg[14]~122_combout  & 
// (\my_regfile|data_readRegA[14]~379_combout )))) # (!\my_processor|data_writeReg[15]~92_combout  & (((\my_processor|data_writeReg[14]~122_combout ))))

	.dataa(\my_processor|data_writeReg[15]~92_combout ),
	.datab(\my_regfile|data_readRegA[14]~379_combout ),
	.datac(\my_processor|data_writeReg[14]~122_combout ),
	.datad(\my_processor|my_alu|Add1~28_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~123 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[14]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \my_processor|data_writeReg[14]~239 (
// Equation(s):
// \my_processor|data_writeReg[14]~239_combout  = (\my_processor|data_writeReg[14]~123_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|c2|ad4~0_combout )))

	.dataa(\my_processor|c2|ad4~0_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|data_writeReg[14]~123_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~239 .lut_mask = 16'h5F00;
defparam \my_processor|data_writeReg[14]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[14].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[14].df|q~feeder_combout  = \my_processor|data_writeReg[14]~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~239_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[14].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[14].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[29].df|dffe_array[14].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N29
dffeas \my_regfile|register[29].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[14].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~753 (
// Equation(s):
// \my_regfile|data_readRegA[14]~753_combout  = ((\my_regfile|register[29].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d2|and5~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20]))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|register[29].df|dffe_array[14].df|q~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|d0|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~753_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~753 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegA[14]~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[14].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[14].df|q~feeder_combout  = \my_processor|data_writeReg[14]~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~239_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[14].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[14].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[31].df|dffe_array[14].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N3
dffeas \my_regfile|register[31].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[14].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N13
dffeas \my_regfile|register[30].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[14]~239_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~377 (
// Equation(s):
// \my_regfile|data_readRegA[14]~377_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[14].df|q~q  & ((\my_regfile|register[31].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~377 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[14]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N1
dffeas \my_regfile|register[25].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N3
dffeas \my_regfile|register[26].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~375 (
// Equation(s):
// \my_regfile|data_readRegA[14]~375_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[14].df|q~q  & ((\my_regfile|register[26].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~375 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[14]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N17
dffeas \my_regfile|register[27].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N23
dffeas \my_regfile|register[28].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~376 (
// Equation(s):
// \my_regfile|data_readRegA[14]~376_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[14].df|q~q  & ((\my_regfile|register[28].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~376 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[14]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~378 (
// Equation(s):
// \my_regfile|data_readRegA[14]~378_combout  = (\my_regfile|data_readRegA[14]~753_combout  & (\my_regfile|data_readRegA[14]~377_combout  & (\my_regfile|data_readRegA[14]~375_combout  & \my_regfile|data_readRegA[14]~376_combout )))

	.dataa(\my_regfile|data_readRegA[14]~753_combout ),
	.datab(\my_regfile|data_readRegA[14]~377_combout ),
	.datac(\my_regfile|data_readRegA[14]~375_combout ),
	.datad(\my_regfile|data_readRegA[14]~376_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~378 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N23
dffeas \my_regfile|register[19].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N25
dffeas \my_regfile|register[20].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~371 (
// Equation(s):
// \my_regfile|data_readRegA[14]~371_combout  = (\my_regfile|register[19].df|dffe_array[14].df|q~q  & (((\my_regfile|register[20].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~371 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[14]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N27
dffeas \my_regfile|register[17].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N1
dffeas \my_regfile|register[18].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~370 (
// Equation(s):
// \my_regfile|data_readRegA[14]~370_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[14].df|q~q  & ((\my_regfile|register[18].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~370 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[14]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \my_regfile|register[23].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \my_regfile|register[24].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~373 (
// Equation(s):
// \my_regfile|data_readRegA[14]~373_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[14].df|q~q  & ((\my_regfile|register[23].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~373 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[14]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N11
dffeas \my_regfile|register[22].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N29
dffeas \my_regfile|register[21].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~372 (
// Equation(s):
// \my_regfile|data_readRegA[14]~372_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[14].df|q~q  & ((\my_regfile|register[22].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~372 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[14]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~374 (
// Equation(s):
// \my_regfile|data_readRegA[14]~374_combout  = (\my_regfile|data_readRegA[14]~371_combout  & (\my_regfile|data_readRegA[14]~370_combout  & (\my_regfile|data_readRegA[14]~373_combout  & \my_regfile|data_readRegA[14]~372_combout )))

	.dataa(\my_regfile|data_readRegA[14]~371_combout ),
	.datab(\my_regfile|data_readRegA[14]~370_combout ),
	.datac(\my_regfile|data_readRegA[14]~373_combout ),
	.datad(\my_regfile|data_readRegA[14]~372_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~374 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N9
dffeas \my_regfile|register[13].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N27
dffeas \my_regfile|register[14].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~367 (
// Equation(s):
// \my_regfile|data_readRegA[14]~367_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[14].df|q~q  & ((\my_regfile|register[14].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~367 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[14]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N15
dffeas \my_regfile|register[9].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N17
dffeas \my_regfile|register[10].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~365 (
// Equation(s):
// \my_regfile|data_readRegA[14]~365_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[14].df|q~q  & ((\my_regfile|register[9].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~365 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[14]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N27
dffeas \my_regfile|register[11].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N25
dffeas \my_regfile|register[12].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~366 (
// Equation(s):
// \my_regfile|data_readRegA[14]~366_combout  = (\my_regfile|register[11].df|dffe_array[14].df|q~q  & (((\my_regfile|register[12].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~366 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[14]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N31
dffeas \my_regfile|register[15].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N29
dffeas \my_regfile|register[16].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~368 (
// Equation(s):
// \my_regfile|data_readRegA[14]~368_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[14].df|q~q  & ((\my_regfile|register[16].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~368 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[14]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~369 (
// Equation(s):
// \my_regfile|data_readRegA[14]~369_combout  = (\my_regfile|data_readRegA[14]~367_combout  & (\my_regfile|data_readRegA[14]~365_combout  & (\my_regfile|data_readRegA[14]~366_combout  & \my_regfile|data_readRegA[14]~368_combout )))

	.dataa(\my_regfile|data_readRegA[14]~367_combout ),
	.datab(\my_regfile|data_readRegA[14]~365_combout ),
	.datac(\my_regfile|data_readRegA[14]~366_combout ),
	.datad(\my_regfile|data_readRegA[14]~368_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~369 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N27
dffeas \my_regfile|register[1].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N29
dffeas \my_regfile|register[2].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~359 (
// Equation(s):
// \my_regfile|data_readRegA[14]~359_combout  = (\my_regfile|register[1].df|dffe_array[14].df|q~q  & (((\my_regfile|register[2].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~359 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[14]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N31
dffeas \my_regfile|register[7].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N1
dffeas \my_regfile|register[8].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~363 (
// Equation(s):
// \my_regfile|data_readRegA[14]~363_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[14].df|q~q  & ((\my_regfile|register[7].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~363 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[14]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \my_regfile|register[3].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N21
dffeas \my_regfile|register[4].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~360 (
// Equation(s):
// \my_regfile|data_readRegA[14]~360_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~360 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~361 (
// Equation(s):
// \my_regfile|data_readRegA[14]~361_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[14]~360_combout  & ((\my_regfile|register[3].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[14]~360_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~361 .lut_mask = 16'h4500;
defparam \my_regfile|data_readRegA[14]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[14].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[14].df|q~feeder_combout  = \my_processor|data_writeReg[14]~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~239_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[14].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[14].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[5].df|dffe_array[14].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N19
dffeas \my_regfile|register[5].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[14].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N1
dffeas \my_regfile|register[6].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~239_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~362 (
// Equation(s):
// \my_regfile|data_readRegA[14]~362_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[14].df|q~q  & ((\my_regfile|register[5].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|register[6].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~362 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[14]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~364 (
// Equation(s):
// \my_regfile|data_readRegA[14]~364_combout  = (\my_regfile|data_readRegA[14]~359_combout  & (\my_regfile|data_readRegA[14]~363_combout  & (\my_regfile|data_readRegA[14]~361_combout  & \my_regfile|data_readRegA[14]~362_combout )))

	.dataa(\my_regfile|data_readRegA[14]~359_combout ),
	.datab(\my_regfile|data_readRegA[14]~363_combout ),
	.datac(\my_regfile|data_readRegA[14]~361_combout ),
	.datad(\my_regfile|data_readRegA[14]~362_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~364 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~379 (
// Equation(s):
// \my_regfile|data_readRegA[14]~379_combout  = (\my_regfile|data_readRegA[14]~378_combout  & (\my_regfile|data_readRegA[14]~374_combout  & (\my_regfile|data_readRegA[14]~369_combout  & \my_regfile|data_readRegA[14]~364_combout )))

	.dataa(\my_regfile|data_readRegA[14]~378_combout ),
	.datab(\my_regfile|data_readRegA[14]~374_combout ),
	.datac(\my_regfile|data_readRegA[14]~369_combout ),
	.datad(\my_regfile|data_readRegA[14]~364_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~379 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \my_processor|my_alu|Add0~30 (
// Equation(s):
// \my_processor|my_alu|Add0~30_combout  = (\my_regfile|data_readRegA[15]~401_combout  & (!\my_processor|my_alu|Add0~29 )) # (!\my_regfile|data_readRegA[15]~401_combout  & ((\my_processor|my_alu|Add0~29 ) # (GND)))
// \my_processor|my_alu|Add0~31  = CARRY((!\my_processor|my_alu|Add0~29 ) # (!\my_regfile|data_readRegA[15]~401_combout ))

	.dataa(\my_regfile|data_readRegA[15]~401_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~29 ),
	.combout(\my_processor|my_alu|Add0~30_combout ),
	.cout(\my_processor|my_alu|Add0~31 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~30 .lut_mask = 16'h5A5F;
defparam \my_processor|my_alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~94 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~75_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~79_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~79_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~94 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~67 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~31_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~34_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|ShiftLeft0~34_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~67 .lut_mask = 16'hA808;
defparam \my_processor|my_alu|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~72 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~72_combout  = (\my_processor|my_alu|ShiftLeft0~67_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~71_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~67_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~72 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \my_processor|data_writeReg[15]~124 (
// Equation(s):
// \my_processor|data_writeReg[15]~124_combout  = (\my_processor|data_writeReg[15]~94_combout  & (\my_processor|data_writeReg[15]~95_combout )) # (!\my_processor|data_writeReg[15]~94_combout  & ((\my_processor|data_writeReg[15]~95_combout  & 
// (\my_regfile|data_readRegA[31]~747_combout )) # (!\my_processor|data_writeReg[15]~95_combout  & ((\my_processor|my_alu|ShiftLeft0~72_combout )))))

	.dataa(\my_processor|data_writeReg[15]~94_combout ),
	.datab(\my_processor|data_writeReg[15]~95_combout ),
	.datac(\my_regfile|data_readRegA[31]~747_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~124 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[15]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \my_processor|data_writeReg[15]~125 (
// Equation(s):
// \my_processor|data_writeReg[15]~125_combout  = (\my_processor|data_writeReg[15]~93_combout  & (((\my_processor|data_writeReg[15]~124_combout )))) # (!\my_processor|data_writeReg[15]~93_combout  & ((\my_processor|data_writeReg[15]~124_combout  & 
// (\my_processor|my_alu|ShiftRight0~95_combout )) # (!\my_processor|data_writeReg[15]~124_combout  & ((\my_processor|my_alu|ShiftRight0~94_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~95_combout ),
	.datab(\my_processor|data_writeReg[15]~93_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~94_combout ),
	.datad(\my_processor|data_writeReg[15]~124_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~125 .lut_mask = 16'hEE30;
defparam \my_processor|data_writeReg[15]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \my_processor|data_writeReg[15]~126 (
// Equation(s):
// \my_processor|data_writeReg[15]~126_combout  = (\my_processor|data_writeReg[15]~90_combout  & (!\my_processor|data_writeReg[15]~91_combout )) # (!\my_processor|data_writeReg[15]~90_combout  & ((\my_processor|data_writeReg[15]~91_combout  & 
// (\my_processor|my_alu|Add0~30_combout )) # (!\my_processor|data_writeReg[15]~91_combout  & ((\my_processor|data_writeReg[15]~125_combout )))))

	.dataa(\my_processor|data_writeReg[15]~90_combout ),
	.datab(\my_processor|data_writeReg[15]~91_combout ),
	.datac(\my_processor|my_alu|Add0~30_combout ),
	.datad(\my_processor|data_writeReg[15]~125_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~126 .lut_mask = 16'h7362;
defparam \my_processor|data_writeReg[15]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \my_processor|data_writeReg[15]~127 (
// Equation(s):
// \my_processor|data_writeReg[15]~127_combout  = (\my_processor|data_writeReg[15]~92_combout  & ((\my_processor|data_writeReg[15]~126_combout  & ((\my_processor|my_alu|Add1~30_combout ))) # (!\my_processor|data_writeReg[15]~126_combout  & 
// (\my_regfile|data_readRegA[15]~401_combout )))) # (!\my_processor|data_writeReg[15]~92_combout  & (((\my_processor|data_writeReg[15]~126_combout ))))

	.dataa(\my_processor|data_writeReg[15]~92_combout ),
	.datab(\my_regfile|data_readRegA[15]~401_combout ),
	.datac(\my_processor|my_alu|Add1~30_combout ),
	.datad(\my_processor|data_writeReg[15]~126_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~127 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[15]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \my_processor|data_writeReg[15]~240 (
// Equation(s):
// \my_processor|data_writeReg[15]~240_combout  = (\my_processor|data_writeReg[15]~127_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|c2|ad4~0_combout )))

	.dataa(\my_processor|c2|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~127_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~240 .lut_mask = 16'h7700;
defparam \my_processor|data_writeReg[15]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N17
dffeas \my_regfile|register[4].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~381 (
// Equation(s):
// \my_regfile|data_readRegA[15]~381_combout  = (((\my_regfile|register[4].df|dffe_array[15].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~381 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[15]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N31
dffeas \my_regfile|register[3].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~382 (
// Equation(s):
// \my_regfile|data_readRegA[15]~382_combout  = (\my_regfile|data_readRegA[15]~381_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[15]~381_combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~382 .lut_mask = 16'h2022;
defparam \my_regfile|data_readRegA[15]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N3
dffeas \my_regfile|register[7].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N9
dffeas \my_regfile|register[8].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~384 (
// Equation(s):
// \my_regfile|data_readRegA[15]~384_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[15].df|q~q  & ((\my_regfile|register[7].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~384 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N11
dffeas \my_regfile|register[1].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \my_regfile|register[2].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~380 (
// Equation(s):
// \my_regfile|data_readRegA[15]~380_combout  = (\my_regfile|register[1].df|dffe_array[15].df|q~q  & (((\my_regfile|register[2].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~380 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[15]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \my_regfile|register[5].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N23
dffeas \my_regfile|register[6].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~383 (
// Equation(s):
// \my_regfile|data_readRegA[15]~383_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[15].df|q~q  & ((\my_regfile|register[6].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~383 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[15]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~385 (
// Equation(s):
// \my_regfile|data_readRegA[15]~385_combout  = (\my_regfile|data_readRegA[15]~382_combout  & (\my_regfile|data_readRegA[15]~384_combout  & (\my_regfile|data_readRegA[15]~380_combout  & \my_regfile|data_readRegA[15]~383_combout )))

	.dataa(\my_regfile|data_readRegA[15]~382_combout ),
	.datab(\my_regfile|data_readRegA[15]~384_combout ),
	.datac(\my_regfile|data_readRegA[15]~380_combout ),
	.datad(\my_regfile|data_readRegA[15]~383_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~385 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N7
dffeas \my_regfile|register[15].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N13
dffeas \my_regfile|register[16].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~389 (
// Equation(s):
// \my_regfile|data_readRegA[15]~389_combout  = (\my_regfile|register[15].df|dffe_array[15].df|q~q  & (((\my_regfile|register[16].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~389 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[15]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N27
dffeas \my_regfile|register[9].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N25
dffeas \my_regfile|register[10].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~386 (
// Equation(s):
// \my_regfile|data_readRegA[15]~386_combout  = (\my_regfile|register[9].df|dffe_array[15].df|q~q  & (((\my_regfile|register[10].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~386 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[15]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N3
dffeas \my_regfile|register[11].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N9
dffeas \my_regfile|register[12].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~387 (
// Equation(s):
// \my_regfile|data_readRegA[15]~387_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[15].df|q~q  & ((\my_regfile|register[12].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~387 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[15]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N15
dffeas \my_regfile|register[13].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \my_regfile|register[14].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~388 (
// Equation(s):
// \my_regfile|data_readRegA[15]~388_combout  = (\my_regfile|register[13].df|dffe_array[15].df|q~q  & (((\my_regfile|register[14].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~388 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[15]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~390 (
// Equation(s):
// \my_regfile|data_readRegA[15]~390_combout  = (\my_regfile|data_readRegA[15]~389_combout  & (\my_regfile|data_readRegA[15]~386_combout  & (\my_regfile|data_readRegA[15]~387_combout  & \my_regfile|data_readRegA[15]~388_combout )))

	.dataa(\my_regfile|data_readRegA[15]~389_combout ),
	.datab(\my_regfile|data_readRegA[15]~386_combout ),
	.datac(\my_regfile|data_readRegA[15]~387_combout ),
	.datad(\my_regfile|data_readRegA[15]~388_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~390 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N19
dffeas \my_regfile|register[21].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N21
dffeas \my_regfile|register[22].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~393 (
// Equation(s):
// \my_regfile|data_readRegA[15]~393_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[15].df|q~q  & ((\my_regfile|register[21].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~393 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N31
dffeas \my_regfile|register[23].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N21
dffeas \my_regfile|register[24].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~394 (
// Equation(s):
// \my_regfile|data_readRegA[15]~394_combout  = (\my_regfile|register[23].df|dffe_array[15].df|q~q  & (((\my_regfile|register[24].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~394 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[15]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N11
dffeas \my_regfile|register[17].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N17
dffeas \my_regfile|register[18].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~391 (
// Equation(s):
// \my_regfile|data_readRegA[15]~391_combout  = (\my_regfile|register[17].df|dffe_array[15].df|q~q  & (((\my_regfile|register[18].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~391 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[15]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N29
dffeas \my_regfile|register[20].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N3
dffeas \my_regfile|register[19].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~392 (
// Equation(s):
// \my_regfile|data_readRegA[15]~392_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[15].df|q~q  & ((\my_regfile|register[20].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~392 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[15]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~395 (
// Equation(s):
// \my_regfile|data_readRegA[15]~395_combout  = (\my_regfile|data_readRegA[15]~393_combout  & (\my_regfile|data_readRegA[15]~394_combout  & (\my_regfile|data_readRegA[15]~391_combout  & \my_regfile|data_readRegA[15]~392_combout )))

	.dataa(\my_regfile|data_readRegA[15]~393_combout ),
	.datab(\my_regfile|data_readRegA[15]~394_combout ),
	.datac(\my_regfile|data_readRegA[15]~391_combout ),
	.datad(\my_regfile|data_readRegA[15]~392_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~395 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \my_regfile|register[29].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~398 (
// Equation(s):
// \my_regfile|data_readRegA[15]~398_combout  = (((\my_regfile|register[29].df|dffe_array[15].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[15].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~398 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[15]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N15
dffeas \my_regfile|register[27].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N17
dffeas \my_regfile|register[28].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~397 (
// Equation(s):
// \my_regfile|data_readRegA[15]~397_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[15].df|q~q  & ((\my_regfile|register[28].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~397 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[15]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N5
dffeas \my_regfile|register[31].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N3
dffeas \my_regfile|register[30].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[15]~240_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~399 (
// Equation(s):
// \my_regfile|data_readRegA[15]~399_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[15].df|q~q  & ((\my_regfile|register[30].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~399 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[15]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N25
dffeas \my_regfile|register[25].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N19
dffeas \my_regfile|register[26].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~396 (
// Equation(s):
// \my_regfile|data_readRegA[15]~396_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[15].df|q~q  & ((\my_regfile|register[26].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~396 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[15]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~400 (
// Equation(s):
// \my_regfile|data_readRegA[15]~400_combout  = (\my_regfile|data_readRegA[15]~398_combout  & (\my_regfile|data_readRegA[15]~397_combout  & (\my_regfile|data_readRegA[15]~399_combout  & \my_regfile|data_readRegA[15]~396_combout )))

	.dataa(\my_regfile|data_readRegA[15]~398_combout ),
	.datab(\my_regfile|data_readRegA[15]~397_combout ),
	.datac(\my_regfile|data_readRegA[15]~399_combout ),
	.datad(\my_regfile|data_readRegA[15]~396_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~400 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~401 (
// Equation(s):
// \my_regfile|data_readRegA[15]~401_combout  = (\my_regfile|data_readRegA[15]~385_combout  & (\my_regfile|data_readRegA[15]~390_combout  & (\my_regfile|data_readRegA[15]~395_combout  & \my_regfile|data_readRegA[15]~400_combout )))

	.dataa(\my_regfile|data_readRegA[15]~385_combout ),
	.datab(\my_regfile|data_readRegA[15]~390_combout ),
	.datac(\my_regfile|data_readRegA[15]~395_combout ),
	.datad(\my_regfile|data_readRegA[15]~400_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~401 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \my_processor|my_alu|Add0~32 (
// Equation(s):
// \my_processor|my_alu|Add0~32_combout  = (\my_regfile|data_readRegA[16]~423_combout  & (\my_processor|my_alu|Add0~31  $ (GND))) # (!\my_regfile|data_readRegA[16]~423_combout  & (!\my_processor|my_alu|Add0~31  & VCC))
// \my_processor|my_alu|Add0~33  = CARRY((\my_regfile|data_readRegA[16]~423_combout  & !\my_processor|my_alu|Add0~31 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[16]~423_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~31 ),
	.combout(\my_processor|my_alu|Add0~32_combout ),
	.cout(\my_processor|my_alu|Add0~33 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~32 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \my_processor|data_writeReg[16]~134 (
// Equation(s):
// \my_processor|data_writeReg[16]~134_combout  = (\my_processor|data_writeReg[22]~132_combout  & ((\my_processor|data_writeReg[22]~133_combout  & (\my_regfile|data_readRegA[16]~423_combout )) # (!\my_processor|data_writeReg[22]~133_combout  & 
// ((\my_processor|my_alu|Add1~32_combout ))))) # (!\my_processor|data_writeReg[22]~132_combout  & (!\my_processor|data_writeReg[22]~133_combout ))

	.dataa(\my_processor|data_writeReg[22]~132_combout ),
	.datab(\my_processor|data_writeReg[22]~133_combout ),
	.datac(\my_regfile|data_readRegA[16]~423_combout ),
	.datad(\my_processor|my_alu|Add1~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~134 .lut_mask = 16'hB391;
defparam \my_processor|data_writeReg[16]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~73 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~73_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_processor|my_alu|ShiftLeft0~8_combout  & \my_regfile|data_readRegA[0]~77_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.datad(\my_regfile|data_readRegA[0]~77_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~73 .lut_mask = 16'h0500;
defparam \my_processor|my_alu|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~16 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~12_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~15_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~16 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~23 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~19_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~22_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~22_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~19_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~23 .lut_mask = 16'hF0CC;
defparam \my_processor|my_alu|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~24 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~24_combout  = (\my_processor|my_alu|ShiftRight0~16_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~23_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~16_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~24 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \my_processor|data_writeReg[16]~130 (
// Equation(s):
// \my_processor|data_writeReg[16]~130_combout  = (\my_processor|data_writeReg[22]~128_combout  & (\my_processor|data_writeReg[22]~129_combout )) # (!\my_processor|data_writeReg[22]~128_combout  & ((\my_processor|data_writeReg[22]~129_combout  & 
// (\my_processor|my_alu|ShiftLeft0~39_combout )) # (!\my_processor|data_writeReg[22]~129_combout  & ((\my_processor|my_alu|ShiftLeft0~77_combout )))))

	.dataa(\my_processor|data_writeReg[22]~128_combout ),
	.datab(\my_processor|data_writeReg[22]~129_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~39_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~130 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[16]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \my_processor|data_writeReg[16]~131 (
// Equation(s):
// \my_processor|data_writeReg[16]~131_combout  = (\my_processor|data_writeReg[22]~128_combout  & ((\my_processor|data_writeReg[16]~130_combout  & ((\my_processor|my_alu|ShiftRight0~24_combout ))) # (!\my_processor|data_writeReg[16]~130_combout  & 
// (\my_processor|my_alu|ShiftLeft0~73_combout )))) # (!\my_processor|data_writeReg[22]~128_combout  & (((\my_processor|data_writeReg[16]~130_combout ))))

	.dataa(\my_processor|data_writeReg[22]~128_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~73_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~24_combout ),
	.datad(\my_processor|data_writeReg[16]~130_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~131 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[16]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \my_processor|data_writeReg[16]~135 (
// Equation(s):
// \my_processor|data_writeReg[16]~135_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[16]~134_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[16]~134_combout  & 
// ((\my_processor|data_writeReg[16]~131_combout ))) # (!\my_processor|data_writeReg[16]~134_combout  & (\my_regfile|data_readRegA[31]~747_combout ))))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_regfile|data_readRegA[31]~747_combout ),
	.datac(\my_processor|data_writeReg[16]~134_combout ),
	.datad(\my_processor|data_writeReg[16]~131_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~135 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[16]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \my_processor|data_writeReg[16]~136 (
// Equation(s):
// \my_processor|data_writeReg[16]~136_combout  = (\my_processor|data_writeReg[5]~232_combout  & ((\my_processor|my_alu|Add0~32_combout ) # ((\my_processor|data_writeReg[5]~76_combout  & \my_processor|data_writeReg[16]~135_combout )))) # 
// (!\my_processor|data_writeReg[5]~232_combout  & (\my_processor|data_writeReg[5]~76_combout  & ((\my_processor|data_writeReg[16]~135_combout ))))

	.dataa(\my_processor|data_writeReg[5]~232_combout ),
	.datab(\my_processor|data_writeReg[5]~76_combout ),
	.datac(\my_processor|my_alu|Add0~32_combout ),
	.datad(\my_processor|data_writeReg[16]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~136 .lut_mask = 16'hECA0;
defparam \my_processor|data_writeReg[16]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N21
dffeas \my_regfile|register[29].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~420 (
// Equation(s):
// \my_regfile|data_readRegA[16]~420_combout  = (((\my_regfile|register[29].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and1~2_combout )

	.dataa(\my_regfile|d0|d0|and1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[29].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~420 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[16]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N15
dffeas \my_regfile|register[30].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[16]~136_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N29
dffeas \my_regfile|register[31].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~421 (
// Equation(s):
// \my_regfile|data_readRegA[16]~421_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[16].df|q~q  & ((\my_regfile|register[31].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~421 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[16]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N29
dffeas \my_regfile|register[25].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \my_regfile|register[26].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~418 (
// Equation(s):
// \my_regfile|data_readRegA[16]~418_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[16].df|q~q  & ((\my_regfile|register[25].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~418 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[16]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N7
dffeas \my_regfile|register[27].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N29
dffeas \my_regfile|register[28].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~419 (
// Equation(s):
// \my_regfile|data_readRegA[16]~419_combout  = (\my_regfile|register[27].df|dffe_array[16].df|q~q  & (((\my_regfile|register[28].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~419 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[16]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~422 (
// Equation(s):
// \my_regfile|data_readRegA[16]~422_combout  = (\my_regfile|data_readRegA[16]~420_combout  & (\my_regfile|data_readRegA[16]~421_combout  & (\my_regfile|data_readRegA[16]~418_combout  & \my_regfile|data_readRegA[16]~419_combout )))

	.dataa(\my_regfile|data_readRegA[16]~420_combout ),
	.datab(\my_regfile|data_readRegA[16]~421_combout ),
	.datac(\my_regfile|data_readRegA[16]~418_combout ),
	.datad(\my_regfile|data_readRegA[16]~419_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~422 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N9
dffeas \my_regfile|register[24].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N19
dffeas \my_regfile|register[23].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~416 (
// Equation(s):
// \my_regfile|data_readRegA[16]~416_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[16].df|q~q  & ((\my_regfile|register[24].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~416 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[16]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N17
dffeas \my_regfile|register[20].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N19
dffeas \my_regfile|register[19].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~414 (
// Equation(s):
// \my_regfile|data_readRegA[16]~414_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[16].df|q~q  & ((\my_regfile|register[20].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~414 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[16]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N13
dffeas \my_regfile|register[21].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N7
dffeas \my_regfile|register[22].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~415 (
// Equation(s):
// \my_regfile|data_readRegA[16]~415_combout  = (\my_regfile|register[21].df|dffe_array[16].df|q~q  & (((\my_regfile|register[22].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~415 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[16]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N5
dffeas \my_regfile|register[18].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N3
dffeas \my_regfile|register[17].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~413 (
// Equation(s):
// \my_regfile|data_readRegA[16]~413_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[16].df|q~q  & ((\my_regfile|register[18].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~413 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[16]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~417 (
// Equation(s):
// \my_regfile|data_readRegA[16]~417_combout  = (\my_regfile|data_readRegA[16]~416_combout  & (\my_regfile|data_readRegA[16]~414_combout  & (\my_regfile|data_readRegA[16]~415_combout  & \my_regfile|data_readRegA[16]~413_combout )))

	.dataa(\my_regfile|data_readRegA[16]~416_combout ),
	.datab(\my_regfile|data_readRegA[16]~414_combout ),
	.datac(\my_regfile|data_readRegA[16]~415_combout ),
	.datad(\my_regfile|data_readRegA[16]~413_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~417 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N15
dffeas \my_regfile|register[7].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N25
dffeas \my_regfile|register[8].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~406 (
// Equation(s):
// \my_regfile|data_readRegA[16]~406_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[16].df|q~q  & ((\my_regfile|register[7].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~406 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[16]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \my_regfile|register[4].df|dffe_array[16].df|q~feeder (
// Equation(s):
// \my_regfile|register[4].df|dffe_array[16].df|q~feeder_combout  = \my_processor|data_writeReg[16]~136_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~136_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[4].df|dffe_array[16].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[16].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[4].df|dffe_array[16].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N13
dffeas \my_regfile|register[4].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].df|dffe_array[16].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~403 (
// Equation(s):
// \my_regfile|data_readRegA[16]~403_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~403 .lut_mask = 16'hFFDF;
defparam \my_regfile|data_readRegA[16]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N1
dffeas \my_regfile|register[3].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~404 (
// Equation(s):
// \my_regfile|data_readRegA[16]~404_combout  = (\my_regfile|data_readRegA[16]~403_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[16]~403_combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~404 .lut_mask = 16'h00A2;
defparam \my_regfile|data_readRegA[16]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N19
dffeas \my_regfile|register[1].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N13
dffeas \my_regfile|register[2].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~402 (
// Equation(s):
// \my_regfile|data_readRegA[16]~402_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[16].df|q~q  & ((\my_regfile|register[2].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~402 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[16]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N25
dffeas \my_regfile|register[5].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N7
dffeas \my_regfile|register[6].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~405 (
// Equation(s):
// \my_regfile|data_readRegA[16]~405_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[16].df|q~q  & ((\my_regfile|register[6].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~405 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[16]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~407 (
// Equation(s):
// \my_regfile|data_readRegA[16]~407_combout  = (\my_regfile|data_readRegA[16]~406_combout  & (\my_regfile|data_readRegA[16]~404_combout  & (\my_regfile|data_readRegA[16]~402_combout  & \my_regfile|data_readRegA[16]~405_combout )))

	.dataa(\my_regfile|data_readRegA[16]~406_combout ),
	.datab(\my_regfile|data_readRegA[16]~404_combout ),
	.datac(\my_regfile|data_readRegA[16]~402_combout ),
	.datad(\my_regfile|data_readRegA[16]~405_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~407 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N31
dffeas \my_regfile|register[15].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N29
dffeas \my_regfile|register[16].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~411 (
// Equation(s):
// \my_regfile|data_readRegA[16]~411_combout  = (\my_regfile|register[15].df|dffe_array[16].df|q~q  & (((\my_regfile|register[16].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~411 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[16]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N11
dffeas \my_regfile|register[11].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \my_regfile|register[12].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~409 (
// Equation(s):
// \my_regfile|data_readRegA[16]~409_combout  = (\my_regfile|register[11].df|dffe_array[16].df|q~q  & (((\my_regfile|register[12].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~409 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[16]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N19
dffeas \my_regfile|register[13].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N25
dffeas \my_regfile|register[14].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~410 (
// Equation(s):
// \my_regfile|data_readRegA[16]~410_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[16].df|q~q  & ((\my_regfile|register[14].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~410 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[16]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N27
dffeas \my_regfile|register[9].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \my_regfile|register[10].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~408 (
// Equation(s):
// \my_regfile|data_readRegA[16]~408_combout  = (\my_regfile|register[9].df|dffe_array[16].df|q~q  & (((\my_regfile|register[10].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~408 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[16]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~412 (
// Equation(s):
// \my_regfile|data_readRegA[16]~412_combout  = (\my_regfile|data_readRegA[16]~411_combout  & (\my_regfile|data_readRegA[16]~409_combout  & (\my_regfile|data_readRegA[16]~410_combout  & \my_regfile|data_readRegA[16]~408_combout )))

	.dataa(\my_regfile|data_readRegA[16]~411_combout ),
	.datab(\my_regfile|data_readRegA[16]~409_combout ),
	.datac(\my_regfile|data_readRegA[16]~410_combout ),
	.datad(\my_regfile|data_readRegA[16]~408_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~412 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~423 (
// Equation(s):
// \my_regfile|data_readRegA[16]~423_combout  = (\my_regfile|data_readRegA[16]~422_combout  & (\my_regfile|data_readRegA[16]~417_combout  & (\my_regfile|data_readRegA[16]~407_combout  & \my_regfile|data_readRegA[16]~412_combout )))

	.dataa(\my_regfile|data_readRegA[16]~422_combout ),
	.datab(\my_regfile|data_readRegA[16]~417_combout ),
	.datac(\my_regfile|data_readRegA[16]~407_combout ),
	.datad(\my_regfile|data_readRegA[16]~412_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~423 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \my_processor|my_alu|Add0~34 (
// Equation(s):
// \my_processor|my_alu|Add0~34_combout  = (\my_regfile|data_readRegA[17]~444_combout  & (!\my_processor|my_alu|Add0~33 )) # (!\my_regfile|data_readRegA[17]~444_combout  & ((\my_processor|my_alu|Add0~33 ) # (GND)))
// \my_processor|my_alu|Add0~35  = CARRY((!\my_processor|my_alu|Add0~33 ) # (!\my_regfile|data_readRegA[17]~444_combout ))

	.dataa(\my_regfile|data_readRegA[17]~444_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~33 ),
	.combout(\my_processor|my_alu|Add0~34_combout ),
	.cout(\my_processor|my_alu|Add0~35 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~34 .lut_mask = 16'h5A5F;
defparam \my_processor|my_alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~41 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~38_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~40_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~38_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~41 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~42 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|ShiftRight0~41_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~36_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~42 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~118 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~118_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// \my_processor|my_alu|ShiftLeft0~11_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~118 .lut_mask = 16'h0100;
defparam \my_processor|my_alu|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \my_processor|data_writeReg[17]~137 (
// Equation(s):
// \my_processor|data_writeReg[17]~137_combout  = (\my_processor|data_writeReg[22]~128_combout  & ((\my_processor|data_writeReg[22]~129_combout ) # ((\my_processor|my_alu|ShiftLeft0~118_combout )))) # (!\my_processor|data_writeReg[22]~128_combout  & 
// (!\my_processor|data_writeReg[22]~129_combout  & ((\my_processor|my_alu|ShiftLeft0~81_combout ))))

	.dataa(\my_processor|data_writeReg[22]~128_combout ),
	.datab(\my_processor|data_writeReg[22]~129_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~118_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~137 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[17]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \my_processor|data_writeReg[17]~138 (
// Equation(s):
// \my_processor|data_writeReg[17]~138_combout  = (\my_processor|data_writeReg[17]~137_combout  & ((\my_processor|my_alu|ShiftRight0~42_combout ) # ((!\my_processor|data_writeReg[22]~129_combout )))) # (!\my_processor|data_writeReg[17]~137_combout  & 
// (((\my_processor|data_writeReg[22]~129_combout  & \my_processor|my_alu|ShiftLeft0~44_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~42_combout ),
	.datab(\my_processor|data_writeReg[17]~137_combout ),
	.datac(\my_processor|data_writeReg[22]~129_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~138 .lut_mask = 16'hBC8C;
defparam \my_processor|data_writeReg[17]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \my_processor|data_writeReg[17]~139 (
// Equation(s):
// \my_processor|data_writeReg[17]~139_combout  = (\my_processor|data_writeReg[22]~132_combout  & ((\my_processor|data_writeReg[22]~133_combout  & (\my_regfile|data_readRegA[17]~444_combout )) # (!\my_processor|data_writeReg[22]~133_combout  & 
// ((\my_processor|my_alu|Add1~34_combout ))))) # (!\my_processor|data_writeReg[22]~132_combout  & (((!\my_processor|data_writeReg[22]~133_combout ))))

	.dataa(\my_regfile|data_readRegA[17]~444_combout ),
	.datab(\my_processor|data_writeReg[22]~132_combout ),
	.datac(\my_processor|my_alu|Add1~34_combout ),
	.datad(\my_processor|data_writeReg[22]~133_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~139 .lut_mask = 16'h88F3;
defparam \my_processor|data_writeReg[17]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \my_processor|data_writeReg[17]~140 (
// Equation(s):
// \my_processor|data_writeReg[17]~140_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[17]~139_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[17]~139_combout  & 
// ((\my_processor|data_writeReg[17]~138_combout ))) # (!\my_processor|data_writeReg[17]~139_combout  & (\my_regfile|data_readRegA[31]~747_combout ))))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_regfile|data_readRegA[31]~747_combout ),
	.datac(\my_processor|data_writeReg[17]~138_combout ),
	.datad(\my_processor|data_writeReg[17]~139_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~140 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[17]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \my_processor|data_writeReg[17]~141 (
// Equation(s):
// \my_processor|data_writeReg[17]~141_combout  = (\my_processor|data_writeReg[5]~232_combout  & ((\my_processor|my_alu|Add0~34_combout ) # ((\my_processor|data_writeReg[5]~76_combout  & \my_processor|data_writeReg[17]~140_combout )))) # 
// (!\my_processor|data_writeReg[5]~232_combout  & (\my_processor|data_writeReg[5]~76_combout  & ((\my_processor|data_writeReg[17]~140_combout ))))

	.dataa(\my_processor|data_writeReg[5]~232_combout ),
	.datab(\my_processor|data_writeReg[5]~76_combout ),
	.datac(\my_processor|my_alu|Add0~34_combout ),
	.datad(\my_processor|data_writeReg[17]~140_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~141 .lut_mask = 16'hECA0;
defparam \my_processor|data_writeReg[17]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N11
dffeas \my_regfile|register[23].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N5
dffeas \my_regfile|register[24].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~438 (
// Equation(s):
// \my_regfile|data_readRegA[17]~438_combout  = (\my_regfile|register[23].df|dffe_array[17].df|q~q  & (((\my_regfile|register[24].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~438 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[17]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N17
dffeas \my_regfile|register[21].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N15
dffeas \my_regfile|register[22].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~437 (
// Equation(s):
// \my_regfile|data_readRegA[17]~437_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[17].df|q~q  & ((\my_regfile|register[21].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~437 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[17]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N21
dffeas \my_regfile|register[20].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N7
dffeas \my_regfile|register[19].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~436 (
// Equation(s):
// \my_regfile|data_readRegA[17]~436_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[17].df|q~q  & ((\my_regfile|register[20].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~436 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[17]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N9
dffeas \my_regfile|register[18].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N19
dffeas \my_regfile|register[17].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~435 (
// Equation(s):
// \my_regfile|data_readRegA[17]~435_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[17].df|q~q  & ((\my_regfile|register[18].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~435 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[17]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~439 (
// Equation(s):
// \my_regfile|data_readRegA[17]~439_combout  = (\my_regfile|data_readRegA[17]~438_combout  & (\my_regfile|data_readRegA[17]~437_combout  & (\my_regfile|data_readRegA[17]~436_combout  & \my_regfile|data_readRegA[17]~435_combout )))

	.dataa(\my_regfile|data_readRegA[17]~438_combout ),
	.datab(\my_regfile|data_readRegA[17]~437_combout ),
	.datac(\my_regfile|data_readRegA[17]~436_combout ),
	.datad(\my_regfile|data_readRegA[17]~435_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~439 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N23
dffeas \my_regfile|register[15].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N17
dffeas \my_regfile|register[16].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~433 (
// Equation(s):
// \my_regfile|data_readRegA[17]~433_combout  = (\my_regfile|register[15].df|dffe_array[17].df|q~q  & (((\my_regfile|register[16].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~433 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[17]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N7
dffeas \my_regfile|register[9].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~141_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~141_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[17].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \my_regfile|register[10].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~430 (
// Equation(s):
// \my_regfile|data_readRegA[17]~430_combout  = (\my_regfile|register[9].df|dffe_array[17].df|q~q  & ((\my_regfile|register[10].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|register[10].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d0|d2|and1~combout ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~430 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[17]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N7
dffeas \my_regfile|register[13].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N29
dffeas \my_regfile|register[14].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~432 (
// Equation(s):
// \my_regfile|data_readRegA[17]~432_combout  = (\my_regfile|register[13].df|dffe_array[17].df|q~q  & (((\my_regfile|register[14].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~432 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[17]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N5
dffeas \my_regfile|register[11].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N19
dffeas \my_regfile|register[12].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~431 (
// Equation(s):
// \my_regfile|data_readRegA[17]~431_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[17].df|q~q  & ((\my_regfile|register[12].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~431 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[17]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~434 (
// Equation(s):
// \my_regfile|data_readRegA[17]~434_combout  = (\my_regfile|data_readRegA[17]~433_combout  & (\my_regfile|data_readRegA[17]~430_combout  & (\my_regfile|data_readRegA[17]~432_combout  & \my_regfile|data_readRegA[17]~431_combout )))

	.dataa(\my_regfile|data_readRegA[17]~433_combout ),
	.datab(\my_regfile|data_readRegA[17]~430_combout ),
	.datac(\my_regfile|data_readRegA[17]~432_combout ),
	.datad(\my_regfile|data_readRegA[17]~431_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~434 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~141_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~141_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[17].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[29].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N11
dffeas \my_regfile|register[29].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~754 (
// Equation(s):
// \my_regfile|data_readRegA[17]~754_combout  = (((\my_regfile|register[29].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|d0|d2|and5~0_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~754_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~754 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[17]~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N19
dffeas \my_regfile|register[25].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~141_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~141_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[17].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N9
dffeas \my_regfile|register[26].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~440 (
// Equation(s):
// \my_regfile|data_readRegA[17]~440_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[17].df|q~q  & ((\my_regfile|register[26].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~440 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[17]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N7
dffeas \my_regfile|register[28].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N9
dffeas \my_regfile|register[27].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~441 (
// Equation(s):
// \my_regfile|data_readRegA[17]~441_combout  = (\my_regfile|register[28].df|dffe_array[17].df|q~q  & (((\my_regfile|register[27].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~441 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[17]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \my_regfile|register[31].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~141_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~141_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[17].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \my_regfile|register[30].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~442 (
// Equation(s):
// \my_regfile|data_readRegA[17]~442_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[17].df|q~q  & ((\my_regfile|register[30].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~442 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[17]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~443 (
// Equation(s):
// \my_regfile|data_readRegA[17]~443_combout  = (\my_regfile|data_readRegA[17]~754_combout  & (\my_regfile|data_readRegA[17]~440_combout  & (\my_regfile|data_readRegA[17]~441_combout  & \my_regfile|data_readRegA[17]~442_combout )))

	.dataa(\my_regfile|data_readRegA[17]~754_combout ),
	.datab(\my_regfile|data_readRegA[17]~440_combout ),
	.datac(\my_regfile|data_readRegA[17]~441_combout ),
	.datad(\my_regfile|data_readRegA[17]~442_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~443 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N23
dffeas \my_regfile|register[1].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N5
dffeas \my_regfile|register[2].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~424 (
// Equation(s):
// \my_regfile|data_readRegA[17]~424_combout  = (\my_regfile|register[1].df|dffe_array[17].df|q~q  & (((\my_regfile|register[2].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~424 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[17]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N19
dffeas \my_regfile|register[3].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N3
dffeas \my_regfile|register[4].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~425 (
// Equation(s):
// \my_regfile|data_readRegA[17]~425_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~425 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[17]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~426 (
// Equation(s):
// \my_regfile|data_readRegA[17]~426_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[17]~425_combout  & ((\my_regfile|register[3].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|data_readRegA[17]~425_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~426 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[17]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N19
dffeas \my_regfile|register[5].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \my_regfile|register[6].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~427 (
// Equation(s):
// \my_regfile|data_readRegA[17]~427_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[17].df|q~q  & ((\my_regfile|register[5].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~427 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[17]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N19
dffeas \my_regfile|register[7].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N21
dffeas \my_regfile|register[8].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~141_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~428 (
// Equation(s):
// \my_regfile|data_readRegA[17]~428_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[17].df|q~q  & ((\my_regfile|register[7].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~428 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[17]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~429 (
// Equation(s):
// \my_regfile|data_readRegA[17]~429_combout  = (\my_regfile|data_readRegA[17]~424_combout  & (\my_regfile|data_readRegA[17]~426_combout  & (\my_regfile|data_readRegA[17]~427_combout  & \my_regfile|data_readRegA[17]~428_combout )))

	.dataa(\my_regfile|data_readRegA[17]~424_combout ),
	.datab(\my_regfile|data_readRegA[17]~426_combout ),
	.datac(\my_regfile|data_readRegA[17]~427_combout ),
	.datad(\my_regfile|data_readRegA[17]~428_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~429 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~444 (
// Equation(s):
// \my_regfile|data_readRegA[17]~444_combout  = (\my_regfile|data_readRegA[17]~439_combout  & (\my_regfile|data_readRegA[17]~434_combout  & (\my_regfile|data_readRegA[17]~443_combout  & \my_regfile|data_readRegA[17]~429_combout )))

	.dataa(\my_regfile|data_readRegA[17]~439_combout ),
	.datab(\my_regfile|data_readRegA[17]~434_combout ),
	.datac(\my_regfile|data_readRegA[17]~443_combout ),
	.datad(\my_regfile|data_readRegA[17]~429_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~444 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \my_processor|my_alu|Add0~36 (
// Equation(s):
// \my_processor|my_alu|Add0~36_combout  = (\my_regfile|data_readRegA[18]~465_combout  & (\my_processor|my_alu|Add0~35  $ (GND))) # (!\my_regfile|data_readRegA[18]~465_combout  & (!\my_processor|my_alu|Add0~35  & VCC))
// \my_processor|my_alu|Add0~37  = CARRY((\my_regfile|data_readRegA[18]~465_combout  & !\my_processor|my_alu|Add0~35 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[18]~465_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~35 ),
	.combout(\my_processor|my_alu|Add0~36_combout ),
	.cout(\my_processor|my_alu|Add0~37 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~36 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \my_processor|data_writeReg[18]~142 (
// Equation(s):
// \my_processor|data_writeReg[18]~142_combout  = (\my_processor|data_writeReg[22]~129_combout  & ((\my_processor|my_alu|ShiftLeft0~49_combout ) # ((\my_processor|data_writeReg[22]~128_combout )))) # (!\my_processor|data_writeReg[22]~129_combout  & 
// (((!\my_processor|data_writeReg[22]~128_combout  & \my_processor|my_alu|ShiftLeft0~85_combout ))))

	.dataa(\my_processor|data_writeReg[22]~129_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~49_combout ),
	.datac(\my_processor|data_writeReg[22]~128_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~142 .lut_mask = 16'hADA8;
defparam \my_processor|data_writeReg[18]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~14 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~14_combout  = (\my_processor|my_alu|ShiftRight0~43_combout  & ((\my_processor|my_alu|ShiftLeft0~12_combout ) # ((\my_processor|my_alu|ShiftLeft0~13_combout  & \my_regfile|data_readRegA[0]~77_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~43_combout ),
	.datac(\my_regfile|data_readRegA[0]~77_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~14 .lut_mask = 16'hCC80;
defparam \my_processor|my_alu|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \my_processor|data_writeReg[18]~143 (
// Equation(s):
// \my_processor|data_writeReg[18]~143_combout  = (\my_processor|data_writeReg[18]~142_combout  & (((\my_processor|my_alu|ShiftRight0~62_combout )) # (!\my_processor|data_writeReg[22]~128_combout ))) # (!\my_processor|data_writeReg[18]~142_combout  & 
// (\my_processor|data_writeReg[22]~128_combout  & (\my_processor|my_alu|ShiftLeft0~14_combout )))

	.dataa(\my_processor|data_writeReg[18]~142_combout ),
	.datab(\my_processor|data_writeReg[22]~128_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~14_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~143 .lut_mask = 16'hEA62;
defparam \my_processor|data_writeReg[18]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \my_processor|data_writeReg[18]~144 (
// Equation(s):
// \my_processor|data_writeReg[18]~144_combout  = (\my_processor|data_writeReg[22]~132_combout  & ((\my_processor|data_writeReg[22]~133_combout  & (\my_regfile|data_readRegA[18]~465_combout )) # (!\my_processor|data_writeReg[22]~133_combout  & 
// ((\my_processor|my_alu|Add1~36_combout ))))) # (!\my_processor|data_writeReg[22]~132_combout  & (!\my_processor|data_writeReg[22]~133_combout ))

	.dataa(\my_processor|data_writeReg[22]~132_combout ),
	.datab(\my_processor|data_writeReg[22]~133_combout ),
	.datac(\my_regfile|data_readRegA[18]~465_combout ),
	.datad(\my_processor|my_alu|Add1~36_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~144 .lut_mask = 16'hB391;
defparam \my_processor|data_writeReg[18]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \my_processor|data_writeReg[18]~145 (
// Equation(s):
// \my_processor|data_writeReg[18]~145_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[18]~144_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[18]~144_combout  & 
// ((\my_processor|data_writeReg[18]~143_combout ))) # (!\my_processor|data_writeReg[18]~144_combout  & (\my_regfile|data_readRegA[31]~747_combout ))))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_regfile|data_readRegA[31]~747_combout ),
	.datac(\my_processor|data_writeReg[18]~143_combout ),
	.datad(\my_processor|data_writeReg[18]~144_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~145 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[18]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \my_processor|data_writeReg[18]~146 (
// Equation(s):
// \my_processor|data_writeReg[18]~146_combout  = (\my_processor|data_writeReg[5]~232_combout  & ((\my_processor|my_alu|Add0~36_combout ) # ((\my_processor|data_writeReg[5]~76_combout  & \my_processor|data_writeReg[18]~145_combout )))) # 
// (!\my_processor|data_writeReg[5]~232_combout  & (\my_processor|data_writeReg[5]~76_combout  & ((\my_processor|data_writeReg[18]~145_combout ))))

	.dataa(\my_processor|data_writeReg[5]~232_combout ),
	.datab(\my_processor|data_writeReg[5]~76_combout ),
	.datac(\my_processor|my_alu|Add0~36_combout ),
	.datad(\my_processor|data_writeReg[18]~145_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~146 .lut_mask = 16'hECA0;
defparam \my_processor|data_writeReg[18]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N19
dffeas \my_regfile|register[31].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \my_regfile|register[30].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~463 (
// Equation(s):
// \my_regfile|data_readRegA[18]~463_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[18].df|q~q  & ((\my_regfile|register[30].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~463 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[18]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \my_regfile|register[29].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~755 (
// Equation(s):
// \my_regfile|data_readRegA[18]~755_combout  = (((\my_regfile|register[29].df|dffe_array[18].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # 
// (!\my_regfile|d0|d2|and5~0_combout )

	.dataa(\my_regfile|d0|d2|and5~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|register[29].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~755_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~755 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[18]~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N15
dffeas \my_regfile|register[25].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \my_regfile|register[26].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~461 (
// Equation(s):
// \my_regfile|data_readRegA[18]~461_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[18].df|q~q  & ((\my_regfile|register[25].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~461 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[18]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N7
dffeas \my_regfile|register[28].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N13
dffeas \my_regfile|register[27].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~462 (
// Equation(s):
// \my_regfile|data_readRegA[18]~462_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[18].df|q~q  & ((\my_regfile|register[28].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d4|and4~combout )))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~462 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[18]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~464 (
// Equation(s):
// \my_regfile|data_readRegA[18]~464_combout  = (\my_regfile|data_readRegA[18]~463_combout  & (\my_regfile|data_readRegA[18]~755_combout  & (\my_regfile|data_readRegA[18]~461_combout  & \my_regfile|data_readRegA[18]~462_combout )))

	.dataa(\my_regfile|data_readRegA[18]~463_combout ),
	.datab(\my_regfile|data_readRegA[18]~755_combout ),
	.datac(\my_regfile|data_readRegA[18]~461_combout ),
	.datad(\my_regfile|data_readRegA[18]~462_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~464 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N11
dffeas \my_regfile|register[19].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N9
dffeas \my_regfile|register[20].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~457 (
// Equation(s):
// \my_regfile|data_readRegA[18]~457_combout  = (\my_regfile|register[19].df|dffe_array[18].df|q~q  & (((\my_regfile|register[20].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~457 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[18]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \my_regfile|register[23].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N29
dffeas \my_regfile|register[24].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~459 (
// Equation(s):
// \my_regfile|data_readRegA[18]~459_combout  = (\my_regfile|register[23].df|dffe_array[18].df|q~q  & (((\my_regfile|register[24].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~459 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[18]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N25
dffeas \my_regfile|register[18].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N7
dffeas \my_regfile|register[17].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~456 (
// Equation(s):
// \my_regfile|data_readRegA[18]~456_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[18].df|q~q  & ((\my_regfile|register[18].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~456 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[18]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N29
dffeas \my_regfile|register[22].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \my_regfile|register[21].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~458 (
// Equation(s):
// \my_regfile|data_readRegA[18]~458_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[18].df|q~q  & ((\my_regfile|register[22].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~458 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[18]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~460 (
// Equation(s):
// \my_regfile|data_readRegA[18]~460_combout  = (\my_regfile|data_readRegA[18]~457_combout  & (\my_regfile|data_readRegA[18]~459_combout  & (\my_regfile|data_readRegA[18]~456_combout  & \my_regfile|data_readRegA[18]~458_combout )))

	.dataa(\my_regfile|data_readRegA[18]~457_combout ),
	.datab(\my_regfile|data_readRegA[18]~459_combout ),
	.datac(\my_regfile|data_readRegA[18]~456_combout ),
	.datad(\my_regfile|data_readRegA[18]~458_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~460 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N19
dffeas \my_regfile|register[15].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N5
dffeas \my_regfile|register[16].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~454 (
// Equation(s):
// \my_regfile|data_readRegA[18]~454_combout  = (\my_regfile|register[15].df|dffe_array[18].df|q~q  & (((\my_regfile|register[16].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~454 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[18]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N11
dffeas \my_regfile|register[13].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \my_regfile|register[14].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~453 (
// Equation(s):
// \my_regfile|data_readRegA[18]~453_combout  = (\my_regfile|register[13].df|dffe_array[18].df|q~q  & (((\my_regfile|register[14].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~453 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[18]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N7
dffeas \my_regfile|register[9].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N5
dffeas \my_regfile|register[10].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~451 (
// Equation(s):
// \my_regfile|data_readRegA[18]~451_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[18].df|q~q  & ((\my_regfile|register[10].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~451 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[18]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N17
dffeas \my_regfile|register[11].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N23
dffeas \my_regfile|register[12].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~452 (
// Equation(s):
// \my_regfile|data_readRegA[18]~452_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[18].df|q~q  & ((\my_regfile|register[12].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~452 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[18]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~455 (
// Equation(s):
// \my_regfile|data_readRegA[18]~455_combout  = (\my_regfile|data_readRegA[18]~454_combout  & (\my_regfile|data_readRegA[18]~453_combout  & (\my_regfile|data_readRegA[18]~451_combout  & \my_regfile|data_readRegA[18]~452_combout )))

	.dataa(\my_regfile|data_readRegA[18]~454_combout ),
	.datab(\my_regfile|data_readRegA[18]~453_combout ),
	.datac(\my_regfile|data_readRegA[18]~451_combout ),
	.datad(\my_regfile|data_readRegA[18]~452_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~455 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N5
dffeas \my_regfile|register[3].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \my_regfile|register[4].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[4].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~146_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~146_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[4].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[18].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[4].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N29
dffeas \my_regfile|register[4].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~446 (
// Equation(s):
// \my_regfile|data_readRegA[18]~446_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[18].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout ))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|register[4].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~446 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[18]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~447 (
// Equation(s):
// \my_regfile|data_readRegA[18]~447_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[18]~446_combout  & ((\my_regfile|register[3].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|data_readRegA[18]~446_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~447 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[18]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N17
dffeas \my_regfile|register[7].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N27
dffeas \my_regfile|register[8].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~449 (
// Equation(s):
// \my_regfile|data_readRegA[18]~449_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[18].df|q~q  & ((\my_regfile|register[8].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~449 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[18]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N9
dffeas \my_regfile|register[5].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N15
dffeas \my_regfile|register[6].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~448 (
// Equation(s):
// \my_regfile|data_readRegA[18]~448_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[18].df|q~q  & ((\my_regfile|register[6].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~448 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[18]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N7
dffeas \my_regfile|register[1].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \my_regfile|register[2].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~146_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~445 (
// Equation(s):
// \my_regfile|data_readRegA[18]~445_combout  = (\my_regfile|register[1].df|dffe_array[18].df|q~q  & (((\my_regfile|register[2].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~445 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[18]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~450 (
// Equation(s):
// \my_regfile|data_readRegA[18]~450_combout  = (\my_regfile|data_readRegA[18]~447_combout  & (\my_regfile|data_readRegA[18]~449_combout  & (\my_regfile|data_readRegA[18]~448_combout  & \my_regfile|data_readRegA[18]~445_combout )))

	.dataa(\my_regfile|data_readRegA[18]~447_combout ),
	.datab(\my_regfile|data_readRegA[18]~449_combout ),
	.datac(\my_regfile|data_readRegA[18]~448_combout ),
	.datad(\my_regfile|data_readRegA[18]~445_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~450 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~465 (
// Equation(s):
// \my_regfile|data_readRegA[18]~465_combout  = (\my_regfile|data_readRegA[18]~464_combout  & (\my_regfile|data_readRegA[18]~460_combout  & (\my_regfile|data_readRegA[18]~455_combout  & \my_regfile|data_readRegA[18]~450_combout )))

	.dataa(\my_regfile|data_readRegA[18]~464_combout ),
	.datab(\my_regfile|data_readRegA[18]~460_combout ),
	.datac(\my_regfile|data_readRegA[18]~455_combout ),
	.datad(\my_regfile|data_readRegA[18]~450_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~465 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \my_processor|my_alu|Add0~38 (
// Equation(s):
// \my_processor|my_alu|Add0~38_combout  = (\my_regfile|data_readRegA[19]~487_combout  & (!\my_processor|my_alu|Add0~37 )) # (!\my_regfile|data_readRegA[19]~487_combout  & ((\my_processor|my_alu|Add0~37 ) # (GND)))
// \my_processor|my_alu|Add0~39  = CARRY((!\my_processor|my_alu|Add0~37 ) # (!\my_regfile|data_readRegA[19]~487_combout ))

	.dataa(\my_regfile|data_readRegA[19]~487_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~37 ),
	.combout(\my_processor|my_alu|Add0~38_combout ),
	.cout(\my_processor|my_alu|Add0~39 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~38 .lut_mask = 16'h5A5F;
defparam \my_processor|my_alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \my_processor|data_writeReg[19]~149 (
// Equation(s):
// \my_processor|data_writeReg[19]~149_combout  = (\my_processor|data_writeReg[22]~132_combout  & ((\my_processor|data_writeReg[22]~133_combout  & ((\my_regfile|data_readRegA[19]~487_combout ))) # (!\my_processor|data_writeReg[22]~133_combout  & 
// (\my_processor|my_alu|Add1~38_combout )))) # (!\my_processor|data_writeReg[22]~132_combout  & (!\my_processor|data_writeReg[22]~133_combout ))

	.dataa(\my_processor|data_writeReg[22]~132_combout ),
	.datab(\my_processor|data_writeReg[22]~133_combout ),
	.datac(\my_processor|my_alu|Add1~38_combout ),
	.datad(\my_regfile|data_readRegA[19]~487_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~149 .lut_mask = 16'hB931;
defparam \my_processor|data_writeReg[19]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~73 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|data_readRegA[31]~747_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~72_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|data_readRegA[31]~747_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~73 .lut_mask = 16'h8A80;
defparam \my_processor|my_alu|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~77 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~77_combout  = (\my_processor|my_alu|ShiftRight0~73_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~76_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~76_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~77 .lut_mask = 16'hFF50;
defparam \my_processor|my_alu|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~16 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~16_combout  = (\my_processor|my_alu|ShiftRight0~43_combout  & ((\my_processor|my_alu|ShiftLeft0~15_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~11_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|my_alu|ShiftRight0~43_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~16 .lut_mask = 16'hCC80;
defparam \my_processor|my_alu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \my_processor|data_writeReg[19]~147 (
// Equation(s):
// \my_processor|data_writeReg[19]~147_combout  = (\my_processor|data_writeReg[22]~129_combout  & (\my_processor|data_writeReg[22]~128_combout )) # (!\my_processor|data_writeReg[22]~129_combout  & ((\my_processor|data_writeReg[22]~128_combout  & 
// (\my_processor|my_alu|ShiftLeft0~16_combout )) # (!\my_processor|data_writeReg[22]~128_combout  & ((\my_processor|my_alu|ShiftLeft0~119_combout )))))

	.dataa(\my_processor|data_writeReg[22]~129_combout ),
	.datab(\my_processor|data_writeReg[22]~128_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~16_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~119_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~147 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[19]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \my_processor|data_writeReg[19]~148 (
// Equation(s):
// \my_processor|data_writeReg[19]~148_combout  = (\my_processor|data_writeReg[22]~129_combout  & ((\my_processor|data_writeReg[19]~147_combout  & ((\my_processor|my_alu|ShiftRight0~77_combout ))) # (!\my_processor|data_writeReg[19]~147_combout  & 
// (\my_processor|my_alu|ShiftLeft0~53_combout )))) # (!\my_processor|data_writeReg[22]~129_combout  & (((\my_processor|data_writeReg[19]~147_combout ))))

	.dataa(\my_processor|data_writeReg[22]~129_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~53_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~77_combout ),
	.datad(\my_processor|data_writeReg[19]~147_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~148 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[19]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \my_processor|data_writeReg[19]~150 (
// Equation(s):
// \my_processor|data_writeReg[19]~150_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[19]~149_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[19]~149_combout  & 
// ((\my_processor|data_writeReg[19]~148_combout ))) # (!\my_processor|data_writeReg[19]~149_combout  & (\my_regfile|data_readRegA[31]~747_combout ))))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_regfile|data_readRegA[31]~747_combout ),
	.datac(\my_processor|data_writeReg[19]~149_combout ),
	.datad(\my_processor|data_writeReg[19]~148_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~150 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[19]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \my_processor|data_writeReg[19]~151 (
// Equation(s):
// \my_processor|data_writeReg[19]~151_combout  = (\my_processor|my_alu|Add0~38_combout  & ((\my_processor|data_writeReg[5]~232_combout ) # ((\my_processor|data_writeReg[5]~76_combout  & \my_processor|data_writeReg[19]~150_combout )))) # 
// (!\my_processor|my_alu|Add0~38_combout  & (((\my_processor|data_writeReg[5]~76_combout  & \my_processor|data_writeReg[19]~150_combout ))))

	.dataa(\my_processor|my_alu|Add0~38_combout ),
	.datab(\my_processor|data_writeReg[5]~232_combout ),
	.datac(\my_processor|data_writeReg[5]~76_combout ),
	.datad(\my_processor|data_writeReg[19]~150_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~151 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[19]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N3
dffeas \my_regfile|register[31].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N25
dffeas \my_regfile|register[30].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[19]~151_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~485 (
// Equation(s):
// \my_regfile|data_readRegA[19]~485_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[19].df|q~q  & ((\my_regfile|register[30].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~485 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[19]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \my_regfile|register[29].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~484 (
// Equation(s):
// \my_regfile|data_readRegA[19]~484_combout  = (((\my_regfile|register[29].df|dffe_array[19].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|d0|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[19].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~484 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[19]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \my_regfile|register[26].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~151_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~151_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[19].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[25].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \my_regfile|register[25].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~482 (
// Equation(s):
// \my_regfile|data_readRegA[19]~482_combout  = (\my_regfile|register[26].df|dffe_array[19].df|q~q  & ((\my_regfile|register[25].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|register[25].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d0|d4|and2~combout ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~482 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[19]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N23
dffeas \my_regfile|register[27].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \my_regfile|register[28].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~483 (
// Equation(s):
// \my_regfile|data_readRegA[19]~483_combout  = (\my_regfile|register[27].df|dffe_array[19].df|q~q  & ((\my_regfile|register[28].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|register[28].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d0|d4|and3~combout ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~483 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[19]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~486 (
// Equation(s):
// \my_regfile|data_readRegA[19]~486_combout  = (\my_regfile|data_readRegA[19]~485_combout  & (\my_regfile|data_readRegA[19]~484_combout  & (\my_regfile|data_readRegA[19]~482_combout  & \my_regfile|data_readRegA[19]~483_combout )))

	.dataa(\my_regfile|data_readRegA[19]~485_combout ),
	.datab(\my_regfile|data_readRegA[19]~484_combout ),
	.datac(\my_regfile|data_readRegA[19]~482_combout ),
	.datad(\my_regfile|data_readRegA[19]~483_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~486 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N21
dffeas \my_regfile|register[10].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N11
dffeas \my_regfile|register[9].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~472 (
// Equation(s):
// \my_regfile|data_readRegA[19]~472_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[19].df|q~q  & ((\my_regfile|register[9].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d2|and1~combout )))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~472 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[19]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N31
dffeas \my_regfile|register[13].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \my_regfile|register[14].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~474 (
// Equation(s):
// \my_regfile|data_readRegA[19]~474_combout  = (\my_regfile|register[13].df|dffe_array[19].df|q~q  & (((\my_regfile|register[14].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~474 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[19]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N31
dffeas \my_regfile|register[12].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N21
dffeas \my_regfile|register[11].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~473 (
// Equation(s):
// \my_regfile|data_readRegA[19]~473_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[19].df|q~q  & ((\my_regfile|register[12].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~473 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[19]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \my_regfile|register[15].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N21
dffeas \my_regfile|register[16].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~475 (
// Equation(s):
// \my_regfile|data_readRegA[19]~475_combout  = (\my_regfile|register[15].df|dffe_array[19].df|q~q  & (((\my_regfile|register[16].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~475 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[19]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~476 (
// Equation(s):
// \my_regfile|data_readRegA[19]~476_combout  = (\my_regfile|data_readRegA[19]~472_combout  & (\my_regfile|data_readRegA[19]~474_combout  & (\my_regfile|data_readRegA[19]~473_combout  & \my_regfile|data_readRegA[19]~475_combout )))

	.dataa(\my_regfile|data_readRegA[19]~472_combout ),
	.datab(\my_regfile|data_readRegA[19]~474_combout ),
	.datac(\my_regfile|data_readRegA[19]~473_combout ),
	.datad(\my_regfile|data_readRegA[19]~475_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~476 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \my_regfile|register[5].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N7
dffeas \my_regfile|register[6].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~469 (
// Equation(s):
// \my_regfile|data_readRegA[19]~469_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[19].df|q~q  & ((\my_regfile|register[5].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~469 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[19]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N7
dffeas \my_regfile|register[7].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N13
dffeas \my_regfile|register[8].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~470 (
// Equation(s):
// \my_regfile|data_readRegA[19]~470_combout  = (\my_regfile|register[7].df|dffe_array[19].df|q~q  & (((\my_regfile|register[8].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~470 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[19]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \my_regfile|register[3].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \my_regfile|register[4].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~467 (
// Equation(s):
// \my_regfile|data_readRegA[19]~467_combout  = (((\my_regfile|register[4].df|dffe_array[19].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~467 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[19]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~468 (
// Equation(s):
// \my_regfile|data_readRegA[19]~468_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[19]~467_combout  & ((\my_regfile|register[3].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|data_readRegA[19]~467_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~468 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[19]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N1
dffeas \my_regfile|register[2].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N3
dffeas \my_regfile|register[1].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~466 (
// Equation(s):
// \my_regfile|data_readRegA[19]~466_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[19].df|q~q  & ((\my_regfile|register[2].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d1|and2~combout )))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~466 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[19]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~471 (
// Equation(s):
// \my_regfile|data_readRegA[19]~471_combout  = (\my_regfile|data_readRegA[19]~469_combout  & (\my_regfile|data_readRegA[19]~470_combout  & (\my_regfile|data_readRegA[19]~468_combout  & \my_regfile|data_readRegA[19]~466_combout )))

	.dataa(\my_regfile|data_readRegA[19]~469_combout ),
	.datab(\my_regfile|data_readRegA[19]~470_combout ),
	.datac(\my_regfile|data_readRegA[19]~468_combout ),
	.datad(\my_regfile|data_readRegA[19]~466_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~471 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N31
dffeas \my_regfile|register[20].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~151_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~151_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[19].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N1
dffeas \my_regfile|register[19].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~478 (
// Equation(s):
// \my_regfile|data_readRegA[19]~478_combout  = (\my_regfile|register[20].df|dffe_array[19].df|q~q  & ((\my_regfile|register[19].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|register[19].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d0|d3|and3~combout ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~478 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[19]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N3
dffeas \my_regfile|register[21].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N17
dffeas \my_regfile|register[22].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~479 (
// Equation(s):
// \my_regfile|data_readRegA[19]~479_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[19].df|q~q  & ((\my_regfile|register[21].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~479 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[19]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N7
dffeas \my_regfile|register[23].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \my_regfile|register[24].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~480 (
// Equation(s):
// \my_regfile|data_readRegA[19]~480_combout  = (\my_regfile|register[23].df|dffe_array[19].df|q~q  & (((\my_regfile|register[24].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~480 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[19]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N25
dffeas \my_regfile|register[18].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N3
dffeas \my_regfile|register[17].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~151_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~477 (
// Equation(s):
// \my_regfile|data_readRegA[19]~477_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[19].df|q~q  & ((\my_regfile|register[18].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~477 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[19]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~481 (
// Equation(s):
// \my_regfile|data_readRegA[19]~481_combout  = (\my_regfile|data_readRegA[19]~478_combout  & (\my_regfile|data_readRegA[19]~479_combout  & (\my_regfile|data_readRegA[19]~480_combout  & \my_regfile|data_readRegA[19]~477_combout )))

	.dataa(\my_regfile|data_readRegA[19]~478_combout ),
	.datab(\my_regfile|data_readRegA[19]~479_combout ),
	.datac(\my_regfile|data_readRegA[19]~480_combout ),
	.datad(\my_regfile|data_readRegA[19]~477_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~481 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~487 (
// Equation(s):
// \my_regfile|data_readRegA[19]~487_combout  = (\my_regfile|data_readRegA[19]~486_combout  & (\my_regfile|data_readRegA[19]~476_combout  & (\my_regfile|data_readRegA[19]~471_combout  & \my_regfile|data_readRegA[19]~481_combout )))

	.dataa(\my_regfile|data_readRegA[19]~486_combout ),
	.datab(\my_regfile|data_readRegA[19]~476_combout ),
	.datac(\my_regfile|data_readRegA[19]~471_combout ),
	.datad(\my_regfile|data_readRegA[19]~481_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~487 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \my_processor|my_alu|Add0~40 (
// Equation(s):
// \my_processor|my_alu|Add0~40_combout  = (\my_regfile|data_readRegA[20]~509_combout  & (\my_processor|my_alu|Add0~39  $ (GND))) # (!\my_regfile|data_readRegA[20]~509_combout  & (!\my_processor|my_alu|Add0~39  & VCC))
// \my_processor|my_alu|Add0~41  = CARRY((\my_regfile|data_readRegA[20]~509_combout  & !\my_processor|my_alu|Add0~39 ))

	.dataa(\my_regfile|data_readRegA[20]~509_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~39 ),
	.combout(\my_processor|my_alu|Add0~40_combout ),
	.cout(\my_processor|my_alu|Add0~41 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~40 .lut_mask = 16'hA50A;
defparam \my_processor|my_alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \my_processor|data_writeReg[20]~152 (
// Equation(s):
// \my_processor|data_writeReg[20]~152_combout  = (\my_processor|data_writeReg[22]~129_combout  & ((\my_processor|data_writeReg[22]~128_combout ) # ((\my_processor|my_alu|ShiftLeft0~57_combout )))) # (!\my_processor|data_writeReg[22]~129_combout  & 
// (!\my_processor|data_writeReg[22]~128_combout  & (\my_processor|my_alu|ShiftLeft0~90_combout )))

	.dataa(\my_processor|data_writeReg[22]~129_combout ),
	.datab(\my_processor|data_writeReg[22]~128_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~90_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~152 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[20]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~83 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_regfile|data_readRegA[31]~747_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~12_combout ),
	.datad(\my_regfile|data_readRegA[31]~747_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~83 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~85 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~85_combout  = (\my_processor|my_alu|ShiftRight0~83_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~84_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~83_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~85 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~21 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~21_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~20_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~21 .lut_mask = 16'h5500;
defparam \my_processor|my_alu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \my_processor|data_writeReg[20]~153 (
// Equation(s):
// \my_processor|data_writeReg[20]~153_combout  = (\my_processor|data_writeReg[20]~152_combout  & (((\my_processor|my_alu|ShiftRight0~85_combout )) # (!\my_processor|data_writeReg[22]~128_combout ))) # (!\my_processor|data_writeReg[20]~152_combout  & 
// (\my_processor|data_writeReg[22]~128_combout  & ((\my_processor|my_alu|ShiftLeft0~21_combout ))))

	.dataa(\my_processor|data_writeReg[20]~152_combout ),
	.datab(\my_processor|data_writeReg[22]~128_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~85_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~153 .lut_mask = 16'hE6A2;
defparam \my_processor|data_writeReg[20]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \my_processor|data_writeReg[20]~154 (
// Equation(s):
// \my_processor|data_writeReg[20]~154_combout  = (\my_processor|data_writeReg[22]~133_combout  & (\my_regfile|data_readRegA[20]~509_combout  & (\my_processor|data_writeReg[22]~132_combout ))) # (!\my_processor|data_writeReg[22]~133_combout  & 
// (((\my_processor|my_alu|Add1~40_combout ) # (!\my_processor|data_writeReg[22]~132_combout ))))

	.dataa(\my_regfile|data_readRegA[20]~509_combout ),
	.datab(\my_processor|data_writeReg[22]~133_combout ),
	.datac(\my_processor|data_writeReg[22]~132_combout ),
	.datad(\my_processor|my_alu|Add1~40_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~154 .lut_mask = 16'hB383;
defparam \my_processor|data_writeReg[20]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \my_processor|data_writeReg[20]~155 (
// Equation(s):
// \my_processor|data_writeReg[20]~155_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[20]~154_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[20]~154_combout  & 
// ((\my_processor|data_writeReg[20]~153_combout ))) # (!\my_processor|data_writeReg[20]~154_combout  & (\my_regfile|data_readRegA[31]~747_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~747_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|data_writeReg[20]~153_combout ),
	.datad(\my_processor|data_writeReg[20]~154_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~155 .lut_mask = 16'hFC22;
defparam \my_processor|data_writeReg[20]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \my_processor|data_writeReg[20]~156 (
// Equation(s):
// \my_processor|data_writeReg[20]~156_combout  = (\my_processor|data_writeReg[5]~76_combout  & ((\my_processor|data_writeReg[20]~155_combout ) # ((\my_processor|data_writeReg[5]~232_combout  & \my_processor|my_alu|Add0~40_combout )))) # 
// (!\my_processor|data_writeReg[5]~76_combout  & (\my_processor|data_writeReg[5]~232_combout  & (\my_processor|my_alu|Add0~40_combout )))

	.dataa(\my_processor|data_writeReg[5]~76_combout ),
	.datab(\my_processor|data_writeReg[5]~232_combout ),
	.datac(\my_processor|my_alu|Add0~40_combout ),
	.datad(\my_processor|data_writeReg[20]~155_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~156 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[20]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~156_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[20].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N25
dffeas \my_regfile|register[10].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~156_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[20].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[9].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N7
dffeas \my_regfile|register[9].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~494 (
// Equation(s):
// \my_regfile|data_readRegA[20]~494_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[20].df|q~q  & ((\my_regfile|register[10].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d0|d2|and2~combout ),
	.datad(\my_regfile|register[9].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~494 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[20]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N15
dffeas \my_regfile|register[11].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N5
dffeas \my_regfile|register[12].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~495 (
// Equation(s):
// \my_regfile|data_readRegA[20]~495_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[20].df|q~q  & ((\my_regfile|register[12].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~495 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[20]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N23
dffeas \my_regfile|register[13].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N13
dffeas \my_regfile|register[14].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~496 (
// Equation(s):
// \my_regfile|data_readRegA[20]~496_combout  = (\my_regfile|register[13].df|dffe_array[20].df|q~q  & (((\my_regfile|register[14].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~496 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[20]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \my_regfile|register[15].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \my_regfile|register[16].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~497 (
// Equation(s):
// \my_regfile|data_readRegA[20]~497_combout  = (\my_regfile|register[15].df|dffe_array[20].df|q~q  & (((\my_regfile|register[16].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~497 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[20]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~498 (
// Equation(s):
// \my_regfile|data_readRegA[20]~498_combout  = (\my_regfile|data_readRegA[20]~494_combout  & (\my_regfile|data_readRegA[20]~495_combout  & (\my_regfile|data_readRegA[20]~496_combout  & \my_regfile|data_readRegA[20]~497_combout )))

	.dataa(\my_regfile|data_readRegA[20]~494_combout ),
	.datab(\my_regfile|data_readRegA[20]~495_combout ),
	.datac(\my_regfile|data_readRegA[20]~496_combout ),
	.datad(\my_regfile|data_readRegA[20]~497_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~498 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N15
dffeas \my_regfile|register[29].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~506 (
// Equation(s):
// \my_regfile|data_readRegA[20]~506_combout  = (((\my_regfile|register[29].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and1~2_combout )

	.dataa(\my_regfile|d0|d0|and1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[29].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~506 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[20]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N9
dffeas \my_regfile|register[31].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~156_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[20].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N7
dffeas \my_regfile|register[30].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~507 (
// Equation(s):
// \my_regfile|data_readRegA[20]~507_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[20].df|q~q  & ((\my_regfile|register[31].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~507 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[20]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N23
dffeas \my_regfile|register[25].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N13
dffeas \my_regfile|register[26].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~504 (
// Equation(s):
// \my_regfile|data_readRegA[20]~504_combout  = (\my_regfile|register[25].df|dffe_array[20].df|q~q  & (((\my_regfile|register[26].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~504 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[20]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N19
dffeas \my_regfile|register[27].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N17
dffeas \my_regfile|register[28].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~505 (
// Equation(s):
// \my_regfile|data_readRegA[20]~505_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[20].df|q~q  & ((\my_regfile|register[28].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~505 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[20]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~508 (
// Equation(s):
// \my_regfile|data_readRegA[20]~508_combout  = (\my_regfile|data_readRegA[20]~506_combout  & (\my_regfile|data_readRegA[20]~507_combout  & (\my_regfile|data_readRegA[20]~504_combout  & \my_regfile|data_readRegA[20]~505_combout )))

	.dataa(\my_regfile|data_readRegA[20]~506_combout ),
	.datab(\my_regfile|data_readRegA[20]~507_combout ),
	.datac(\my_regfile|data_readRegA[20]~504_combout ),
	.datad(\my_regfile|data_readRegA[20]~505_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~508 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
cycloneive_lcell_comb \my_regfile|register[20].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[20].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~156_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[20].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[20].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[20].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N31
dffeas \my_regfile|register[20].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N21
dffeas \my_regfile|register[19].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~500 (
// Equation(s):
// \my_regfile|data_readRegA[20]~500_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[20].df|q~q  & ((\my_regfile|register[20].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~500 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[20]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N23
dffeas \my_regfile|register[23].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N1
dffeas \my_regfile|register[24].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~502 (
// Equation(s):
// \my_regfile|data_readRegA[20]~502_combout  = (\my_regfile|register[23].df|dffe_array[20].df|q~q  & (((\my_regfile|register[24].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~502 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[20]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N27
dffeas \my_regfile|register[17].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N29
dffeas \my_regfile|register[18].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~499 (
// Equation(s):
// \my_regfile|data_readRegA[20]~499_combout  = (\my_regfile|register[17].df|dffe_array[20].df|q~q  & (((\my_regfile|register[18].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~499 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[20]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N31
dffeas \my_regfile|register[21].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \my_regfile|register[22].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[22].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~156_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[20].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N5
dffeas \my_regfile|register[22].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~501 (
// Equation(s):
// \my_regfile|data_readRegA[20]~501_combout  = (\my_regfile|register[21].df|dffe_array[20].df|q~q  & ((\my_regfile|register[22].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d0|d3|and6~combout )))) # (!\my_regfile|register[21].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|register[22].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d0|d3|and6~combout ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~501 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[20]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~503 (
// Equation(s):
// \my_regfile|data_readRegA[20]~503_combout  = (\my_regfile|data_readRegA[20]~500_combout  & (\my_regfile|data_readRegA[20]~502_combout  & (\my_regfile|data_readRegA[20]~499_combout  & \my_regfile|data_readRegA[20]~501_combout )))

	.dataa(\my_regfile|data_readRegA[20]~500_combout ),
	.datab(\my_regfile|data_readRegA[20]~502_combout ),
	.datac(\my_regfile|data_readRegA[20]~499_combout ),
	.datad(\my_regfile|data_readRegA[20]~501_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~503 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N23
dffeas \my_regfile|register[1].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N17
dffeas \my_regfile|register[2].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~488 (
// Equation(s):
// \my_regfile|data_readRegA[20]~488_combout  = (\my_regfile|register[1].df|dffe_array[20].df|q~q  & (((\my_regfile|register[2].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~488 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[20]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N21
dffeas \my_regfile|register[5].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N31
dffeas \my_regfile|register[6].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~491 (
// Equation(s):
// \my_regfile|data_readRegA[20]~491_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[20].df|q~q  & ((\my_regfile|register[6].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~491 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[20]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N11
dffeas \my_regfile|register[4].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~489 (
// Equation(s):
// \my_regfile|data_readRegA[20]~489_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~489 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[20]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N25
dffeas \my_regfile|register[3].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~490 (
// Equation(s):
// \my_regfile|data_readRegA[20]~490_combout  = (\my_regfile|data_readRegA[20]~489_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[20]~489_combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~490 .lut_mask = 16'h00A2;
defparam \my_regfile|data_readRegA[20]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \my_regfile|register[7].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N21
dffeas \my_regfile|register[8].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~492 (
// Equation(s):
// \my_regfile|data_readRegA[20]~492_combout  = (\my_regfile|register[7].df|dffe_array[20].df|q~q  & (((\my_regfile|register[8].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~492 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[20]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~493 (
// Equation(s):
// \my_regfile|data_readRegA[20]~493_combout  = (\my_regfile|data_readRegA[20]~488_combout  & (\my_regfile|data_readRegA[20]~491_combout  & (\my_regfile|data_readRegA[20]~490_combout  & \my_regfile|data_readRegA[20]~492_combout )))

	.dataa(\my_regfile|data_readRegA[20]~488_combout ),
	.datab(\my_regfile|data_readRegA[20]~491_combout ),
	.datac(\my_regfile|data_readRegA[20]~490_combout ),
	.datad(\my_regfile|data_readRegA[20]~492_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~493 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~509 (
// Equation(s):
// \my_regfile|data_readRegA[20]~509_combout  = (\my_regfile|data_readRegA[20]~498_combout  & (\my_regfile|data_readRegA[20]~508_combout  & (\my_regfile|data_readRegA[20]~503_combout  & \my_regfile|data_readRegA[20]~493_combout )))

	.dataa(\my_regfile|data_readRegA[20]~498_combout ),
	.datab(\my_regfile|data_readRegA[20]~508_combout ),
	.datac(\my_regfile|data_readRegA[20]~503_combout ),
	.datad(\my_regfile|data_readRegA[20]~493_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~509 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \my_processor|my_alu|Add0~42 (
// Equation(s):
// \my_processor|my_alu|Add0~42_combout  = (\my_regfile|data_readRegA[21]~530_combout  & (!\my_processor|my_alu|Add0~41 )) # (!\my_regfile|data_readRegA[21]~530_combout  & ((\my_processor|my_alu|Add0~41 ) # (GND)))
// \my_processor|my_alu|Add0~43  = CARRY((!\my_processor|my_alu|Add0~41 ) # (!\my_regfile|data_readRegA[21]~530_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[21]~530_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~41 ),
	.combout(\my_processor|my_alu|Add0~42_combout ),
	.cout(\my_processor|my_alu|Add0~43 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~42 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~87 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|data_readRegA[31]~747_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|data_readRegA[31]~747_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~32_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|data_readRegA[31]~747_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~87 .lut_mask = 16'hF1E0;
defparam \my_processor|my_alu|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~89 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~87_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|ShiftRight0~88_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~87_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~89 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~26 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~26_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~26 .lut_mask = 16'h0F00;
defparam \my_processor|my_alu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \my_processor|data_writeReg[21]~157 (
// Equation(s):
// \my_processor|data_writeReg[21]~157_combout  = (\my_processor|data_writeReg[22]~129_combout  & (\my_processor|data_writeReg[22]~128_combout )) # (!\my_processor|data_writeReg[22]~129_combout  & ((\my_processor|data_writeReg[22]~128_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~26_combout ))) # (!\my_processor|data_writeReg[22]~128_combout  & (\my_processor|my_alu|ShiftLeft0~94_combout ))))

	.dataa(\my_processor|data_writeReg[22]~129_combout ),
	.datab(\my_processor|data_writeReg[22]~128_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~94_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~157 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[21]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \my_processor|data_writeReg[21]~158 (
// Equation(s):
// \my_processor|data_writeReg[21]~158_combout  = (\my_processor|data_writeReg[22]~129_combout  & ((\my_processor|data_writeReg[21]~157_combout  & (\my_processor|my_alu|ShiftRight0~89_combout )) # (!\my_processor|data_writeReg[21]~157_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~61_combout ))))) # (!\my_processor|data_writeReg[22]~129_combout  & (((\my_processor|data_writeReg[21]~157_combout ))))

	.dataa(\my_processor|data_writeReg[22]~129_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~89_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~61_combout ),
	.datad(\my_processor|data_writeReg[21]~157_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~158 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[21]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \my_processor|data_writeReg[21]~159 (
// Equation(s):
// \my_processor|data_writeReg[21]~159_combout  = (\my_processor|data_writeReg[22]~133_combout  & (\my_regfile|data_readRegA[21]~530_combout  & (\my_processor|data_writeReg[22]~132_combout ))) # (!\my_processor|data_writeReg[22]~133_combout  & 
// (((\my_processor|my_alu|Add1~42_combout ) # (!\my_processor|data_writeReg[22]~132_combout ))))

	.dataa(\my_regfile|data_readRegA[21]~530_combout ),
	.datab(\my_processor|data_writeReg[22]~133_combout ),
	.datac(\my_processor|data_writeReg[22]~132_combout ),
	.datad(\my_processor|my_alu|Add1~42_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~159 .lut_mask = 16'hB383;
defparam \my_processor|data_writeReg[21]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \my_processor|data_writeReg[21]~160 (
// Equation(s):
// \my_processor|data_writeReg[21]~160_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[21]~159_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[21]~159_combout  & 
// ((\my_processor|data_writeReg[21]~158_combout ))) # (!\my_processor|data_writeReg[21]~159_combout  & (\my_regfile|data_readRegA[31]~747_combout ))))

	.dataa(\my_processor|alu_opcode[2]~8_combout ),
	.datab(\my_regfile|data_readRegA[31]~747_combout ),
	.datac(\my_processor|data_writeReg[21]~158_combout ),
	.datad(\my_processor|data_writeReg[21]~159_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~160 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[21]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \my_processor|data_writeReg[21]~161 (
// Equation(s):
// \my_processor|data_writeReg[21]~161_combout  = (\my_processor|data_writeReg[5]~76_combout  & ((\my_processor|data_writeReg[21]~160_combout ) # ((\my_processor|data_writeReg[5]~232_combout  & \my_processor|my_alu|Add0~42_combout )))) # 
// (!\my_processor|data_writeReg[5]~76_combout  & (\my_processor|data_writeReg[5]~232_combout  & (\my_processor|my_alu|Add0~42_combout )))

	.dataa(\my_processor|data_writeReg[5]~76_combout ),
	.datab(\my_processor|data_writeReg[5]~232_combout ),
	.datac(\my_processor|my_alu|Add0~42_combout ),
	.datad(\my_processor|data_writeReg[21]~160_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~161 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[21]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N3
dffeas \my_regfile|register[11].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N21
dffeas \my_regfile|register[12].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~517 (
// Equation(s):
// \my_regfile|data_readRegA[21]~517_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[21].df|q~q  & ((\my_regfile|register[11].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~517 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[21]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N3
dffeas \my_regfile|register[9].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N9
dffeas \my_regfile|register[10].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~516 (
// Equation(s):
// \my_regfile|data_readRegA[21]~516_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[21].df|q~q  & ((\my_regfile|register[9].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~516 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[21]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \my_regfile|register[15].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N9
dffeas \my_regfile|register[16].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~519 (
// Equation(s):
// \my_regfile|data_readRegA[21]~519_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[21].df|q~q  & ((\my_regfile|register[16].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~519 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[21]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N27
dffeas \my_regfile|register[13].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N5
dffeas \my_regfile|register[14].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~518 (
// Equation(s):
// \my_regfile|data_readRegA[21]~518_combout  = (\my_regfile|register[13].df|dffe_array[21].df|q~q  & (((\my_regfile|register[14].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~518 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[21]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~520 (
// Equation(s):
// \my_regfile|data_readRegA[21]~520_combout  = (\my_regfile|data_readRegA[21]~517_combout  & (\my_regfile|data_readRegA[21]~516_combout  & (\my_regfile|data_readRegA[21]~519_combout  & \my_regfile|data_readRegA[21]~518_combout )))

	.dataa(\my_regfile|data_readRegA[21]~517_combout ),
	.datab(\my_regfile|data_readRegA[21]~516_combout ),
	.datac(\my_regfile|data_readRegA[21]~519_combout ),
	.datad(\my_regfile|data_readRegA[21]~518_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~520 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N13
dffeas \my_regfile|register[2].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N7
dffeas \my_regfile|register[1].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~510 (
// Equation(s):
// \my_regfile|data_readRegA[21]~510_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[21].df|q~q  & ((\my_regfile|register[2].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d1|and2~combout )))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~510 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[21]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N25
dffeas \my_regfile|register[3].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \my_regfile|register[4].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~511 (
// Equation(s):
// \my_regfile|data_readRegA[21]~511_combout  = ((\my_regfile|register[4].df|dffe_array[21].df|q~q ) # ((\my_regfile|d0|d0|and0~combout ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|register[4].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~511 .lut_mask = 16'hFFDF;
defparam \my_regfile|data_readRegA[21]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~512 (
// Equation(s):
// \my_regfile|data_readRegA[21]~512_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[21]~511_combout  & ((\my_regfile|register[3].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|data_readRegA[21]~511_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~512 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[21]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \my_regfile|register[7].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \my_regfile|register[8].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~514 (
// Equation(s):
// \my_regfile|data_readRegA[21]~514_combout  = (\my_regfile|register[7].df|dffe_array[21].df|q~q  & (((\my_regfile|register[8].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~514 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[21]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \my_regfile|register[5].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N3
dffeas \my_regfile|register[6].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~513 (
// Equation(s):
// \my_regfile|data_readRegA[21]~513_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[21].df|q~q  & ((\my_regfile|register[6].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~513 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[21]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~515 (
// Equation(s):
// \my_regfile|data_readRegA[21]~515_combout  = (\my_regfile|data_readRegA[21]~510_combout  & (\my_regfile|data_readRegA[21]~512_combout  & (\my_regfile|data_readRegA[21]~514_combout  & \my_regfile|data_readRegA[21]~513_combout )))

	.dataa(\my_regfile|data_readRegA[21]~510_combout ),
	.datab(\my_regfile|data_readRegA[21]~512_combout ),
	.datac(\my_regfile|data_readRegA[21]~514_combout ),
	.datad(\my_regfile|data_readRegA[21]~513_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~515 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N29
dffeas \my_regfile|register[27].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N15
dffeas \my_regfile|register[28].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~527 (
// Equation(s):
// \my_regfile|data_readRegA[21]~527_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[21].df|q~q  & ((\my_regfile|register[28].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~527 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[21]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \my_regfile|register[29].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~756 (
// Equation(s):
// \my_regfile|data_readRegA[21]~756_combout  = (((\my_regfile|register[29].df|dffe_array[21].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # 
// (!\my_regfile|d0|d2|and5~0_combout )

	.dataa(\my_regfile|d0|d2|and5~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|register[29].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~756_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~756 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[21]~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N3
dffeas \my_regfile|register[25].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N9
dffeas \my_regfile|register[26].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~526 (
// Equation(s):
// \my_regfile|data_readRegA[21]~526_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[21].df|q~q  & ((\my_regfile|register[25].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~526 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[21]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \my_regfile|register[30].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \my_regfile|register[31].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~528 (
// Equation(s):
// \my_regfile|data_readRegA[21]~528_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[21].df|q~q  & ((\my_regfile|register[30].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~528 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[21]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~529 (
// Equation(s):
// \my_regfile|data_readRegA[21]~529_combout  = (\my_regfile|data_readRegA[21]~527_combout  & (\my_regfile|data_readRegA[21]~756_combout  & (\my_regfile|data_readRegA[21]~526_combout  & \my_regfile|data_readRegA[21]~528_combout )))

	.dataa(\my_regfile|data_readRegA[21]~527_combout ),
	.datab(\my_regfile|data_readRegA[21]~756_combout ),
	.datac(\my_regfile|data_readRegA[21]~526_combout ),
	.datad(\my_regfile|data_readRegA[21]~528_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~529 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N9
dffeas \my_regfile|register[21].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N23
dffeas \my_regfile|register[22].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~523 (
// Equation(s):
// \my_regfile|data_readRegA[21]~523_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[21].df|q~q  & ((\my_regfile|register[21].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~523 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[21]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N7
dffeas \my_regfile|register[19].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N29
dffeas \my_regfile|register[20].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~522 (
// Equation(s):
// \my_regfile|data_readRegA[21]~522_combout  = (\my_regfile|register[19].df|dffe_array[21].df|q~q  & (((\my_regfile|register[20].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~522 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[21]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N1
dffeas \my_regfile|register[18].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N19
dffeas \my_regfile|register[17].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~521 (
// Equation(s):
// \my_regfile|data_readRegA[21]~521_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[21].df|q~q  & ((\my_regfile|register[18].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~521 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[21]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N3
dffeas \my_regfile|register[23].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \my_regfile|register[24].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~524 (
// Equation(s):
// \my_regfile|data_readRegA[21]~524_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[21].df|q~q  & ((\my_regfile|register[23].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~524 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[21]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~525 (
// Equation(s):
// \my_regfile|data_readRegA[21]~525_combout  = (\my_regfile|data_readRegA[21]~523_combout  & (\my_regfile|data_readRegA[21]~522_combout  & (\my_regfile|data_readRegA[21]~521_combout  & \my_regfile|data_readRegA[21]~524_combout )))

	.dataa(\my_regfile|data_readRegA[21]~523_combout ),
	.datab(\my_regfile|data_readRegA[21]~522_combout ),
	.datac(\my_regfile|data_readRegA[21]~521_combout ),
	.datad(\my_regfile|data_readRegA[21]~524_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~525 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~530 (
// Equation(s):
// \my_regfile|data_readRegA[21]~530_combout  = (\my_regfile|data_readRegA[21]~520_combout  & (\my_regfile|data_readRegA[21]~515_combout  & (\my_regfile|data_readRegA[21]~529_combout  & \my_regfile|data_readRegA[21]~525_combout )))

	.dataa(\my_regfile|data_readRegA[21]~520_combout ),
	.datab(\my_regfile|data_readRegA[21]~515_combout ),
	.datac(\my_regfile|data_readRegA[21]~529_combout ),
	.datad(\my_regfile|data_readRegA[21]~525_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~530 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~91 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~8_combout  & ((\my_regfile|data_readRegA[31]~747_combout ))) # (!\my_processor|my_alu|ShiftLeft0~8_combout  & 
// (\my_regfile|data_readRegA[30]~725_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|data_readRegA[30]~725_combout ),
	.datac(\my_regfile|data_readRegA[31]~747_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~91 .lut_mask = 16'hA088;
defparam \my_processor|my_alu|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~93 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~93_combout  = (\my_processor|my_alu|ShiftRight0~91_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~92_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~91_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~93 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~30 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~30_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~29_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~30 .lut_mask = 16'h3300;
defparam \my_processor|my_alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \my_processor|data_writeReg[22]~162 (
// Equation(s):
// \my_processor|data_writeReg[22]~162_combout  = (\my_processor|data_writeReg[22]~129_combout  & ((\my_processor|data_writeReg[22]~128_combout ) # ((\my_processor|my_alu|ShiftLeft0~65_combout )))) # (!\my_processor|data_writeReg[22]~129_combout  & 
// (!\my_processor|data_writeReg[22]~128_combout  & (\my_processor|my_alu|ShiftLeft0~98_combout )))

	.dataa(\my_processor|data_writeReg[22]~129_combout ),
	.datab(\my_processor|data_writeReg[22]~128_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~98_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~162 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[22]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \my_processor|data_writeReg[22]~163 (
// Equation(s):
// \my_processor|data_writeReg[22]~163_combout  = (\my_processor|data_writeReg[22]~128_combout  & ((\my_processor|data_writeReg[22]~162_combout  & (\my_processor|my_alu|ShiftRight0~93_combout )) # (!\my_processor|data_writeReg[22]~162_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~30_combout ))))) # (!\my_processor|data_writeReg[22]~128_combout  & (((\my_processor|data_writeReg[22]~162_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~93_combout ),
	.datab(\my_processor|data_writeReg[22]~128_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.datad(\my_processor|data_writeReg[22]~162_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~163 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[22]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \my_processor|data_writeReg[22]~164 (
// Equation(s):
// \my_processor|data_writeReg[22]~164_combout  = (\my_processor|data_writeReg[22]~133_combout  & (\my_regfile|data_readRegA[22]~551_combout  & (\my_processor|data_writeReg[22]~132_combout ))) # (!\my_processor|data_writeReg[22]~133_combout  & 
// (((\my_processor|my_alu|Add1~44_combout ) # (!\my_processor|data_writeReg[22]~132_combout ))))

	.dataa(\my_processor|data_writeReg[22]~133_combout ),
	.datab(\my_regfile|data_readRegA[22]~551_combout ),
	.datac(\my_processor|data_writeReg[22]~132_combout ),
	.datad(\my_processor|my_alu|Add1~44_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~164 .lut_mask = 16'hD585;
defparam \my_processor|data_writeReg[22]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \my_processor|data_writeReg[22]~165 (
// Equation(s):
// \my_processor|data_writeReg[22]~165_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[22]~164_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[22]~164_combout  & 
// ((\my_processor|data_writeReg[22]~163_combout ))) # (!\my_processor|data_writeReg[22]~164_combout  & (\my_regfile|data_readRegA[31]~747_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~747_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|data_writeReg[22]~163_combout ),
	.datad(\my_processor|data_writeReg[22]~164_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~165 .lut_mask = 16'hFC22;
defparam \my_processor|data_writeReg[22]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \my_processor|data_writeReg[22]~166 (
// Equation(s):
// \my_processor|data_writeReg[22]~166_combout  = (\my_processor|data_writeReg[5]~76_combout  & ((\my_processor|data_writeReg[22]~165_combout ) # ((\my_processor|data_writeReg[5]~232_combout  & \my_processor|my_alu|Add0~44_combout )))) # 
// (!\my_processor|data_writeReg[5]~76_combout  & (\my_processor|data_writeReg[5]~232_combout  & (\my_processor|my_alu|Add0~44_combout )))

	.dataa(\my_processor|data_writeReg[5]~76_combout ),
	.datab(\my_processor|data_writeReg[5]~232_combout ),
	.datac(\my_processor|my_alu|Add0~44_combout ),
	.datad(\my_processor|data_writeReg[22]~165_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~166 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[22]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N25
dffeas \my_regfile|register[25].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N7
dffeas \my_regfile|register[26].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~547 (
// Equation(s):
// \my_regfile|data_readRegA[22]~547_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[22].df|q~q  & ((\my_regfile|register[26].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~547 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[22]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \my_regfile|register[29].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~757 (
// Equation(s):
// \my_regfile|data_readRegA[22]~757_combout  = (((\my_regfile|register[29].df|dffe_array[22].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\my_regfile|d0|d2|and5~0_combout )

	.dataa(\my_regfile|d0|d2|and5~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|register[29].df|dffe_array[22].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~757_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~757 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[22]~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N15
dffeas \my_regfile|register[27].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N13
dffeas \my_regfile|register[28].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~548 (
// Equation(s):
// \my_regfile|data_readRegA[22]~548_combout  = (\my_regfile|d0|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[22].df|q~q  & ((\my_regfile|register[27].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and3~combout )))) # 
// (!\my_regfile|d0|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~548 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[22]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N19
dffeas \my_regfile|register[31].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N5
dffeas \my_regfile|register[30].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[22]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~549 (
// Equation(s):
// \my_regfile|data_readRegA[22]~549_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[22].df|q~q  & ((\my_regfile|register[30].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~549 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[22]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~550 (
// Equation(s):
// \my_regfile|data_readRegA[22]~550_combout  = (\my_regfile|data_readRegA[22]~547_combout  & (\my_regfile|data_readRegA[22]~757_combout  & (\my_regfile|data_readRegA[22]~548_combout  & \my_regfile|data_readRegA[22]~549_combout )))

	.dataa(\my_regfile|data_readRegA[22]~547_combout ),
	.datab(\my_regfile|data_readRegA[22]~757_combout ),
	.datac(\my_regfile|data_readRegA[22]~548_combout ),
	.datad(\my_regfile|data_readRegA[22]~549_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~550 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N19
dffeas \my_regfile|register[11].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N25
dffeas \my_regfile|register[12].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~538 (
// Equation(s):
// \my_regfile|data_readRegA[22]~538_combout  = (\my_regfile|register[11].df|dffe_array[22].df|q~q  & (((\my_regfile|register[12].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~538 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[22]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[22].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[22].df|q~feeder_combout  = \my_processor|data_writeReg[22]~166_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~166_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[22].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[22].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[9].df|dffe_array[22].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N5
dffeas \my_regfile|register[9].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[22].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N15
dffeas \my_regfile|register[10].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~537 (
// Equation(s):
// \my_regfile|data_readRegA[22]~537_combout  = (\my_regfile|register[9].df|dffe_array[22].df|q~q  & (((\my_regfile|register[10].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~537 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[22]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N3
dffeas \my_regfile|register[15].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N29
dffeas \my_regfile|register[16].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~540 (
// Equation(s):
// \my_regfile|data_readRegA[22]~540_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[22].df|q~q  & ((\my_regfile|register[15].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~540 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[22]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N19
dffeas \my_regfile|register[13].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \my_regfile|register[14].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~539 (
// Equation(s):
// \my_regfile|data_readRegA[22]~539_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[22].df|q~q  & ((\my_regfile|register[13].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~539 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[22]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~541 (
// Equation(s):
// \my_regfile|data_readRegA[22]~541_combout  = (\my_regfile|data_readRegA[22]~538_combout  & (\my_regfile|data_readRegA[22]~537_combout  & (\my_regfile|data_readRegA[22]~540_combout  & \my_regfile|data_readRegA[22]~539_combout )))

	.dataa(\my_regfile|data_readRegA[22]~538_combout ),
	.datab(\my_regfile|data_readRegA[22]~537_combout ),
	.datac(\my_regfile|data_readRegA[22]~540_combout ),
	.datad(\my_regfile|data_readRegA[22]~539_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~541 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N9
dffeas \my_regfile|register[18].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N7
dffeas \my_regfile|register[17].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~542 (
// Equation(s):
// \my_regfile|data_readRegA[22]~542_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[22].df|q~q  & ((\my_regfile|register[18].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~542 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[22]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N31
dffeas \my_regfile|register[19].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N5
dffeas \my_regfile|register[20].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~543 (
// Equation(s):
// \my_regfile|data_readRegA[22]~543_combout  = (\my_regfile|register[19].df|dffe_array[22].df|q~q  & (((\my_regfile|register[20].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~543 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[22]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N11
dffeas \my_regfile|register[23].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N9
dffeas \my_regfile|register[24].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~545 (
// Equation(s):
// \my_regfile|data_readRegA[22]~545_combout  = (\my_regfile|register[23].df|dffe_array[22].df|q~q  & (((\my_regfile|register[24].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~545 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[22]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N25
dffeas \my_regfile|register[21].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N27
dffeas \my_regfile|register[22].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~544 (
// Equation(s):
// \my_regfile|data_readRegA[22]~544_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[22].df|q~q  & ((\my_regfile|register[21].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~544 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[22]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~546 (
// Equation(s):
// \my_regfile|data_readRegA[22]~546_combout  = (\my_regfile|data_readRegA[22]~542_combout  & (\my_regfile|data_readRegA[22]~543_combout  & (\my_regfile|data_readRegA[22]~545_combout  & \my_regfile|data_readRegA[22]~544_combout )))

	.dataa(\my_regfile|data_readRegA[22]~542_combout ),
	.datab(\my_regfile|data_readRegA[22]~543_combout ),
	.datac(\my_regfile|data_readRegA[22]~545_combout ),
	.datad(\my_regfile|data_readRegA[22]~544_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~546 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N15
dffeas \my_regfile|register[5].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N17
dffeas \my_regfile|register[6].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~534 (
// Equation(s):
// \my_regfile|data_readRegA[22]~534_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[22].df|q~q  & ((\my_regfile|register[6].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~534 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[22]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N5
dffeas \my_regfile|register[4].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~532 (
// Equation(s):
// \my_regfile|data_readRegA[22]~532_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~532 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[22]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N13
dffeas \my_regfile|register[3].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~533 (
// Equation(s):
// \my_regfile|data_readRegA[22]~533_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[22]~532_combout  & ((\my_regfile|register[3].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|data_readRegA[22]~532_combout ),
	.datad(\my_regfile|register[3].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~533 .lut_mask = 16'h5010;
defparam \my_regfile|data_readRegA[22]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \my_regfile|register[2].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \my_regfile|register[1].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~531 (
// Equation(s):
// \my_regfile|data_readRegA[22]~531_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[22].df|q~q  & ((\my_regfile|register[2].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|d0|d1|and2~combout ),
	.datad(\my_regfile|register[1].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~531 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[22]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N19
dffeas \my_regfile|register[7].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \my_regfile|register[8].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~166_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~535 (
// Equation(s):
// \my_regfile|data_readRegA[22]~535_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[22].df|q~q  & ((\my_regfile|register[8].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~535 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[22]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~536 (
// Equation(s):
// \my_regfile|data_readRegA[22]~536_combout  = (\my_regfile|data_readRegA[22]~534_combout  & (\my_regfile|data_readRegA[22]~533_combout  & (\my_regfile|data_readRegA[22]~531_combout  & \my_regfile|data_readRegA[22]~535_combout )))

	.dataa(\my_regfile|data_readRegA[22]~534_combout ),
	.datab(\my_regfile|data_readRegA[22]~533_combout ),
	.datac(\my_regfile|data_readRegA[22]~531_combout ),
	.datad(\my_regfile|data_readRegA[22]~535_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~536 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~551 (
// Equation(s):
// \my_regfile|data_readRegA[22]~551_combout  = (\my_regfile|data_readRegA[22]~550_combout  & (\my_regfile|data_readRegA[22]~541_combout  & (\my_regfile|data_readRegA[22]~546_combout  & \my_regfile|data_readRegA[22]~536_combout )))

	.dataa(\my_regfile|data_readRegA[22]~550_combout ),
	.datab(\my_regfile|data_readRegA[22]~541_combout ),
	.datac(\my_regfile|data_readRegA[22]~546_combout ),
	.datad(\my_regfile|data_readRegA[22]~536_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~551 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~96 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[20]~509_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[22]~551_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[22]~551_combout ),
	.datad(\my_regfile|data_readRegA[20]~509_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~96 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~99 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~99_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[21]~530_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[23]~572_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[21]~530_combout ),
	.datad(\my_regfile|data_readRegA[23]~572_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~99 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~100 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~100_combout  = (\my_processor|my_alu|ShiftLeft0~99_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftLeft0~96_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~96_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~100 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~101 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~101_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~87_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~100_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~100_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~101 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector0~2 (
// Equation(s):
// \my_processor|my_alu|Selector0~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[30]~725_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[31]~747_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~747_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[30]~725_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~2 .lut_mask = 16'h0E02;
defparam \my_processor|my_alu|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector0~1 (
// Equation(s):
// \my_processor|my_alu|Selector0~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[28]~681_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[29]~703_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[28]~681_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[29]~703_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~1 .lut_mask = 16'h8A80;
defparam \my_processor|my_alu|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector0~3 (
// Equation(s):
// \my_processor|my_alu|Selector0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftLeft0~112_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|Selector0~2_combout ) 
// # ((\my_processor|my_alu|Selector0~1_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|Selector0~2_combout ),
	.datac(\my_processor|my_alu|Selector0~1_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~112_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~3 .lut_mask = 16'hFE54;
defparam \my_processor|my_alu|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \my_processor|data_writeReg[31]~223 (
// Equation(s):
// \my_processor|data_writeReg[31]~223_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~101_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|Selector0~3_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~101_combout ),
	.datad(\my_processor|my_alu|Selector0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~223 .lut_mask = 16'hF5A0;
defparam \my_processor|data_writeReg[31]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \my_processor|data_writeReg[31]~228 (
// Equation(s):
// \my_processor|data_writeReg[31]~228_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|ShiftLeft0~72_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|data_writeReg[31]~223_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[31]~223_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~228 .lut_mask = 16'hFC30;
defparam \my_processor|data_writeReg[31]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \my_processor|data_writeReg[31]~229 (
// Equation(s):
// \my_processor|data_writeReg[31]~229_combout  = (!\my_processor|my_alu|Selector31~6_combout  & (\my_processor|data_writeReg[31]~225_combout  & ((\my_processor|alu_opcode[0]~9_combout ) # (\my_processor|data_writeReg[31]~228_combout ))))

	.dataa(\my_processor|my_alu|Selector31~6_combout ),
	.datab(\my_processor|data_writeReg[31]~225_combout ),
	.datac(\my_processor|alu_opcode[0]~9_combout ),
	.datad(\my_processor|data_writeReg[31]~228_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~229 .lut_mask = 16'h4440;
defparam \my_processor|data_writeReg[31]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \my_processor|my_alu|Add0~62 (
// Equation(s):
// \my_processor|my_alu|Add0~62_combout  = \my_processor|my_alu|Add0~61  $ (\my_regfile|data_readRegA[31]~747_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~747_combout ),
	.cin(\my_processor|my_alu|Add0~61 ),
	.combout(\my_processor|my_alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Add0~62 .lut_mask = 16'h0FF0;
defparam \my_processor|my_alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \my_processor|my_alu|Add1~62 (
// Equation(s):
// \my_processor|my_alu|Add1~62_combout  = \my_processor|my_alu|Add1~61  $ (!\my_regfile|data_readRegA[31]~747_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~747_combout ),
	.cin(\my_processor|my_alu|Add1~61 ),
	.combout(\my_processor|my_alu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Add1~62 .lut_mask = 16'hF00F;
defparam \my_processor|my_alu|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \my_processor|data_writeReg[31]~224 (
// Equation(s):
// \my_processor|data_writeReg[31]~224_combout  = (\my_processor|alu_opcode[0]~9_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|ShiftLeft0~72_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] 
// & (\my_processor|data_writeReg[31]~223_combout )))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[31]~223_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~224 .lut_mask = 16'hFEBA;
defparam \my_processor|data_writeReg[31]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \my_processor|data_writeReg[31]~226 (
// Equation(s):
// \my_processor|data_writeReg[31]~226_combout  = (\my_processor|data_writeReg[31]~225_combout  & \my_processor|data_writeReg[31]~224_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~225_combout ),
	.datad(\my_processor|data_writeReg[31]~224_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~226 .lut_mask = 16'hF000;
defparam \my_processor|data_writeReg[31]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \my_processor|data_writeReg[31]~227 (
// Equation(s):
// \my_processor|data_writeReg[31]~227_combout  = (\my_processor|my_alu|Selector31~6_combout ) # ((\my_processor|my_alu|Selector0~0_combout  & ((\my_processor|my_alu|Add1~62_combout ) # (!\my_processor|data_writeReg[31]~226_combout ))) # 
// (!\my_processor|my_alu|Selector0~0_combout  & ((\my_processor|data_writeReg[31]~226_combout ))))

	.dataa(\my_processor|my_alu|Selector31~6_combout ),
	.datab(\my_processor|my_alu|Selector0~0_combout ),
	.datac(\my_processor|my_alu|Add1~62_combout ),
	.datad(\my_processor|data_writeReg[31]~226_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~227 .lut_mask = 16'hFBEE;
defparam \my_processor|data_writeReg[31]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \my_processor|data_writeReg[31]~230 (
// Equation(s):
// \my_processor|data_writeReg[31]~230_combout  = (\my_processor|data_writeReg[0]~26_combout  & (\my_processor|data_writeReg[31]~227_combout  & ((\my_processor|data_writeReg[31]~229_combout ) # (\my_processor|my_alu|Add0~62_combout ))))

	.dataa(\my_processor|data_writeReg[31]~229_combout ),
	.datab(\my_processor|data_writeReg[0]~26_combout ),
	.datac(\my_processor|my_alu|Add0~62_combout ),
	.datad(\my_processor|data_writeReg[31]~227_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~230 .lut_mask = 16'hC800;
defparam \my_processor|data_writeReg[31]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N7
dffeas \my_regfile|register[11].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N1
dffeas \my_regfile|register[12].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~733 (
// Equation(s):
// \my_regfile|data_readRegA[31]~733_combout  = (\my_regfile|register[11].df|dffe_array[31].df|q~q  & (((\my_regfile|register[12].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~733_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~733 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[31]~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N27
dffeas \my_regfile|register[9].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N29
dffeas \my_regfile|register[10].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~732 (
// Equation(s):
// \my_regfile|data_readRegA[31]~732_combout  = (\my_regfile|register[9].df|dffe_array[31].df|q~q  & (((\my_regfile|register[10].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~732_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~732 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[31]~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N13
dffeas \my_regfile|register[13].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N11
dffeas \my_regfile|register[14].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~734 (
// Equation(s):
// \my_regfile|data_readRegA[31]~734_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[31].df|q~q  & ((\my_regfile|register[13].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~734_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~734 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[31]~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N11
dffeas \my_regfile|register[15].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N1
dffeas \my_regfile|register[16].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~735 (
// Equation(s):
// \my_regfile|data_readRegA[31]~735_combout  = (\my_regfile|register[15].df|dffe_array[31].df|q~q  & (((\my_regfile|register[16].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~735_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~735 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[31]~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~736 (
// Equation(s):
// \my_regfile|data_readRegA[31]~736_combout  = (\my_regfile|data_readRegA[31]~733_combout  & (\my_regfile|data_readRegA[31]~732_combout  & (\my_regfile|data_readRegA[31]~734_combout  & \my_regfile|data_readRegA[31]~735_combout )))

	.dataa(\my_regfile|data_readRegA[31]~733_combout ),
	.datab(\my_regfile|data_readRegA[31]~732_combout ),
	.datac(\my_regfile|data_readRegA[31]~734_combout ),
	.datad(\my_regfile|data_readRegA[31]~735_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~736_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~736 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N19
dffeas \my_regfile|register[19].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N17
dffeas \my_regfile|register[20].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~738 (
// Equation(s):
// \my_regfile|data_readRegA[31]~738_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[31].df|q~q  & ((\my_regfile|register[20].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~738_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~738 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[31]~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \my_regfile|register[21].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N7
dffeas \my_regfile|register[22].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~739 (
// Equation(s):
// \my_regfile|data_readRegA[31]~739_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[31].df|q~q  & ((\my_regfile|register[22].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~739_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~739 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[31]~739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N23
dffeas \my_regfile|register[23].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N17
dffeas \my_regfile|register[24].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~740 (
// Equation(s):
// \my_regfile|data_readRegA[31]~740_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[31].df|q~q  & ((\my_regfile|register[23].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~740_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~740 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[31]~740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N11
dffeas \my_regfile|register[17].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \my_regfile|register[18].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[18].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~230_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~230_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[31].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N17
dffeas \my_regfile|register[18].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~737 (
// Equation(s):
// \my_regfile|data_readRegA[31]~737_combout  = (\my_regfile|register[17].df|dffe_array[31].df|q~q  & ((\my_regfile|register[18].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d0|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|register[18].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|d0|d3|and1~combout ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~737_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~737 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[31]~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~741 (
// Equation(s):
// \my_regfile|data_readRegA[31]~741_combout  = (\my_regfile|data_readRegA[31]~738_combout  & (\my_regfile|data_readRegA[31]~739_combout  & (\my_regfile|data_readRegA[31]~740_combout  & \my_regfile|data_readRegA[31]~737_combout )))

	.dataa(\my_regfile|data_readRegA[31]~738_combout ),
	.datab(\my_regfile|data_readRegA[31]~739_combout ),
	.datac(\my_regfile|data_readRegA[31]~740_combout ),
	.datad(\my_regfile|data_readRegA[31]~737_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~741_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~741 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N7
dffeas \my_regfile|register[29].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~744 (
// Equation(s):
// \my_regfile|data_readRegA[31]~744_combout  = (((\my_regfile|register[29].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and1~2_combout )

	.dataa(\my_regfile|d0|d0|and1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[29].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~744_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~744 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[31]~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N23
dffeas \my_regfile|register[30].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[31]~230_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N17
dffeas \my_regfile|register[31].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~745 (
// Equation(s):
// \my_regfile|data_readRegA[31]~745_combout  = (\my_regfile|register[30].df|dffe_array[31].df|q~q  & (((\my_regfile|register[31].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~745_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~745 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[31]~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N5
dffeas \my_regfile|register[25].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N11
dffeas \my_regfile|register[26].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~742 (
// Equation(s):
// \my_regfile|data_readRegA[31]~742_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[31].df|q~q  & ((\my_regfile|register[25].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~742_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~742 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[31]~742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N9
dffeas \my_regfile|register[27].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N31
dffeas \my_regfile|register[28].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~743 (
// Equation(s):
// \my_regfile|data_readRegA[31]~743_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[31].df|q~q  & ((\my_regfile|register[28].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~743_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~743 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[31]~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~746 (
// Equation(s):
// \my_regfile|data_readRegA[31]~746_combout  = (\my_regfile|data_readRegA[31]~744_combout  & (\my_regfile|data_readRegA[31]~745_combout  & (\my_regfile|data_readRegA[31]~742_combout  & \my_regfile|data_readRegA[31]~743_combout )))

	.dataa(\my_regfile|data_readRegA[31]~744_combout ),
	.datab(\my_regfile|data_readRegA[31]~745_combout ),
	.datac(\my_regfile|data_readRegA[31]~742_combout ),
	.datad(\my_regfile|data_readRegA[31]~743_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~746_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~746 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N29
dffeas \my_regfile|register[7].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N7
dffeas \my_regfile|register[8].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~730 (
// Equation(s):
// \my_regfile|data_readRegA[31]~730_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[31].df|q~q  & ((\my_regfile|register[8].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~730_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~730 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[31]~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~230_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~230_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[31].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[2].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N27
dffeas \my_regfile|register[2].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N9
dffeas \my_regfile|register[1].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~726 (
// Equation(s):
// \my_regfile|data_readRegA[31]~726_combout  = (\my_regfile|register[2].df|dffe_array[31].df|q~q  & ((\my_regfile|register[1].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d0|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|register[1].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|d0|d1|and1~combout ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~726_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~726 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[31]~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \my_regfile|register[4].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[4].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~230_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~230_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[4].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[31].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[4].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \my_regfile|register[4].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~727 (
// Equation(s):
// \my_regfile|data_readRegA[31]~727_combout  = (((\my_regfile|d0|d0|and0~combout ) # (\my_regfile|register[4].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|d0|d0|and0~combout ),
	.datad(\my_regfile|register[4].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~727_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~727 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[31]~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \my_regfile|register[3].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[3].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~230_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~230_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[3].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[31].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[3].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \my_regfile|register[3].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[3].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~728 (
// Equation(s):
// \my_regfile|data_readRegA[31]~728_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[31]~727_combout  & ((\my_regfile|register[3].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|data_readRegA[31]~727_combout ),
	.datad(\my_regfile|register[3].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~728_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~728 .lut_mask = 16'h3010;
defparam \my_regfile|data_readRegA[31]~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \my_regfile|register[5].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N31
dffeas \my_regfile|register[6].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~230_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~729 (
// Equation(s):
// \my_regfile|data_readRegA[31]~729_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[31].df|q~q  & ((\my_regfile|register[5].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~729_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~729 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[31]~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~731 (
// Equation(s):
// \my_regfile|data_readRegA[31]~731_combout  = (\my_regfile|data_readRegA[31]~730_combout  & (\my_regfile|data_readRegA[31]~726_combout  & (\my_regfile|data_readRegA[31]~728_combout  & \my_regfile|data_readRegA[31]~729_combout )))

	.dataa(\my_regfile|data_readRegA[31]~730_combout ),
	.datab(\my_regfile|data_readRegA[31]~726_combout ),
	.datac(\my_regfile|data_readRegA[31]~728_combout ),
	.datad(\my_regfile|data_readRegA[31]~729_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~731_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~731 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~747 (
// Equation(s):
// \my_regfile|data_readRegA[31]~747_combout  = (\my_regfile|data_readRegA[31]~736_combout  & (\my_regfile|data_readRegA[31]~741_combout  & (\my_regfile|data_readRegA[31]~746_combout  & \my_regfile|data_readRegA[31]~731_combout )))

	.dataa(\my_regfile|data_readRegA[31]~736_combout ),
	.datab(\my_regfile|data_readRegA[31]~741_combout ),
	.datac(\my_regfile|data_readRegA[31]~746_combout ),
	.datad(\my_regfile|data_readRegA[31]~731_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~747_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~747 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~53 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~9_combout  & ((\my_regfile|data_readRegA[30]~725_combout ))) # (!\my_processor|my_alu|ShiftLeft0~9_combout  & 
// (\my_regfile|data_readRegA[31]~747_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~747_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_regfile|data_readRegA[30]~725_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~53 .lut_mask = 16'hE020;
defparam \my_processor|my_alu|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~56 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~56_combout  = (\my_processor|my_alu|ShiftRight0~53_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~55_combout ) # (\my_processor|my_alu|ShiftRight0~54_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftRight0~53_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~55_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~56 .lut_mask = 16'hDDDC;
defparam \my_processor|my_alu|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~62 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~56_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|ShiftRight0~61_combout )))

	.dataa(\my_processor|my_alu|ShiftRight0~56_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~62 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~8 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[5]~185_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[4]~164_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[5]~185_combout ),
	.datad(\my_regfile|data_readRegA[4]~164_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~8 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~64 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[9]~271_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[7]~228_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[9]~271_combout ),
	.datad(\my_regfile|data_readRegA[7]~228_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~64 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~63 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~63_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[8]~249_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[6]~207_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[6]~207_combout ),
	.datad(\my_regfile|data_readRegA[8]~249_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~63 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~65 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~65_combout  = (\my_processor|my_alu|ShiftRight0~63_combout ) # ((\my_processor|my_alu|ShiftRight0~64_combout  & \my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~64_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~65 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~6 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[3]~142_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[2]~120_combout ))

	.dataa(\my_regfile|data_readRegA[2]~120_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[3]~142_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~6 .lut_mask = 16'hEE22;
defparam \my_processor|my_alu|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \my_processor|data_writeReg[2]~45 (
// Equation(s):
// \my_processor|data_writeReg[2]~45_combout  = (\my_processor|my_alu|ShiftRight0~43_combout  & (!\my_processor|data_writeReg[3]~44_combout  & ((\my_processor|my_alu|ShiftRight0~6_combout )))) # (!\my_processor|my_alu|ShiftRight0~43_combout  & 
// ((\my_processor|data_writeReg[3]~44_combout ) # ((\my_processor|my_alu|ShiftRight0~65_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~43_combout ),
	.datab(\my_processor|data_writeReg[3]~44_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~65_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~45 .lut_mask = 16'h7654;
defparam \my_processor|data_writeReg[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \my_processor|data_writeReg[2]~46 (
// Equation(s):
// \my_processor|data_writeReg[2]~46_combout  = (\my_processor|data_writeReg[3]~44_combout  & ((\my_processor|data_writeReg[2]~45_combout  & ((\my_processor|my_alu|ShiftRight0~70_combout ))) # (!\my_processor|data_writeReg[2]~45_combout  & 
// (\my_processor|my_alu|ShiftRight0~8_combout )))) # (!\my_processor|data_writeReg[3]~44_combout  & (((\my_processor|data_writeReg[2]~45_combout ))))

	.dataa(\my_processor|data_writeReg[3]~44_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~8_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~70_combout ),
	.datad(\my_processor|data_writeReg[2]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~46 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \my_processor|my_alu|Add1~4 (
// Equation(s):
// \my_processor|my_alu|Add1~4_combout  = (\my_regfile|data_readRegA[2]~120_combout  & ((GND) # (!\my_processor|my_alu|Add1~3 ))) # (!\my_regfile|data_readRegA[2]~120_combout  & (\my_processor|my_alu|Add1~3  $ (GND)))
// \my_processor|my_alu|Add1~5  = CARRY((\my_regfile|data_readRegA[2]~120_combout ) # (!\my_processor|my_alu|Add1~3 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[2]~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~3 ),
	.combout(\my_processor|my_alu|Add1~4_combout ),
	.cout(\my_processor|my_alu|Add1~5 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~4 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
cycloneive_lcell_comb \my_processor|data_writeReg[3]~48 (
// Equation(s):
// \my_processor|data_writeReg[3]~48_combout  = (\my_processor|alu_opcode[2]~6_combout ) # (((!\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_imem|altsyncram_component|auto_generated|q_a [11])) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|alu_opcode[2]~6_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~48 .lut_mask = 16'hCDFF;
defparam \my_processor|data_writeReg[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \my_processor|data_writeReg[2]~50 (
// Equation(s):
// \my_processor|data_writeReg[2]~50_combout  = (\my_processor|data_writeReg[3]~49_combout  & (\my_processor|my_alu|ShiftLeft0~14_combout  & ((\my_processor|data_writeReg[3]~48_combout )))) # (!\my_processor|data_writeReg[3]~49_combout  & 
// (((\my_processor|my_alu|Add1~4_combout ) # (!\my_processor|data_writeReg[3]~48_combout ))))

	.dataa(\my_processor|data_writeReg[3]~49_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~14_combout ),
	.datac(\my_processor|my_alu|Add1~4_combout ),
	.datad(\my_processor|data_writeReg[3]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~50 .lut_mask = 16'hD855;
defparam \my_processor|data_writeReg[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \my_processor|data_writeReg[2]~51 (
// Equation(s):
// \my_processor|data_writeReg[2]~51_combout  = (\my_processor|data_writeReg[3]~47_combout  & ((\my_processor|data_writeReg[2]~50_combout  & ((\my_processor|data_writeReg[2]~46_combout ))) # (!\my_processor|data_writeReg[2]~50_combout  & 
// (\my_processor|my_alu|ShiftRight0~62_combout )))) # (!\my_processor|data_writeReg[3]~47_combout  & (((\my_processor|data_writeReg[2]~50_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~62_combout ),
	.datab(\my_processor|data_writeReg[3]~47_combout ),
	.datac(\my_processor|data_writeReg[2]~46_combout ),
	.datad(\my_processor|data_writeReg[2]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~51 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \my_processor|data_writeReg[2]~53 (
// Equation(s):
// \my_processor|data_writeReg[2]~53_combout  = (\my_processor|data_writeReg[3]~52_combout  & (\my_processor|alu_opcode[0]~9_combout  & (\my_regfile|data_readRegA[2]~120_combout ))) # (!\my_processor|data_writeReg[3]~52_combout  & 
// (((\my_processor|data_writeReg[2]~51_combout ))))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_processor|data_writeReg[3]~52_combout ),
	.datac(\my_regfile|data_readRegA[2]~120_combout ),
	.datad(\my_processor|data_writeReg[2]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~53 .lut_mask = 16'hB380;
defparam \my_processor|data_writeReg[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \my_processor|data_writeReg[2]~55 (
// Equation(s):
// \my_processor|data_writeReg[2]~55_combout  = (\my_processor|data_writeReg[0]~26_combout  & ((\my_processor|data_writeReg[3]~231_combout  & (\my_processor|my_alu|Add0~4_combout )) # (!\my_processor|data_writeReg[3]~231_combout  & 
// ((\my_processor|data_writeReg[2]~53_combout )))))

	.dataa(\my_processor|my_alu|Add0~4_combout ),
	.datab(\my_processor|data_writeReg[0]~26_combout ),
	.datac(\my_processor|data_writeReg[3]~231_combout ),
	.datad(\my_processor|data_writeReg[2]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~55 .lut_mask = 16'h8C80;
defparam \my_processor|data_writeReg[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N19
dffeas \my_regfile|register[5].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \my_regfile|register[6].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~103 (
// Equation(s):
// \my_regfile|data_readRegA[2]~103_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[2].df|q~q  & ((\my_regfile|register[5].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~103 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[2]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \my_regfile|register[4].df|dffe_array[2].df|q~feeder (
// Equation(s):
// \my_regfile|register[4].df|dffe_array[2].df|q~feeder_combout  = \my_processor|data_writeReg[2]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[2]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[4].df|dffe_array[2].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[2].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[4].df|dffe_array[2].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N13
dffeas \my_regfile|register[4].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].df|dffe_array[2].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~101 (
// Equation(s):
// \my_regfile|data_readRegA[2]~101_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~101 .lut_mask = 16'hFFDF;
defparam \my_regfile|data_readRegA[2]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N9
dffeas \my_regfile|register[3].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~102 (
// Equation(s):
// \my_regfile|data_readRegA[2]~102_combout  = (\my_regfile|data_readRegA[2]~101_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|data_readRegA[2]~101_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~102 .lut_mask = 16'h00C4;
defparam \my_regfile|data_readRegA[2]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N3
dffeas \my_regfile|register[1].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \my_regfile|register[2].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~100 (
// Equation(s):
// \my_regfile|data_readRegA[2]~100_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[2].df|q~q  & ((\my_regfile|register[1].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~100 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[2]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N11
dffeas \my_regfile|register[7].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N21
dffeas \my_regfile|register[8].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~104 (
// Equation(s):
// \my_regfile|data_readRegA[2]~104_combout  = (\my_regfile|register[7].df|dffe_array[2].df|q~q  & ((\my_regfile|register[8].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|register[8].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|d0|d1|and7~combout ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~104 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[2]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~105 (
// Equation(s):
// \my_regfile|data_readRegA[2]~105_combout  = (\my_regfile|data_readRegA[2]~103_combout  & (\my_regfile|data_readRegA[2]~102_combout  & (\my_regfile|data_readRegA[2]~100_combout  & \my_regfile|data_readRegA[2]~104_combout )))

	.dataa(\my_regfile|data_readRegA[2]~103_combout ),
	.datab(\my_regfile|data_readRegA[2]~102_combout ),
	.datac(\my_regfile|data_readRegA[2]~100_combout ),
	.datad(\my_regfile|data_readRegA[2]~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~105 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N23
dffeas \my_regfile|register[27].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N13
dffeas \my_regfile|register[28].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~117 (
// Equation(s):
// \my_regfile|data_readRegA[2]~117_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[2].df|q~q  & ((\my_regfile|register[28].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~117 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[2]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \my_regfile|register[31].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N3
dffeas \my_regfile|register[30].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[2]~55_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~118 (
// Equation(s):
// \my_regfile|data_readRegA[2]~118_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[2].df|q~q  & ((\my_regfile|register[31].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~118 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N7
dffeas \my_regfile|register[29].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~748 (
// Equation(s):
// \my_regfile|data_readRegA[2]~748_combout  = (((\my_regfile|register[29].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|d0|d2|and5~0_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~748_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~748 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[2]~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N5
dffeas \my_regfile|register[25].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N31
dffeas \my_regfile|register[26].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~116 (
// Equation(s):
// \my_regfile|data_readRegA[2]~116_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[2].df|q~q  & ((\my_regfile|register[25].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~116 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[2]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~119 (
// Equation(s):
// \my_regfile|data_readRegA[2]~119_combout  = (\my_regfile|data_readRegA[2]~117_combout  & (\my_regfile|data_readRegA[2]~118_combout  & (\my_regfile|data_readRegA[2]~748_combout  & \my_regfile|data_readRegA[2]~116_combout )))

	.dataa(\my_regfile|data_readRegA[2]~117_combout ),
	.datab(\my_regfile|data_readRegA[2]~118_combout ),
	.datac(\my_regfile|data_readRegA[2]~748_combout ),
	.datad(\my_regfile|data_readRegA[2]~116_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~119 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N21
dffeas \my_regfile|register[16].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N7
dffeas \my_regfile|register[15].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~109 (
// Equation(s):
// \my_regfile|data_readRegA[2]~109_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[2].df|q~q  & ((\my_regfile|register[16].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~109 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N29
dffeas \my_regfile|register[12].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N11
dffeas \my_regfile|register[11].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~107 (
// Equation(s):
// \my_regfile|data_readRegA[2]~107_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[2].df|q~q  & ((\my_regfile|register[12].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~107 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N23
dffeas \my_regfile|register[14].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N13
dffeas \my_regfile|register[13].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~108 (
// Equation(s):
// \my_regfile|data_readRegA[2]~108_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[2].df|q~q  & ((\my_regfile|register[14].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d2|and6~combout )))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~108 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N11
dffeas \my_regfile|register[9].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \my_regfile|register[10].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~106 (
// Equation(s):
// \my_regfile|data_readRegA[2]~106_combout  = (\my_regfile|register[9].df|dffe_array[2].df|q~q  & (((\my_regfile|register[10].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~106 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[2]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~110 (
// Equation(s):
// \my_regfile|data_readRegA[2]~110_combout  = (\my_regfile|data_readRegA[2]~109_combout  & (\my_regfile|data_readRegA[2]~107_combout  & (\my_regfile|data_readRegA[2]~108_combout  & \my_regfile|data_readRegA[2]~106_combout )))

	.dataa(\my_regfile|data_readRegA[2]~109_combout ),
	.datab(\my_regfile|data_readRegA[2]~107_combout ),
	.datac(\my_regfile|data_readRegA[2]~108_combout ),
	.datad(\my_regfile|data_readRegA[2]~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~110 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N31
dffeas \my_regfile|register[17].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N13
dffeas \my_regfile|register[18].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~111 (
// Equation(s):
// \my_regfile|data_readRegA[2]~111_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[2].df|q~q  & ((\my_regfile|register[18].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~111 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[2]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N23
dffeas \my_regfile|register[19].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N5
dffeas \my_regfile|register[20].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~112 (
// Equation(s):
// \my_regfile|data_readRegA[2]~112_combout  = (\my_regfile|register[19].df|dffe_array[2].df|q~q  & (((\my_regfile|register[20].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~112 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[2]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N13
dffeas \my_regfile|register[24].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N19
dffeas \my_regfile|register[23].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~114 (
// Equation(s):
// \my_regfile|data_readRegA[2]~114_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[2].df|q~q  & ((\my_regfile|register[23].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d3|and7~combout )))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~114 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[2]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N9
dffeas \my_regfile|register[22].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N7
dffeas \my_regfile|register[21].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~113 (
// Equation(s):
// \my_regfile|data_readRegA[2]~113_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[2].df|q~q  & ((\my_regfile|register[22].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~113 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~115 (
// Equation(s):
// \my_regfile|data_readRegA[2]~115_combout  = (\my_regfile|data_readRegA[2]~111_combout  & (\my_regfile|data_readRegA[2]~112_combout  & (\my_regfile|data_readRegA[2]~114_combout  & \my_regfile|data_readRegA[2]~113_combout )))

	.dataa(\my_regfile|data_readRegA[2]~111_combout ),
	.datab(\my_regfile|data_readRegA[2]~112_combout ),
	.datac(\my_regfile|data_readRegA[2]~114_combout ),
	.datad(\my_regfile|data_readRegA[2]~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~115 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~120 (
// Equation(s):
// \my_regfile|data_readRegA[2]~120_combout  = (\my_regfile|data_readRegA[2]~105_combout  & (\my_regfile|data_readRegA[2]~119_combout  & (\my_regfile|data_readRegA[2]~110_combout  & \my_regfile|data_readRegA[2]~115_combout )))

	.dataa(\my_regfile|data_readRegA[2]~105_combout ),
	.datab(\my_regfile|data_readRegA[2]~119_combout ),
	.datac(\my_regfile|data_readRegA[2]~110_combout ),
	.datad(\my_regfile|data_readRegA[2]~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~120 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \my_processor|my_alu|Add0~6 (
// Equation(s):
// \my_processor|my_alu|Add0~6_combout  = (\my_regfile|data_readRegA[3]~142_combout  & (!\my_processor|my_alu|Add0~5 )) # (!\my_regfile|data_readRegA[3]~142_combout  & ((\my_processor|my_alu|Add0~5 ) # (GND)))
// \my_processor|my_alu|Add0~7  = CARRY((!\my_processor|my_alu|Add0~5 ) # (!\my_regfile|data_readRegA[3]~142_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[3]~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~5 ),
	.combout(\my_processor|my_alu|Add0~6_combout ),
	.cout(\my_processor|my_alu|Add0~7 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~6 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \my_processor|my_alu|Add1~6 (
// Equation(s):
// \my_processor|my_alu|Add1~6_combout  = (\my_regfile|data_readRegA[3]~142_combout  & (\my_processor|my_alu|Add1~5  & VCC)) # (!\my_regfile|data_readRegA[3]~142_combout  & (!\my_processor|my_alu|Add1~5 ))
// \my_processor|my_alu|Add1~7  = CARRY((!\my_regfile|data_readRegA[3]~142_combout  & !\my_processor|my_alu|Add1~5 ))

	.dataa(\my_regfile|data_readRegA[3]~142_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~5 ),
	.combout(\my_processor|my_alu|Add1~6_combout ),
	.cout(\my_processor|my_alu|Add1~7 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~6 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \my_processor|data_writeReg[3]~58 (
// Equation(s):
// \my_processor|data_writeReg[3]~58_combout  = (\my_processor|data_writeReg[3]~48_combout  & ((\my_processor|data_writeReg[3]~49_combout  & (\my_processor|my_alu|ShiftLeft0~16_combout )) # (!\my_processor|data_writeReg[3]~49_combout  & 
// ((\my_processor|my_alu|Add1~6_combout ))))) # (!\my_processor|data_writeReg[3]~48_combout  & (((!\my_processor|data_writeReg[3]~49_combout ))))

	.dataa(\my_processor|data_writeReg[3]~48_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~16_combout ),
	.datac(\my_processor|data_writeReg[3]~49_combout ),
	.datad(\my_processor|my_alu|Add1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~58 .lut_mask = 16'h8F85;
defparam \my_processor|data_writeReg[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~46 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[6]~207_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[5]~185_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[6]~207_combout ),
	.datad(\my_regfile|data_readRegA[5]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~46 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~44 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[4]~164_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[3]~142_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[3]~142_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[4]~164_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~44 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~29 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[10]~293_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[8]~249_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[10]~293_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[8]~249_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~29 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~78 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~29_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~64_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~29_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~78 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \my_processor|data_writeReg[3]~56 (
// Equation(s):
// \my_processor|data_writeReg[3]~56_combout  = (\my_processor|my_alu|ShiftRight0~43_combout  & (!\my_processor|data_writeReg[3]~44_combout  & (\my_processor|my_alu|ShiftRight0~44_combout ))) # (!\my_processor|my_alu|ShiftRight0~43_combout  & 
// ((\my_processor|data_writeReg[3]~44_combout ) # ((\my_processor|my_alu|ShiftRight0~78_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~43_combout ),
	.datab(\my_processor|data_writeReg[3]~44_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~44_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~56 .lut_mask = 16'h7564;
defparam \my_processor|data_writeReg[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \my_processor|data_writeReg[3]~57 (
// Equation(s):
// \my_processor|data_writeReg[3]~57_combout  = (\my_processor|data_writeReg[3]~44_combout  & ((\my_processor|data_writeReg[3]~56_combout  & ((\my_processor|my_alu|ShiftRight0~81_combout ))) # (!\my_processor|data_writeReg[3]~56_combout  & 
// (\my_processor|my_alu|ShiftRight0~46_combout )))) # (!\my_processor|data_writeReg[3]~44_combout  & (((\my_processor|data_writeReg[3]~56_combout ))))

	.dataa(\my_processor|data_writeReg[3]~44_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~46_combout ),
	.datac(\my_processor|data_writeReg[3]~56_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~57 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \my_processor|data_writeReg[3]~59 (
// Equation(s):
// \my_processor|data_writeReg[3]~59_combout  = (\my_processor|data_writeReg[3]~58_combout  & (((\my_processor|data_writeReg[3]~57_combout )) # (!\my_processor|data_writeReg[3]~47_combout ))) # (!\my_processor|data_writeReg[3]~58_combout  & 
// (\my_processor|data_writeReg[3]~47_combout  & ((\my_processor|my_alu|ShiftRight0~77_combout ))))

	.dataa(\my_processor|data_writeReg[3]~58_combout ),
	.datab(\my_processor|data_writeReg[3]~47_combout ),
	.datac(\my_processor|data_writeReg[3]~57_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~59 .lut_mask = 16'hE6A2;
defparam \my_processor|data_writeReg[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \my_processor|data_writeReg[3]~60 (
// Equation(s):
// \my_processor|data_writeReg[3]~60_combout  = (\my_processor|data_writeReg[3]~52_combout  & (\my_processor|alu_opcode[0]~9_combout  & (\my_regfile|data_readRegA[3]~142_combout ))) # (!\my_processor|data_writeReg[3]~52_combout  & 
// (((\my_processor|data_writeReg[3]~59_combout ))))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_processor|data_writeReg[3]~52_combout ),
	.datac(\my_regfile|data_readRegA[3]~142_combout ),
	.datad(\my_processor|data_writeReg[3]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~60 .lut_mask = 16'hB380;
defparam \my_processor|data_writeReg[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \my_processor|data_writeReg[3]~61 (
// Equation(s):
// \my_processor|data_writeReg[3]~61_combout  = (\my_processor|data_writeReg[0]~26_combout  & ((\my_processor|data_writeReg[3]~231_combout  & (\my_processor|my_alu|Add0~6_combout )) # (!\my_processor|data_writeReg[3]~231_combout  & 
// ((\my_processor|data_writeReg[3]~60_combout )))))

	.dataa(\my_processor|data_writeReg[3]~231_combout ),
	.datab(\my_processor|data_writeReg[0]~26_combout ),
	.datac(\my_processor|my_alu|Add0~6_combout ),
	.datad(\my_processor|data_writeReg[3]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~61 .lut_mask = 16'hC480;
defparam \my_processor|data_writeReg[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N26
cycloneive_lcell_comb \my_regfile|register[7].df|dffe_array[3].df|q~feeder (
// Equation(s):
// \my_regfile|register[7].df|dffe_array[3].df|q~feeder_combout  = \my_processor|data_writeReg[3]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[7].df|dffe_array[3].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[3].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[7].df|dffe_array[3].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N27
dffeas \my_regfile|register[7].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[7].df|dffe_array[3].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N13
dffeas \my_regfile|register[8].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~125 (
// Equation(s):
// \my_regfile|data_readRegA[3]~125_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[3].df|q~q  & ((\my_regfile|register[8].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d2|and0~combout )))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~125 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N19
dffeas \my_regfile|register[1].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N5
dffeas \my_regfile|register[2].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~121 (
// Equation(s):
// \my_regfile|data_readRegA[3]~121_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[3].df|q~q  & ((\my_regfile|register[2].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~121 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[3]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N21
dffeas \my_regfile|register[3].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \my_regfile|register[4].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~122 (
// Equation(s):
// \my_regfile|data_readRegA[3]~122_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~122 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[3]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~123 (
// Equation(s):
// \my_regfile|data_readRegA[3]~123_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[3]~122_combout  & ((\my_regfile|register[3].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|data_readRegA[3]~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~123 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[3]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N5
dffeas \my_regfile|register[6].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N7
dffeas \my_regfile|register[5].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~124 (
// Equation(s):
// \my_regfile|data_readRegA[3]~124_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[3].df|q~q  & ((\my_regfile|register[5].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~124 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~126 (
// Equation(s):
// \my_regfile|data_readRegA[3]~126_combout  = (\my_regfile|data_readRegA[3]~125_combout  & (\my_regfile|data_readRegA[3]~121_combout  & (\my_regfile|data_readRegA[3]~123_combout  & \my_regfile|data_readRegA[3]~124_combout )))

	.dataa(\my_regfile|data_readRegA[3]~125_combout ),
	.datab(\my_regfile|data_readRegA[3]~121_combout ),
	.datac(\my_regfile|data_readRegA[3]~123_combout ),
	.datad(\my_regfile|data_readRegA[3]~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~126 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N3
dffeas \my_regfile|register[20].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N13
dffeas \my_regfile|register[19].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~133 (
// Equation(s):
// \my_regfile|data_readRegA[3]~133_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[3].df|q~q  & ((\my_regfile|register[20].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~133 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[3]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N25
dffeas \my_regfile|register[24].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N7
dffeas \my_regfile|register[23].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~135 (
// Equation(s):
// \my_regfile|data_readRegA[3]~135_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[3].df|q~q  & ((\my_regfile|register[23].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and7~combout )))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~135 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N13
dffeas \my_regfile|register[22].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N19
dffeas \my_regfile|register[21].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~134 (
// Equation(s):
// \my_regfile|data_readRegA[3]~134_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[3].df|q~q  & ((\my_regfile|register[21].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~134 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N1
dffeas \my_regfile|register[17].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N23
dffeas \my_regfile|register[18].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~132 (
// Equation(s):
// \my_regfile|data_readRegA[3]~132_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[3].df|q~q  & ((\my_regfile|register[18].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~132 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[3]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~136 (
// Equation(s):
// \my_regfile|data_readRegA[3]~136_combout  = (\my_regfile|data_readRegA[3]~133_combout  & (\my_regfile|data_readRegA[3]~135_combout  & (\my_regfile|data_readRegA[3]~134_combout  & \my_regfile|data_readRegA[3]~132_combout )))

	.dataa(\my_regfile|data_readRegA[3]~133_combout ),
	.datab(\my_regfile|data_readRegA[3]~135_combout ),
	.datac(\my_regfile|data_readRegA[3]~134_combout ),
	.datad(\my_regfile|data_readRegA[3]~132_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~136 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N9
dffeas \my_regfile|register[12].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N11
dffeas \my_regfile|register[11].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~128 (
// Equation(s):
// \my_regfile|data_readRegA[3]~128_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[3].df|q~q  & ((\my_regfile|register[12].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~128 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[3]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N9
dffeas \my_regfile|register[14].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N3
dffeas \my_regfile|register[13].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~129 (
// Equation(s):
// \my_regfile|data_readRegA[3]~129_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[3].df|q~q  & ((\my_regfile|register[14].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d2|and6~combout )))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~129 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[3]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N27
dffeas \my_regfile|register[15].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N1
dffeas \my_regfile|register[16].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~130 (
// Equation(s):
// \my_regfile|data_readRegA[3]~130_combout  = (\my_regfile|register[15].df|dffe_array[3].df|q~q  & (((\my_regfile|register[16].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~130 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[3]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \my_regfile|register[9].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N25
dffeas \my_regfile|register[10].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~127 (
// Equation(s):
// \my_regfile|data_readRegA[3]~127_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[3].df|q~q  & ((\my_regfile|register[9].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~127 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[3]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~131 (
// Equation(s):
// \my_regfile|data_readRegA[3]~131_combout  = (\my_regfile|data_readRegA[3]~128_combout  & (\my_regfile|data_readRegA[3]~129_combout  & (\my_regfile|data_readRegA[3]~130_combout  & \my_regfile|data_readRegA[3]~127_combout )))

	.dataa(\my_regfile|data_readRegA[3]~128_combout ),
	.datab(\my_regfile|data_readRegA[3]~129_combout ),
	.datac(\my_regfile|data_readRegA[3]~130_combout ),
	.datad(\my_regfile|data_readRegA[3]~127_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~131 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N7
dffeas \my_regfile|register[30].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N29
dffeas \my_regfile|register[31].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~140 (
// Equation(s):
// \my_regfile|data_readRegA[3]~140_combout  = (\my_regfile|register[30].df|dffe_array[3].df|q~q  & (((\my_regfile|register[31].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~140 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[3]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N3
dffeas \my_regfile|register[29].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~139 (
// Equation(s):
// \my_regfile|data_readRegA[3]~139_combout  = (((\my_regfile|register[29].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and1~2_combout )

	.dataa(\my_regfile|d0|d0|and1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[29].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~139 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[3]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N25
dffeas \my_regfile|register[28].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N7
dffeas \my_regfile|register[27].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~138 (
// Equation(s):
// \my_regfile|data_readRegA[3]~138_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[3].df|q~q  & ((\my_regfile|register[28].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d4|and4~combout )))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~138 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[3]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N29
dffeas \my_regfile|register[26].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \my_regfile|register[25].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~137 (
// Equation(s):
// \my_regfile|data_readRegA[3]~137_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[3].df|q~q  & ((\my_regfile|register[25].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~137 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~141 (
// Equation(s):
// \my_regfile|data_readRegA[3]~141_combout  = (\my_regfile|data_readRegA[3]~140_combout  & (\my_regfile|data_readRegA[3]~139_combout  & (\my_regfile|data_readRegA[3]~138_combout  & \my_regfile|data_readRegA[3]~137_combout )))

	.dataa(\my_regfile|data_readRegA[3]~140_combout ),
	.datab(\my_regfile|data_readRegA[3]~139_combout ),
	.datac(\my_regfile|data_readRegA[3]~138_combout ),
	.datad(\my_regfile|data_readRegA[3]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~141 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~142 (
// Equation(s):
// \my_regfile|data_readRegA[3]~142_combout  = (\my_regfile|data_readRegA[3]~126_combout  & (\my_regfile|data_readRegA[3]~136_combout  & (\my_regfile|data_readRegA[3]~131_combout  & \my_regfile|data_readRegA[3]~141_combout )))

	.dataa(\my_regfile|data_readRegA[3]~126_combout ),
	.datab(\my_regfile|data_readRegA[3]~136_combout ),
	.datac(\my_regfile|data_readRegA[3]~131_combout ),
	.datad(\my_regfile|data_readRegA[3]~141_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~142 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \my_processor|my_alu|Add0~8 (
// Equation(s):
// \my_processor|my_alu|Add0~8_combout  = (\my_regfile|data_readRegA[4]~164_combout  & (\my_processor|my_alu|Add0~7  $ (GND))) # (!\my_regfile|data_readRegA[4]~164_combout  & (!\my_processor|my_alu|Add0~7  & VCC))
// \my_processor|my_alu|Add0~9  = CARRY((\my_regfile|data_readRegA[4]~164_combout  & !\my_processor|my_alu|Add0~7 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[4]~164_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~7 ),
	.combout(\my_processor|my_alu|Add0~8_combout ),
	.cout(\my_processor|my_alu|Add0~9 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~8 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N8
cycloneive_lcell_comb \my_processor|data_writeReg[5]~65 (
// Equation(s):
// \my_processor|data_writeReg[5]~65_combout  = (!\my_processor|alu_opcode[2]~6_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|alu_opcode[2]~6_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~65 .lut_mask = 16'h2320;
defparam \my_processor|data_writeReg[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \my_processor|data_writeReg[5]~66 (
// Equation(s):
// \my_processor|data_writeReg[5]~66_combout  = (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[5]~65_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\my_processor|data_writeReg[5]~65_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~66 .lut_mask = 16'h2233;
defparam \my_processor|data_writeReg[5]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \my_processor|my_alu|Add1~8 (
// Equation(s):
// \my_processor|my_alu|Add1~8_combout  = (\my_regfile|data_readRegA[4]~164_combout  & ((GND) # (!\my_processor|my_alu|Add1~7 ))) # (!\my_regfile|data_readRegA[4]~164_combout  & (\my_processor|my_alu|Add1~7  $ (GND)))
// \my_processor|my_alu|Add1~9  = CARRY((\my_regfile|data_readRegA[4]~164_combout ) # (!\my_processor|my_alu|Add1~7 ))

	.dataa(\my_regfile|data_readRegA[4]~164_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~7 ),
	.combout(\my_processor|my_alu|Add1~8_combout ),
	.cout(\my_processor|my_alu|Add1~9 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~8 .lut_mask = 16'h5AAF;
defparam \my_processor|my_alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \my_processor|data_writeReg[4]~67 (
// Equation(s):
// \my_processor|data_writeReg[4]~67_combout  = (\my_processor|alu_opcode[0]~9_combout  & \my_regfile|data_readRegA[4]~164_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|alu_opcode[0]~9_combout ),
	.datad(\my_regfile|data_readRegA[4]~164_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~67 .lut_mask = 16'hF000;
defparam \my_processor|data_writeReg[4]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \my_processor|data_writeReg[4]~68 (
// Equation(s):
// \my_processor|data_writeReg[4]~68_combout  = (\my_processor|data_writeReg[5]~65_combout  & (((\my_processor|data_writeReg[4]~67_combout )) # (!\my_processor|alu_opcode[2]~8_combout ))) # (!\my_processor|data_writeReg[5]~65_combout  & 
// (\my_processor|alu_opcode[2]~8_combout  & (\my_processor|my_alu|Add1~8_combout )))

	.dataa(\my_processor|data_writeReg[5]~65_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|my_alu|Add1~8_combout ),
	.datad(\my_processor|data_writeReg[4]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~68 .lut_mask = 16'hEA62;
defparam \my_processor|data_writeReg[4]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~30 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~28_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~29_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~29_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~30 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~7 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[7]~228_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[6]~207_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[7]~228_combout ),
	.datad(\my_regfile|data_readRegA[6]~207_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~7 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~9 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~9_combout  = (\my_processor|my_alu|ShiftRight0~7_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~8_combout ))

	.dataa(\my_processor|my_alu|ShiftRight0~7_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|my_alu|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~9 .lut_mask = 16'hAFAA;
defparam \my_processor|my_alu|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \my_processor|data_writeReg[4]~63 (
// Equation(s):
// \my_processor|data_writeReg[4]~63_combout  = (\my_processor|data_writeReg[0]~33_combout  & ((\my_processor|data_writeReg[5]~62_combout  & (\my_processor|my_alu|ShiftRight0~30_combout )) # (!\my_processor|data_writeReg[5]~62_combout  & 
// ((\my_processor|my_alu|ShiftRight0~9_combout ))))) # (!\my_processor|data_writeReg[0]~33_combout  & (((\my_processor|data_writeReg[5]~62_combout ))))

	.dataa(\my_processor|data_writeReg[0]~33_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~30_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~9_combout ),
	.datad(\my_processor|data_writeReg[5]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~63 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[4]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \my_processor|data_writeReg[4]~64 (
// Equation(s):
// \my_processor|data_writeReg[4]~64_combout  = (\my_processor|data_writeReg[0]~33_combout  & (((\my_processor|data_writeReg[4]~63_combout )))) # (!\my_processor|data_writeReg[0]~33_combout  & ((\my_processor|data_writeReg[4]~63_combout  & 
// ((\my_processor|my_alu|ShiftRight0~85_combout ))) # (!\my_processor|data_writeReg[4]~63_combout  & (\my_processor|my_alu|ShiftRight0~82_combout ))))

	.dataa(\my_processor|data_writeReg[0]~33_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~82_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~85_combout ),
	.datad(\my_processor|data_writeReg[4]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~64 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[4]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \my_processor|data_writeReg[4]~69 (
// Equation(s):
// \my_processor|data_writeReg[4]~69_combout  = (\my_processor|data_writeReg[5]~66_combout  & ((\my_processor|data_writeReg[4]~68_combout  & ((\my_processor|data_writeReg[4]~64_combout ))) # (!\my_processor|data_writeReg[4]~68_combout  & 
// (\my_processor|my_alu|ShiftLeft0~21_combout )))) # (!\my_processor|data_writeReg[5]~66_combout  & (((\my_processor|data_writeReg[4]~68_combout ))))

	.dataa(\my_processor|data_writeReg[5]~66_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~21_combout ),
	.datac(\my_processor|data_writeReg[4]~68_combout ),
	.datad(\my_processor|data_writeReg[4]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~69 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[4]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \my_processor|data_writeReg[4]~70 (
// Equation(s):
// \my_processor|data_writeReg[4]~70_combout  = (\my_processor|data_writeReg[0]~26_combout  & ((\my_processor|data_writeReg[3]~231_combout  & (\my_processor|my_alu|Add0~8_combout )) # (!\my_processor|data_writeReg[3]~231_combout  & 
// ((\my_processor|data_writeReg[4]~69_combout )))))

	.dataa(\my_processor|data_writeReg[3]~231_combout ),
	.datab(\my_processor|data_writeReg[0]~26_combout ),
	.datac(\my_processor|my_alu|Add0~8_combout ),
	.datad(\my_processor|data_writeReg[4]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~70 .lut_mask = 16'hC480;
defparam \my_processor|data_writeReg[4]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N23
dffeas \my_regfile|register[13].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N29
dffeas \my_regfile|register[14].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~151 (
// Equation(s):
// \my_regfile|data_readRegA[4]~151_combout  = (\my_regfile|register[13].df|dffe_array[4].df|q~q  & (((\my_regfile|register[14].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~151 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[4]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N23
dffeas \my_regfile|register[11].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N17
dffeas \my_regfile|register[12].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~150 (
// Equation(s):
// \my_regfile|data_readRegA[4]~150_combout  = (\my_regfile|register[11].df|dffe_array[4].df|q~q  & (((\my_regfile|register[12].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~150 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[4]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N5
dffeas \my_regfile|register[16].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N11
dffeas \my_regfile|register[15].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~152 (
// Equation(s):
// \my_regfile|data_readRegA[4]~152_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[4].df|q~q  & ((\my_regfile|register[16].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~152 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[4]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N11
dffeas \my_regfile|register[9].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N29
dffeas \my_regfile|register[10].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~149 (
// Equation(s):
// \my_regfile|data_readRegA[4]~149_combout  = (\my_regfile|register[9].df|dffe_array[4].df|q~q  & (((\my_regfile|register[10].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~149 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[4]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~153 (
// Equation(s):
// \my_regfile|data_readRegA[4]~153_combout  = (\my_regfile|data_readRegA[4]~151_combout  & (\my_regfile|data_readRegA[4]~150_combout  & (\my_regfile|data_readRegA[4]~152_combout  & \my_regfile|data_readRegA[4]~149_combout )))

	.dataa(\my_regfile|data_readRegA[4]~151_combout ),
	.datab(\my_regfile|data_readRegA[4]~150_combout ),
	.datac(\my_regfile|data_readRegA[4]~152_combout ),
	.datad(\my_regfile|data_readRegA[4]~149_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~153 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N23
dffeas \my_regfile|register[7].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \my_regfile|register[8].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~147 (
// Equation(s):
// \my_regfile|data_readRegA[4]~147_combout  = (\my_regfile|register[7].df|dffe_array[4].df|q~q  & (((\my_regfile|register[8].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~147 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[4]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N3
dffeas \my_regfile|register[1].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \my_regfile|register[2].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~143 (
// Equation(s):
// \my_regfile|data_readRegA[4]~143_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[4].df|q~q  & ((\my_regfile|register[2].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~143 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[4]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N23
dffeas \my_regfile|register[3].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N19
dffeas \my_regfile|register[4].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~144 (
// Equation(s):
// \my_regfile|data_readRegA[4]~144_combout  = (((\my_regfile|d0|d0|and0~combout ) # (\my_regfile|register[4].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|d0|d0|and0~combout ),
	.datad(\my_regfile|register[4].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~144 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[4]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~145 (
// Equation(s):
// \my_regfile|data_readRegA[4]~145_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[4]~144_combout  & ((\my_regfile|register[3].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|d0|d1|and0~combout ),
	.datad(\my_regfile|data_readRegA[4]~144_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~145 .lut_mask = 16'h0B00;
defparam \my_regfile|data_readRegA[4]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N11
dffeas \my_regfile|register[5].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[4].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[4].df|q~feeder_combout  = \my_processor|data_writeReg[4]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[4].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[4].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[4].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N5
dffeas \my_regfile|register[6].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[4].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~146 (
// Equation(s):
// \my_regfile|data_readRegA[4]~146_combout  = (\my_regfile|register[5].df|dffe_array[4].df|q~q  & ((\my_regfile|register[6].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|register[6].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|d0|d1|and6~combout ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~146 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[4]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~148 (
// Equation(s):
// \my_regfile|data_readRegA[4]~148_combout  = (\my_regfile|data_readRegA[4]~147_combout  & (\my_regfile|data_readRegA[4]~143_combout  & (\my_regfile|data_readRegA[4]~145_combout  & \my_regfile|data_readRegA[4]~146_combout )))

	.dataa(\my_regfile|data_readRegA[4]~147_combout ),
	.datab(\my_regfile|data_readRegA[4]~143_combout ),
	.datac(\my_regfile|data_readRegA[4]~145_combout ),
	.datad(\my_regfile|data_readRegA[4]~146_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~148 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N11
dffeas \my_regfile|register[19].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N25
dffeas \my_regfile|register[20].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~155 (
// Equation(s):
// \my_regfile|data_readRegA[4]~155_combout  = (\my_regfile|register[19].df|dffe_array[4].df|q~q  & (((\my_regfile|register[20].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~155 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[4]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N27
dffeas \my_regfile|register[21].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N17
dffeas \my_regfile|register[22].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~156 (
// Equation(s):
// \my_regfile|data_readRegA[4]~156_combout  = (\my_regfile|register[21].df|dffe_array[4].df|q~q  & (((\my_regfile|register[22].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~156 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[4]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N25
dffeas \my_regfile|register[17].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \my_regfile|register[18].df|dffe_array[4].df|q~feeder (
// Equation(s):
// \my_regfile|register[18].df|dffe_array[4].df|q~feeder_combout  = \my_processor|data_writeReg[4]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[18].df|dffe_array[4].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[4].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[18].df|dffe_array[4].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N19
dffeas \my_regfile|register[18].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].df|dffe_array[4].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~154 (
// Equation(s):
// \my_regfile|data_readRegA[4]~154_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[4].df|q~q  & ((\my_regfile|register[17].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|d0|d3|and1~combout ),
	.datad(\my_regfile|register[18].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~154 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[4]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N31
dffeas \my_regfile|register[23].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N5
dffeas \my_regfile|register[24].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~157 (
// Equation(s):
// \my_regfile|data_readRegA[4]~157_combout  = (\my_regfile|register[23].df|dffe_array[4].df|q~q  & (((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~157 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[4]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~158 (
// Equation(s):
// \my_regfile|data_readRegA[4]~158_combout  = (\my_regfile|data_readRegA[4]~155_combout  & (\my_regfile|data_readRegA[4]~156_combout  & (\my_regfile|data_readRegA[4]~154_combout  & \my_regfile|data_readRegA[4]~157_combout )))

	.dataa(\my_regfile|data_readRegA[4]~155_combout ),
	.datab(\my_regfile|data_readRegA[4]~156_combout ),
	.datac(\my_regfile|data_readRegA[4]~154_combout ),
	.datad(\my_regfile|data_readRegA[4]~157_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~158 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N11
dffeas \my_regfile|register[25].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N13
dffeas \my_regfile|register[26].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~159 (
// Equation(s):
// \my_regfile|data_readRegA[4]~159_combout  = (\my_regfile|register[25].df|dffe_array[4].df|q~q  & (((\my_regfile|register[26].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~159 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[4]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \my_regfile|register[29].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~161 (
// Equation(s):
// \my_regfile|data_readRegA[4]~161_combout  = (((\my_regfile|register[29].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|d0|d2|and5~0_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~161 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[4]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N9
dffeas \my_regfile|register[31].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[4]~70_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N7
dffeas \my_regfile|register[30].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~162 (
// Equation(s):
// \my_regfile|data_readRegA[4]~162_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[4].df|q~q  & ((\my_regfile|register[31].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~162 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[4]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N11
dffeas \my_regfile|register[27].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N5
dffeas \my_regfile|register[28].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~160 (
// Equation(s):
// \my_regfile|data_readRegA[4]~160_combout  = (\my_regfile|register[27].df|dffe_array[4].df|q~q  & (((\my_regfile|register[28].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~160 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[4]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~163 (
// Equation(s):
// \my_regfile|data_readRegA[4]~163_combout  = (\my_regfile|data_readRegA[4]~159_combout  & (\my_regfile|data_readRegA[4]~161_combout  & (\my_regfile|data_readRegA[4]~162_combout  & \my_regfile|data_readRegA[4]~160_combout )))

	.dataa(\my_regfile|data_readRegA[4]~159_combout ),
	.datab(\my_regfile|data_readRegA[4]~161_combout ),
	.datac(\my_regfile|data_readRegA[4]~162_combout ),
	.datad(\my_regfile|data_readRegA[4]~160_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~163 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~164 (
// Equation(s):
// \my_regfile|data_readRegA[4]~164_combout  = (\my_regfile|data_readRegA[4]~153_combout  & (\my_regfile|data_readRegA[4]~148_combout  & (\my_regfile|data_readRegA[4]~158_combout  & \my_regfile|data_readRegA[4]~163_combout )))

	.dataa(\my_regfile|data_readRegA[4]~153_combout ),
	.datab(\my_regfile|data_readRegA[4]~148_combout ),
	.datac(\my_regfile|data_readRegA[4]~158_combout ),
	.datad(\my_regfile|data_readRegA[4]~163_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~164 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \my_processor|my_alu|Add0~10 (
// Equation(s):
// \my_processor|my_alu|Add0~10_combout  = (\my_regfile|data_readRegA[5]~185_combout  & (!\my_processor|my_alu|Add0~9 )) # (!\my_regfile|data_readRegA[5]~185_combout  & ((\my_processor|my_alu|Add0~9 ) # (GND)))
// \my_processor|my_alu|Add0~11  = CARRY((!\my_processor|my_alu|Add0~9 ) # (!\my_regfile|data_readRegA[5]~185_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[5]~185_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~9 ),
	.combout(\my_processor|my_alu|Add0~10_combout ),
	.cout(\my_processor|my_alu|Add0~11 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~10 .lut_mask = 16'h3C3F;
defparam \my_processor|my_alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~45 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[8]~249_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[7]~228_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[7]~228_combout ),
	.datad(\my_regfile|data_readRegA[8]~249_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~45 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~47 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~47_combout  = (\my_processor|my_alu|ShiftRight0~45_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~46_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~46_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~47 .lut_mask = 16'hFF50;
defparam \my_processor|my_alu|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \my_processor|data_writeReg[5]~71 (
// Equation(s):
// \my_processor|data_writeReg[5]~71_combout  = (\my_processor|data_writeReg[5]~62_combout  & (!\my_processor|data_writeReg[0]~33_combout )) # (!\my_processor|data_writeReg[5]~62_combout  & ((\my_processor|data_writeReg[0]~33_combout  & 
// (\my_processor|my_alu|ShiftRight0~47_combout )) # (!\my_processor|data_writeReg[0]~33_combout  & ((\my_processor|my_alu|ShiftRight0~86_combout )))))

	.dataa(\my_processor|data_writeReg[5]~62_combout ),
	.datab(\my_processor|data_writeReg[0]~33_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~47_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~71 .lut_mask = 16'h7362;
defparam \my_processor|data_writeReg[5]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \my_processor|data_writeReg[5]~72 (
// Equation(s):
// \my_processor|data_writeReg[5]~72_combout  = (\my_processor|data_writeReg[5]~62_combout  & ((\my_processor|data_writeReg[5]~71_combout  & (\my_processor|my_alu|ShiftRight0~89_combout )) # (!\my_processor|data_writeReg[5]~71_combout  & 
// ((\my_processor|my_alu|ShiftRight0~51_combout ))))) # (!\my_processor|data_writeReg[5]~62_combout  & (\my_processor|data_writeReg[5]~71_combout ))

	.dataa(\my_processor|data_writeReg[5]~62_combout ),
	.datab(\my_processor|data_writeReg[5]~71_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~89_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~72 .lut_mask = 16'hE6C4;
defparam \my_processor|data_writeReg[5]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \my_processor|data_writeReg[5]~73 (
// Equation(s):
// \my_processor|data_writeReg[5]~73_combout  = (\my_processor|alu_opcode[0]~9_combout  & \my_regfile|data_readRegA[5]~185_combout )

	.dataa(gnd),
	.datab(\my_processor|alu_opcode[0]~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[5]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~73 .lut_mask = 16'hCC00;
defparam \my_processor|data_writeReg[5]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \my_processor|my_alu|Add1~10 (
// Equation(s):
// \my_processor|my_alu|Add1~10_combout  = (\my_regfile|data_readRegA[5]~185_combout  & (\my_processor|my_alu|Add1~9  & VCC)) # (!\my_regfile|data_readRegA[5]~185_combout  & (!\my_processor|my_alu|Add1~9 ))
// \my_processor|my_alu|Add1~11  = CARRY((!\my_regfile|data_readRegA[5]~185_combout  & !\my_processor|my_alu|Add1~9 ))

	.dataa(\my_regfile|data_readRegA[5]~185_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~9 ),
	.combout(\my_processor|my_alu|Add1~10_combout ),
	.cout(\my_processor|my_alu|Add1~11 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~10 .lut_mask = 16'hA505;
defparam \my_processor|my_alu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \my_processor|data_writeReg[5]~74 (
// Equation(s):
// \my_processor|data_writeReg[5]~74_combout  = (\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[5]~65_combout  & (\my_processor|data_writeReg[5]~73_combout )) # (!\my_processor|data_writeReg[5]~65_combout  & 
// ((\my_processor|my_alu|Add1~10_combout ))))) # (!\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[5]~65_combout ))))

	.dataa(\my_processor|data_writeReg[5]~73_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|data_writeReg[5]~65_combout ),
	.datad(\my_processor|my_alu|Add1~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~74 .lut_mask = 16'hBCB0;
defparam \my_processor|data_writeReg[5]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \my_processor|data_writeReg[5]~75 (
// Equation(s):
// \my_processor|data_writeReg[5]~75_combout  = (\my_processor|data_writeReg[5]~66_combout  & ((\my_processor|data_writeReg[5]~74_combout  & ((\my_processor|data_writeReg[5]~72_combout ))) # (!\my_processor|data_writeReg[5]~74_combout  & 
// (\my_processor|my_alu|ShiftLeft0~26_combout )))) # (!\my_processor|data_writeReg[5]~66_combout  & (((\my_processor|data_writeReg[5]~74_combout ))))

	.dataa(\my_processor|data_writeReg[5]~66_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~26_combout ),
	.datac(\my_processor|data_writeReg[5]~72_combout ),
	.datad(\my_processor|data_writeReg[5]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~75 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[5]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \my_processor|data_writeReg[5]~77 (
// Equation(s):
// \my_processor|data_writeReg[5]~77_combout  = (\my_processor|data_writeReg[5]~76_combout  & ((\my_processor|data_writeReg[5]~75_combout ) # ((\my_processor|data_writeReg[5]~232_combout  & \my_processor|my_alu|Add0~10_combout )))) # 
// (!\my_processor|data_writeReg[5]~76_combout  & (\my_processor|data_writeReg[5]~232_combout  & (\my_processor|my_alu|Add0~10_combout )))

	.dataa(\my_processor|data_writeReg[5]~76_combout ),
	.datab(\my_processor|data_writeReg[5]~232_combout ),
	.datac(\my_processor|my_alu|Add0~10_combout ),
	.datad(\my_processor|data_writeReg[5]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~77 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[5]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~77_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N27
dffeas \my_regfile|register[19].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \my_regfile|register[20].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[20].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~77_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N25
dffeas \my_regfile|register[20].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~177 (
// Equation(s):
// \my_regfile|data_readRegA[5]~177_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[5].df|q~q  & ((\my_regfile|register[19].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~177 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N15
dffeas \my_regfile|register[23].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N1
dffeas \my_regfile|register[24].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~179 (
// Equation(s):
// \my_regfile|data_readRegA[5]~179_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[5].df|q~q  & ((\my_regfile|register[23].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~179 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[5]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N15
dffeas \my_regfile|register[17].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N13
dffeas \my_regfile|register[18].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~176 (
// Equation(s):
// \my_regfile|data_readRegA[5]~176_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[5].df|q~q  & ((\my_regfile|register[18].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~176 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[5]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N23
dffeas \my_regfile|register[21].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N1
dffeas \my_regfile|register[22].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~178 (
// Equation(s):
// \my_regfile|data_readRegA[5]~178_combout  = (\my_regfile|register[21].df|dffe_array[5].df|q~q  & (((\my_regfile|register[22].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~178 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[5]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~180 (
// Equation(s):
// \my_regfile|data_readRegA[5]~180_combout  = (\my_regfile|data_readRegA[5]~177_combout  & (\my_regfile|data_readRegA[5]~179_combout  & (\my_regfile|data_readRegA[5]~176_combout  & \my_regfile|data_readRegA[5]~178_combout )))

	.dataa(\my_regfile|data_readRegA[5]~177_combout ),
	.datab(\my_regfile|data_readRegA[5]~179_combout ),
	.datac(\my_regfile|data_readRegA[5]~176_combout ),
	.datad(\my_regfile|data_readRegA[5]~178_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~180 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \my_regfile|register[30].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[5]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \my_regfile|register[31].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~183 (
// Equation(s):
// \my_regfile|data_readRegA[5]~183_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[5].df|q~q  & ((\my_regfile|register[30].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~183 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[5]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \my_regfile|register[25].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N23
dffeas \my_regfile|register[26].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~181 (
// Equation(s):
// \my_regfile|data_readRegA[5]~181_combout  = (\my_regfile|register[25].df|dffe_array[5].df|q~q  & (((\my_regfile|register[26].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~181 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[5]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N1
dffeas \my_regfile|register[28].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N3
dffeas \my_regfile|register[27].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~182 (
// Equation(s):
// \my_regfile|data_readRegA[5]~182_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[5].df|q~q  & ((\my_regfile|register[28].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d4|and4~combout )))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|d0|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~182 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[5].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[29].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \my_regfile|register[29].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~749 (
// Equation(s):
// \my_regfile|data_readRegA[5]~749_combout  = (((\my_regfile|register[29].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|d0|d2|and5~0_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~749_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~749 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[5]~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~184 (
// Equation(s):
// \my_regfile|data_readRegA[5]~184_combout  = (\my_regfile|data_readRegA[5]~183_combout  & (\my_regfile|data_readRegA[5]~181_combout  & (\my_regfile|data_readRegA[5]~182_combout  & \my_regfile|data_readRegA[5]~749_combout )))

	.dataa(\my_regfile|data_readRegA[5]~183_combout ),
	.datab(\my_regfile|data_readRegA[5]~181_combout ),
	.datac(\my_regfile|data_readRegA[5]~182_combout ),
	.datad(\my_regfile|data_readRegA[5]~749_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~184 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N11
dffeas \my_regfile|register[7].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N5
dffeas \my_regfile|register[8].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~169 (
// Equation(s):
// \my_regfile|data_readRegA[5]~169_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[5].df|q~q  & ((\my_regfile|register[7].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~169 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N3
dffeas \my_regfile|register[5].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N1
dffeas \my_regfile|register[6].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~168 (
// Equation(s):
// \my_regfile|data_readRegA[5]~168_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[5].df|q~q  & ((\my_regfile|register[6].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~168 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[5]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N5
dffeas \my_regfile|register[3].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N9
dffeas \my_regfile|register[4].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~166 (
// Equation(s):
// \my_regfile|data_readRegA[5]~166_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~166 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[5]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~167 (
// Equation(s):
// \my_regfile|data_readRegA[5]~167_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[5]~166_combout  & ((\my_regfile|register[3].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|d0|d1|and3~combout ),
	.datad(\my_regfile|data_readRegA[5]~166_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~167 .lut_mask = 16'h4500;
defparam \my_regfile|data_readRegA[5]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N7
dffeas \my_regfile|register[1].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N21
dffeas \my_regfile|register[2].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~165 (
// Equation(s):
// \my_regfile|data_readRegA[5]~165_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[5].df|q~q  & ((\my_regfile|register[2].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~165 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[5]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~170 (
// Equation(s):
// \my_regfile|data_readRegA[5]~170_combout  = (\my_regfile|data_readRegA[5]~169_combout  & (\my_regfile|data_readRegA[5]~168_combout  & (\my_regfile|data_readRegA[5]~167_combout  & \my_regfile|data_readRegA[5]~165_combout )))

	.dataa(\my_regfile|data_readRegA[5]~169_combout ),
	.datab(\my_regfile|data_readRegA[5]~168_combout ),
	.datac(\my_regfile|data_readRegA[5]~167_combout ),
	.datad(\my_regfile|data_readRegA[5]~165_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~170 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N31
dffeas \my_regfile|register[16].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N25
dffeas \my_regfile|register[15].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~174 (
// Equation(s):
// \my_regfile|data_readRegA[5]~174_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[5].df|q~q  & ((\my_regfile|register[15].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~174 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[5]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N29
dffeas \my_regfile|register[14].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N19
dffeas \my_regfile|register[13].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~173 (
// Equation(s):
// \my_regfile|data_readRegA[5]~173_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[5].df|q~q  & ((\my_regfile|register[13].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~173 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[5]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \my_regfile|register[9].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N9
dffeas \my_regfile|register[10].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~171 (
// Equation(s):
// \my_regfile|data_readRegA[5]~171_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[5].df|q~q  & ((\my_regfile|register[9].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~171 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[5]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N29
dffeas \my_regfile|register[12].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N3
dffeas \my_regfile|register[11].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~172 (
// Equation(s):
// \my_regfile|data_readRegA[5]~172_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[5].df|q~q  & ((\my_regfile|register[12].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~172 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~175 (
// Equation(s):
// \my_regfile|data_readRegA[5]~175_combout  = (\my_regfile|data_readRegA[5]~174_combout  & (\my_regfile|data_readRegA[5]~173_combout  & (\my_regfile|data_readRegA[5]~171_combout  & \my_regfile|data_readRegA[5]~172_combout )))

	.dataa(\my_regfile|data_readRegA[5]~174_combout ),
	.datab(\my_regfile|data_readRegA[5]~173_combout ),
	.datac(\my_regfile|data_readRegA[5]~171_combout ),
	.datad(\my_regfile|data_readRegA[5]~172_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~175 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~185 (
// Equation(s):
// \my_regfile|data_readRegA[5]~185_combout  = (\my_regfile|data_readRegA[5]~180_combout  & (\my_regfile|data_readRegA[5]~184_combout  & (\my_regfile|data_readRegA[5]~170_combout  & \my_regfile|data_readRegA[5]~175_combout )))

	.dataa(\my_regfile|data_readRegA[5]~180_combout ),
	.datab(\my_regfile|data_readRegA[5]~184_combout ),
	.datac(\my_regfile|data_readRegA[5]~170_combout ),
	.datad(\my_regfile|data_readRegA[5]~175_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~185 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \my_processor|my_alu|Add0~12 (
// Equation(s):
// \my_processor|my_alu|Add0~12_combout  = (\my_regfile|data_readRegA[6]~207_combout  & (\my_processor|my_alu|Add0~11  $ (GND))) # (!\my_regfile|data_readRegA[6]~207_combout  & (!\my_processor|my_alu|Add0~11  & VCC))
// \my_processor|my_alu|Add0~13  = CARRY((\my_regfile|data_readRegA[6]~207_combout  & !\my_processor|my_alu|Add0~11 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[6]~207_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~11 ),
	.combout(\my_processor|my_alu|Add0~12_combout ),
	.cout(\my_processor|my_alu|Add0~13 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~12 .lut_mask = 16'hC30C;
defparam \my_processor|my_alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \my_processor|data_writeReg[6]~78 (
// Equation(s):
// \my_processor|data_writeReg[6]~78_combout  = (\my_processor|data_writeReg[0]~33_combout  & ((\my_processor|data_writeReg[5]~62_combout  & ((\my_processor|my_alu|ShiftRight0~69_combout ))) # (!\my_processor|data_writeReg[5]~62_combout  & 
// (\my_processor|my_alu|ShiftRight0~65_combout )))) # (!\my_processor|data_writeReg[0]~33_combout  & (\my_processor|data_writeReg[5]~62_combout ))

	.dataa(\my_processor|data_writeReg[0]~33_combout ),
	.datab(\my_processor|data_writeReg[5]~62_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~65_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~78 .lut_mask = 16'hEC64;
defparam \my_processor|data_writeReg[6]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \my_processor|data_writeReg[6]~79 (
// Equation(s):
// \my_processor|data_writeReg[6]~79_combout  = (\my_processor|data_writeReg[0]~33_combout  & (\my_processor|data_writeReg[6]~78_combout )) # (!\my_processor|data_writeReg[0]~33_combout  & ((\my_processor|data_writeReg[6]~78_combout  & 
// (\my_processor|my_alu|ShiftRight0~93_combout )) # (!\my_processor|data_writeReg[6]~78_combout  & ((\my_processor|my_alu|ShiftRight0~90_combout )))))

	.dataa(\my_processor|data_writeReg[0]~33_combout ),
	.datab(\my_processor|data_writeReg[6]~78_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~93_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~79 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[6]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \my_processor|data_writeReg[6]~80 (
// Equation(s):
// \my_processor|data_writeReg[6]~80_combout  = (\my_processor|alu_opcode[0]~9_combout  & \my_regfile|data_readRegA[6]~207_combout )

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[6]~207_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~80 .lut_mask = 16'hAA00;
defparam \my_processor|data_writeReg[6]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \my_processor|my_alu|Add1~12 (
// Equation(s):
// \my_processor|my_alu|Add1~12_combout  = (\my_regfile|data_readRegA[6]~207_combout  & ((GND) # (!\my_processor|my_alu|Add1~11 ))) # (!\my_regfile|data_readRegA[6]~207_combout  & (\my_processor|my_alu|Add1~11  $ (GND)))
// \my_processor|my_alu|Add1~13  = CARRY((\my_regfile|data_readRegA[6]~207_combout ) # (!\my_processor|my_alu|Add1~11 ))

	.dataa(\my_regfile|data_readRegA[6]~207_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~11 ),
	.combout(\my_processor|my_alu|Add1~12_combout ),
	.cout(\my_processor|my_alu|Add1~13 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~12 .lut_mask = 16'h5AAF;
defparam \my_processor|my_alu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \my_processor|data_writeReg[6]~81 (
// Equation(s):
// \my_processor|data_writeReg[6]~81_combout  = (\my_processor|data_writeReg[5]~65_combout  & (((\my_processor|data_writeReg[6]~80_combout )) # (!\my_processor|alu_opcode[2]~8_combout ))) # (!\my_processor|data_writeReg[5]~65_combout  & 
// (\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|my_alu|Add1~12_combout ))))

	.dataa(\my_processor|data_writeReg[5]~65_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|data_writeReg[6]~80_combout ),
	.datad(\my_processor|my_alu|Add1~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~81 .lut_mask = 16'hE6A2;
defparam \my_processor|data_writeReg[6]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \my_processor|data_writeReg[6]~82 (
// Equation(s):
// \my_processor|data_writeReg[6]~82_combout  = (\my_processor|data_writeReg[5]~66_combout  & ((\my_processor|data_writeReg[6]~81_combout  & ((\my_processor|data_writeReg[6]~79_combout ))) # (!\my_processor|data_writeReg[6]~81_combout  & 
// (\my_processor|my_alu|ShiftLeft0~30_combout )))) # (!\my_processor|data_writeReg[5]~66_combout  & (((\my_processor|data_writeReg[6]~81_combout ))))

	.dataa(\my_processor|data_writeReg[5]~66_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.datac(\my_processor|data_writeReg[6]~79_combout ),
	.datad(\my_processor|data_writeReg[6]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~82 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[6]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \my_processor|data_writeReg[6]~83 (
// Equation(s):
// \my_processor|data_writeReg[6]~83_combout  = (\my_processor|data_writeReg[5]~76_combout  & ((\my_processor|data_writeReg[6]~82_combout ) # ((\my_processor|data_writeReg[5]~232_combout  & \my_processor|my_alu|Add0~12_combout )))) # 
// (!\my_processor|data_writeReg[5]~76_combout  & (\my_processor|data_writeReg[5]~232_combout  & (\my_processor|my_alu|Add0~12_combout )))

	.dataa(\my_processor|data_writeReg[5]~76_combout ),
	.datab(\my_processor|data_writeReg[5]~232_combout ),
	.datac(\my_processor|my_alu|Add0~12_combout ),
	.datad(\my_processor|data_writeReg[6]~82_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~83 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[6]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N31
dffeas \my_regfile|register[29].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~204 (
// Equation(s):
// \my_regfile|data_readRegA[6]~204_combout  = (((\my_regfile|register[29].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and1~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and1~2_combout )

	.dataa(\my_regfile|d0|d0|and1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[29].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~204 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[6]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[6].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[6].df|q~feeder_combout  = \my_processor|data_writeReg[6]~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~83_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[6].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[6].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].df|dffe_array[6].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N15
dffeas \my_regfile|register[25].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[6].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \my_regfile|register[26].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~202 (
// Equation(s):
// \my_regfile|data_readRegA[6]~202_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[6].df|q~q  & ((\my_regfile|register[25].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|d0|d4|and1~combout ),
	.datad(\my_regfile|register[26].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~202 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[6]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N25
dffeas \my_regfile|register[31].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N19
dffeas \my_regfile|register[30].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[6]~83_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~205 (
// Equation(s):
// \my_regfile|data_readRegA[6]~205_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[6].df|q~q  & ((\my_regfile|register[31].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~205 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N17
dffeas \my_regfile|register[27].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N7
dffeas \my_regfile|register[28].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~203 (
// Equation(s):
// \my_regfile|data_readRegA[6]~203_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[6].df|q~q  & ((\my_regfile|register[28].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~203 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[6]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~206 (
// Equation(s):
// \my_regfile|data_readRegA[6]~206_combout  = (\my_regfile|data_readRegA[6]~204_combout  & (\my_regfile|data_readRegA[6]~202_combout  & (\my_regfile|data_readRegA[6]~205_combout  & \my_regfile|data_readRegA[6]~203_combout )))

	.dataa(\my_regfile|data_readRegA[6]~204_combout ),
	.datab(\my_regfile|data_readRegA[6]~202_combout ),
	.datac(\my_regfile|data_readRegA[6]~205_combout ),
	.datad(\my_regfile|data_readRegA[6]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~206 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N5
dffeas \my_regfile|register[12].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N19
dffeas \my_regfile|register[11].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~193 (
// Equation(s):
// \my_regfile|data_readRegA[6]~193_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[6].df|q~q  & ((\my_regfile|register[12].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~193 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N15
dffeas \my_regfile|register[9].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N1
dffeas \my_regfile|register[10].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~192 (
// Equation(s):
// \my_regfile|data_readRegA[6]~192_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[6].df|q~q  & ((\my_regfile|register[10].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~192 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[6]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N21
dffeas \my_regfile|register[14].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N3
dffeas \my_regfile|register[13].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~194 (
// Equation(s):
// \my_regfile|data_readRegA[6]~194_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[6].df|q~q  & ((\my_regfile|register[13].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~194 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[6]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N9
dffeas \my_regfile|register[16].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N3
dffeas \my_regfile|register[15].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~195 (
// Equation(s):
// \my_regfile|data_readRegA[6]~195_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[6].df|q~q  & ((\my_regfile|register[16].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~195 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~196 (
// Equation(s):
// \my_regfile|data_readRegA[6]~196_combout  = (\my_regfile|data_readRegA[6]~193_combout  & (\my_regfile|data_readRegA[6]~192_combout  & (\my_regfile|data_readRegA[6]~194_combout  & \my_regfile|data_readRegA[6]~195_combout )))

	.dataa(\my_regfile|data_readRegA[6]~193_combout ),
	.datab(\my_regfile|data_readRegA[6]~192_combout ),
	.datac(\my_regfile|data_readRegA[6]~194_combout ),
	.datad(\my_regfile|data_readRegA[6]~195_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~196 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N3
dffeas \my_regfile|register[7].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \my_regfile|register[8].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~190 (
// Equation(s):
// \my_regfile|data_readRegA[6]~190_combout  = (\my_regfile|register[7].df|dffe_array[6].df|q~q  & (((\my_regfile|register[8].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~190 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[6]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N17
dffeas \my_regfile|register[2].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \my_regfile|register[1].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~186 (
// Equation(s):
// \my_regfile|data_readRegA[6]~186_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[6].df|q~q  & ((\my_regfile|register[2].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~186 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[6]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N7
dffeas \my_regfile|register[4].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~187 (
// Equation(s):
// \my_regfile|data_readRegA[6]~187_combout  = (((\my_regfile|d0|d0|and0~combout ) # (\my_regfile|register[4].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|d0|d0|and0~combout ),
	.datad(\my_regfile|register[4].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~187 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[6]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N31
dffeas \my_regfile|register[3].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~188 (
// Equation(s):
// \my_regfile|data_readRegA[6]~188_combout  = (\my_regfile|data_readRegA[6]~187_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[6]~187_combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~188 .lut_mask = 16'h00A2;
defparam \my_regfile|data_readRegA[6]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \my_regfile|register[6].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N11
dffeas \my_regfile|register[5].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~189 (
// Equation(s):
// \my_regfile|data_readRegA[6]~189_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[6].df|q~q  & ((\my_regfile|register[5].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~189 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[6]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~191 (
// Equation(s):
// \my_regfile|data_readRegA[6]~191_combout  = (\my_regfile|data_readRegA[6]~190_combout  & (\my_regfile|data_readRegA[6]~186_combout  & (\my_regfile|data_readRegA[6]~188_combout  & \my_regfile|data_readRegA[6]~189_combout )))

	.dataa(\my_regfile|data_readRegA[6]~190_combout ),
	.datab(\my_regfile|data_readRegA[6]~186_combout ),
	.datac(\my_regfile|data_readRegA[6]~188_combout ),
	.datad(\my_regfile|data_readRegA[6]~189_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~191 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N5
dffeas \my_regfile|register[18].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N11
dffeas \my_regfile|register[17].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~197 (
// Equation(s):
// \my_regfile|data_readRegA[6]~197_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[6].df|q~q  & ((\my_regfile|register[17].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~197 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[6]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[6].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[6].df|q~feeder_combout  = \my_processor|data_writeReg[6]~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~83_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[6].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[6].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[19].df|dffe_array[6].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N27
dffeas \my_regfile|register[19].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[6].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N21
dffeas \my_regfile|register[20].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~198 (
// Equation(s):
// \my_regfile|data_readRegA[6]~198_combout  = (\my_regfile|register[19].df|dffe_array[6].df|q~q  & ((\my_regfile|register[20].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|register[20].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|d0|d3|and3~combout ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~198 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[6]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N21
dffeas \my_regfile|register[24].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N11
dffeas \my_regfile|register[23].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~200 (
// Equation(s):
// \my_regfile|data_readRegA[6]~200_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[6].df|q~q  & ((\my_regfile|register[23].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d3|and7~combout )))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~200 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[6]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N25
dffeas \my_regfile|register[22].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N11
dffeas \my_regfile|register[21].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~199 (
// Equation(s):
// \my_regfile|data_readRegA[6]~199_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[6].df|q~q  & ((\my_regfile|register[21].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~199 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[6]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~201 (
// Equation(s):
// \my_regfile|data_readRegA[6]~201_combout  = (\my_regfile|data_readRegA[6]~197_combout  & (\my_regfile|data_readRegA[6]~198_combout  & (\my_regfile|data_readRegA[6]~200_combout  & \my_regfile|data_readRegA[6]~199_combout )))

	.dataa(\my_regfile|data_readRegA[6]~197_combout ),
	.datab(\my_regfile|data_readRegA[6]~198_combout ),
	.datac(\my_regfile|data_readRegA[6]~200_combout ),
	.datad(\my_regfile|data_readRegA[6]~199_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~201 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~207 (
// Equation(s):
// \my_regfile|data_readRegA[6]~207_combout  = (\my_regfile|data_readRegA[6]~206_combout  & (\my_regfile|data_readRegA[6]~196_combout  & (\my_regfile|data_readRegA[6]~191_combout  & \my_regfile|data_readRegA[6]~201_combout )))

	.dataa(\my_regfile|data_readRegA[6]~206_combout ),
	.datab(\my_regfile|data_readRegA[6]~196_combout ),
	.datac(\my_regfile|data_readRegA[6]~191_combout ),
	.datad(\my_regfile|data_readRegA[6]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~207 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \my_processor|data_writeReg[7]~86 (
// Equation(s):
// \my_processor|data_writeReg[7]~86_combout  = (\my_regfile|data_readRegA[7]~228_combout  & \my_processor|alu_opcode[0]~9_combout )

	.dataa(\my_regfile|data_readRegA[7]~228_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[0]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~86 .lut_mask = 16'hAA00;
defparam \my_processor|data_writeReg[7]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \my_processor|my_alu|Add1~14 (
// Equation(s):
// \my_processor|my_alu|Add1~14_combout  = (\my_regfile|data_readRegA[7]~228_combout  & (\my_processor|my_alu|Add1~13  & VCC)) # (!\my_regfile|data_readRegA[7]~228_combout  & (!\my_processor|my_alu|Add1~13 ))
// \my_processor|my_alu|Add1~15  = CARRY((!\my_regfile|data_readRegA[7]~228_combout  & !\my_processor|my_alu|Add1~13 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[7]~228_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~13 ),
	.combout(\my_processor|my_alu|Add1~14_combout ),
	.cout(\my_processor|my_alu|Add1~15 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~14 .lut_mask = 16'hC303;
defparam \my_processor|my_alu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneive_lcell_comb \my_processor|data_writeReg[7]~87 (
// Equation(s):
// \my_processor|data_writeReg[7]~87_combout  = (\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|data_writeReg[5]~65_combout  & (\my_processor|data_writeReg[7]~86_combout )) # (!\my_processor|data_writeReg[5]~65_combout  & 
// ((\my_processor|my_alu|Add1~14_combout ))))) # (!\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|data_writeReg[5]~65_combout ))))

	.dataa(\my_processor|data_writeReg[7]~86_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|data_writeReg[5]~65_combout ),
	.datad(\my_processor|my_alu|Add1~14_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~87 .lut_mask = 16'hBCB0;
defparam \my_processor|data_writeReg[7]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \my_processor|data_writeReg[7]~84 (
// Equation(s):
// \my_processor|data_writeReg[7]~84_combout  = (\my_processor|data_writeReg[5]~62_combout  & (!\my_processor|data_writeReg[0]~33_combout )) # (!\my_processor|data_writeReg[5]~62_combout  & ((\my_processor|data_writeReg[0]~33_combout  & 
// (\my_processor|my_alu|ShiftRight0~78_combout )) # (!\my_processor|data_writeReg[0]~33_combout  & ((\my_processor|my_alu|ShiftRight0~94_combout )))))

	.dataa(\my_processor|data_writeReg[5]~62_combout ),
	.datab(\my_processor|data_writeReg[0]~33_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~78_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~84 .lut_mask = 16'h7362;
defparam \my_processor|data_writeReg[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \my_processor|data_writeReg[7]~85 (
// Equation(s):
// \my_processor|data_writeReg[7]~85_combout  = (\my_processor|data_writeReg[5]~62_combout  & ((\my_processor|data_writeReg[7]~84_combout  & ((\my_processor|my_alu|ShiftRight0~96_combout ))) # (!\my_processor|data_writeReg[7]~84_combout  & 
// (\my_processor|my_alu|ShiftRight0~80_combout )))) # (!\my_processor|data_writeReg[5]~62_combout  & (((\my_processor|data_writeReg[7]~84_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~80_combout ),
	.datab(\my_processor|data_writeReg[5]~62_combout ),
	.datac(\my_processor|data_writeReg[7]~84_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~85 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[7]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \my_processor|data_writeReg[7]~88 (
// Equation(s):
// \my_processor|data_writeReg[7]~88_combout  = (\my_processor|data_writeReg[7]~87_combout  & (((\my_processor|data_writeReg[7]~85_combout )) # (!\my_processor|data_writeReg[5]~66_combout ))) # (!\my_processor|data_writeReg[7]~87_combout  & 
// (\my_processor|data_writeReg[5]~66_combout  & (\my_processor|my_alu|ShiftLeft0~35_combout )))

	.dataa(\my_processor|data_writeReg[7]~87_combout ),
	.datab(\my_processor|data_writeReg[5]~66_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~35_combout ),
	.datad(\my_processor|data_writeReg[7]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~88 .lut_mask = 16'hEA62;
defparam \my_processor|data_writeReg[7]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \my_processor|data_writeReg[7]~89 (
// Equation(s):
// \my_processor|data_writeReg[7]~89_combout  = (\my_processor|data_writeReg[5]~76_combout  & ((\my_processor|data_writeReg[7]~88_combout ) # ((\my_processor|my_alu|Add0~14_combout  & \my_processor|data_writeReg[5]~232_combout )))) # 
// (!\my_processor|data_writeReg[5]~76_combout  & (\my_processor|my_alu|Add0~14_combout  & (\my_processor|data_writeReg[5]~232_combout )))

	.dataa(\my_processor|data_writeReg[5]~76_combout ),
	.datab(\my_processor|my_alu|Add0~14_combout ),
	.datac(\my_processor|data_writeReg[5]~232_combout ),
	.datad(\my_processor|data_writeReg[7]~88_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~89 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[7]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N13
dffeas \my_regfile|register[31].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N7
dffeas \my_regfile|register[30].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~226 (
// Equation(s):
// \my_regfile|data_readRegA[7]~226_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[7].df|q~q  & ((\my_regfile|register[30].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~226 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[7]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~89_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[7].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[29].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N1
dffeas \my_regfile|register[29].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~750 (
// Equation(s):
// \my_regfile|data_readRegA[7]~750_combout  = ((\my_regfile|register[29].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d0|d2|and5~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20]))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|register[29].df|dffe_array[7].df|q~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|d0|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~750_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~750 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegA[7]~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N1
dffeas \my_regfile|register[27].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N11
dffeas \my_regfile|register[28].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~225 (
// Equation(s):
// \my_regfile|data_readRegA[7]~225_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[7].df|q~q  & ((\my_regfile|register[28].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~225 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[7]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N7
dffeas \my_regfile|register[25].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N29
dffeas \my_regfile|register[26].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~224 (
// Equation(s):
// \my_regfile|data_readRegA[7]~224_combout  = (\my_regfile|register[25].df|dffe_array[7].df|q~q  & (((\my_regfile|register[26].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~224 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[7]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~227 (
// Equation(s):
// \my_regfile|data_readRegA[7]~227_combout  = (\my_regfile|data_readRegA[7]~226_combout  & (\my_regfile|data_readRegA[7]~750_combout  & (\my_regfile|data_readRegA[7]~225_combout  & \my_regfile|data_readRegA[7]~224_combout )))

	.dataa(\my_regfile|data_readRegA[7]~226_combout ),
	.datab(\my_regfile|data_readRegA[7]~750_combout ),
	.datac(\my_regfile|data_readRegA[7]~225_combout ),
	.datad(\my_regfile|data_readRegA[7]~224_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~227 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N13
dffeas \my_regfile|register[18].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N19
dffeas \my_regfile|register[17].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~219 (
// Equation(s):
// \my_regfile|data_readRegA[7]~219_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[7].df|q~q  & ((\my_regfile|register[17].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~219 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[7]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N31
dffeas \my_regfile|register[21].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N1
dffeas \my_regfile|register[22].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~221 (
// Equation(s):
// \my_regfile|data_readRegA[7]~221_combout  = (\my_regfile|register[21].df|dffe_array[7].df|q~q  & (((\my_regfile|register[22].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~221 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[7]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneive_lcell_comb \my_regfile|register[24].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[24].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~89_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[24].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[7].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[24].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N13
dffeas \my_regfile|register[24].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N30
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~89_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[7].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N31
dffeas \my_regfile|register[23].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~222 (
// Equation(s):
// \my_regfile|data_readRegA[7]~222_combout  = (\my_regfile|register[24].df|dffe_array[7].df|q~q  & (((\my_regfile|register[23].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~222 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[7]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~89_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[7].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N31
dffeas \my_regfile|register[19].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \my_regfile|register[20].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[20].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~89_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[7].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N21
dffeas \my_regfile|register[20].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~220 (
// Equation(s):
// \my_regfile|data_readRegA[7]~220_combout  = (\my_regfile|register[19].df|dffe_array[7].df|q~q  & ((\my_regfile|register[20].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d0|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|register[20].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|d0|d3|and4~combout ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~220 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[7]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~223 (
// Equation(s):
// \my_regfile|data_readRegA[7]~223_combout  = (\my_regfile|data_readRegA[7]~219_combout  & (\my_regfile|data_readRegA[7]~221_combout  & (\my_regfile|data_readRegA[7]~222_combout  & \my_regfile|data_readRegA[7]~220_combout )))

	.dataa(\my_regfile|data_readRegA[7]~219_combout ),
	.datab(\my_regfile|data_readRegA[7]~221_combout ),
	.datac(\my_regfile|data_readRegA[7]~222_combout ),
	.datad(\my_regfile|data_readRegA[7]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~223 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \my_regfile|register[7].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \my_regfile|register[8].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~212 (
// Equation(s):
// \my_regfile|data_readRegA[7]~212_combout  = (\my_regfile|register[7].df|dffe_array[7].df|q~q  & (((\my_regfile|register[8].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~212 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[7]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~89_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[7].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[5].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N7
dffeas \my_regfile|register[5].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \my_regfile|register[6].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~211 (
// Equation(s):
// \my_regfile|data_readRegA[7]~211_combout  = (\my_regfile|register[5].df|dffe_array[7].df|q~q  & (((\my_regfile|register[6].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|register[6].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~211 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[7]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N31
dffeas \my_regfile|register[1].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N1
dffeas \my_regfile|register[2].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~208 (
// Equation(s):
// \my_regfile|data_readRegA[7]~208_combout  = (\my_regfile|register[1].df|dffe_array[7].df|q~q  & (((\my_regfile|register[2].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~208 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[7]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N21
dffeas \my_regfile|register[3].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N9
dffeas \my_regfile|register[4].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~209 (
// Equation(s):
// \my_regfile|data_readRegA[7]~209_combout  = (((\my_regfile|register[4].df|dffe_array[7].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~209 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[7]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~210 (
// Equation(s):
// \my_regfile|data_readRegA[7]~210_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[7]~209_combout  & ((\my_regfile|register[3].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|data_readRegA[7]~209_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~210 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[7]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~213 (
// Equation(s):
// \my_regfile|data_readRegA[7]~213_combout  = (\my_regfile|data_readRegA[7]~212_combout  & (\my_regfile|data_readRegA[7]~211_combout  & (\my_regfile|data_readRegA[7]~208_combout  & \my_regfile|data_readRegA[7]~210_combout )))

	.dataa(\my_regfile|data_readRegA[7]~212_combout ),
	.datab(\my_regfile|data_readRegA[7]~211_combout ),
	.datac(\my_regfile|data_readRegA[7]~208_combout ),
	.datad(\my_regfile|data_readRegA[7]~210_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~213 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N27
dffeas \my_regfile|register[9].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N29
dffeas \my_regfile|register[10].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~214 (
// Equation(s):
// \my_regfile|data_readRegA[7]~214_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[7].df|q~q  & ((\my_regfile|register[9].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~214 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[7]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N27
dffeas \my_regfile|register[11].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N1
dffeas \my_regfile|register[12].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~215 (
// Equation(s):
// \my_regfile|data_readRegA[7]~215_combout  = (\my_regfile|register[11].df|dffe_array[7].df|q~q  & (((\my_regfile|register[12].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~215 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[7]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N23
dffeas \my_regfile|register[15].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N29
dffeas \my_regfile|register[16].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~217 (
// Equation(s):
// \my_regfile|data_readRegA[7]~217_combout  = (\my_regfile|register[15].df|dffe_array[7].df|q~q  & (((\my_regfile|register[16].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~217 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[7]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N11
dffeas \my_regfile|register[13].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N25
dffeas \my_regfile|register[14].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~216 (
// Equation(s):
// \my_regfile|data_readRegA[7]~216_combout  = (\my_regfile|register[13].df|dffe_array[7].df|q~q  & (((\my_regfile|register[14].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~216 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[7]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~218 (
// Equation(s):
// \my_regfile|data_readRegA[7]~218_combout  = (\my_regfile|data_readRegA[7]~214_combout  & (\my_regfile|data_readRegA[7]~215_combout  & (\my_regfile|data_readRegA[7]~217_combout  & \my_regfile|data_readRegA[7]~216_combout )))

	.dataa(\my_regfile|data_readRegA[7]~214_combout ),
	.datab(\my_regfile|data_readRegA[7]~215_combout ),
	.datac(\my_regfile|data_readRegA[7]~217_combout ),
	.datad(\my_regfile|data_readRegA[7]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~218 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~228 (
// Equation(s):
// \my_regfile|data_readRegA[7]~228_combout  = (\my_regfile|data_readRegA[7]~227_combout  & (\my_regfile|data_readRegA[7]~223_combout  & (\my_regfile|data_readRegA[7]~213_combout  & \my_regfile|data_readRegA[7]~218_combout )))

	.dataa(\my_regfile|data_readRegA[7]~227_combout ),
	.datab(\my_regfile|data_readRegA[7]~223_combout ),
	.datac(\my_regfile|data_readRegA[7]~213_combout ),
	.datad(\my_regfile|data_readRegA[7]~218_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~228 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \my_processor|my_alu|Add1~16 (
// Equation(s):
// \my_processor|my_alu|Add1~16_combout  = (\my_regfile|data_readRegA[8]~249_combout  & ((GND) # (!\my_processor|my_alu|Add1~15 ))) # (!\my_regfile|data_readRegA[8]~249_combout  & (\my_processor|my_alu|Add1~15  $ (GND)))
// \my_processor|my_alu|Add1~17  = CARRY((\my_regfile|data_readRegA[8]~249_combout ) # (!\my_processor|my_alu|Add1~15 ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[8]~249_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~15 ),
	.combout(\my_processor|my_alu|Add1~16_combout ),
	.cout(\my_processor|my_alu|Add1~17 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~16 .lut_mask = 16'h3CCF;
defparam \my_processor|my_alu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~31 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~30_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~27_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~31 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \my_processor|data_writeReg[8]~96 (
// Equation(s):
// \my_processor|data_writeReg[8]~96_combout  = (\my_processor|data_writeReg[15]~94_combout  & (\my_processor|data_writeReg[15]~95_combout )) # (!\my_processor|data_writeReg[15]~94_combout  & ((\my_processor|data_writeReg[15]~95_combout  & 
// ((\my_processor|my_alu|ShiftRight0~104_combout ))) # (!\my_processor|data_writeReg[15]~95_combout  & (\my_processor|my_alu|ShiftLeft0~40_combout ))))

	.dataa(\my_processor|data_writeReg[15]~94_combout ),
	.datab(\my_processor|data_writeReg[15]~95_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~40_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~104_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~96 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[8]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \my_processor|data_writeReg[8]~97 (
// Equation(s):
// \my_processor|data_writeReg[8]~97_combout  = (\my_processor|data_writeReg[15]~93_combout  & (((\my_processor|data_writeReg[8]~96_combout )))) # (!\my_processor|data_writeReg[15]~93_combout  & ((\my_processor|data_writeReg[8]~96_combout  & 
// ((\my_processor|my_alu|ShiftRight0~23_combout ))) # (!\my_processor|data_writeReg[8]~96_combout  & (\my_processor|my_alu|ShiftRight0~31_combout ))))

	.dataa(\my_processor|data_writeReg[15]~93_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~31_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~23_combout ),
	.datad(\my_processor|data_writeReg[8]~96_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~97 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[8]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \my_processor|data_writeReg[8]~98 (
// Equation(s):
// \my_processor|data_writeReg[8]~98_combout  = (\my_processor|data_writeReg[15]~90_combout  & (((!\my_processor|data_writeReg[15]~91_combout )))) # (!\my_processor|data_writeReg[15]~90_combout  & ((\my_processor|data_writeReg[15]~91_combout  & 
// (\my_processor|my_alu|Add0~16_combout )) # (!\my_processor|data_writeReg[15]~91_combout  & ((\my_processor|data_writeReg[8]~97_combout )))))

	.dataa(\my_processor|data_writeReg[15]~90_combout ),
	.datab(\my_processor|my_alu|Add0~16_combout ),
	.datac(\my_processor|data_writeReg[15]~91_combout ),
	.datad(\my_processor|data_writeReg[8]~97_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~98 .lut_mask = 16'h4F4A;
defparam \my_processor|data_writeReg[8]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \my_processor|data_writeReg[8]~99 (
// Equation(s):
// \my_processor|data_writeReg[8]~99_combout  = (\my_processor|data_writeReg[15]~92_combout  & ((\my_processor|data_writeReg[8]~98_combout  & ((\my_processor|my_alu|Add1~16_combout ))) # (!\my_processor|data_writeReg[8]~98_combout  & 
// (\my_regfile|data_readRegA[8]~249_combout )))) # (!\my_processor|data_writeReg[15]~92_combout  & (((\my_processor|data_writeReg[8]~98_combout ))))

	.dataa(\my_regfile|data_readRegA[8]~249_combout ),
	.datab(\my_processor|data_writeReg[15]~92_combout ),
	.datac(\my_processor|my_alu|Add1~16_combout ),
	.datad(\my_processor|data_writeReg[8]~98_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~99 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[8]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \my_processor|data_writeReg[8]~233 (
// Equation(s):
// \my_processor|data_writeReg[8]~233_combout  = (\my_processor|data_writeReg[8]~99_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|c2|ad4~0_combout )))

	.dataa(\my_processor|c2|ad4~0_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|data_writeReg[8]~99_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~233 .lut_mask = 16'h5F00;
defparam \my_processor|data_writeReg[8]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N25
dffeas \my_regfile|register[19].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N23
dffeas \my_regfile|register[20].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~241 (
// Equation(s):
// \my_regfile|data_readRegA[8]~241_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[8].df|q~q  & ((\my_regfile|register[20].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~241 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[8]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N21
dffeas \my_regfile|register[22].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N11
dffeas \my_regfile|register[21].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~242 (
// Equation(s):
// \my_regfile|data_readRegA[8]~242_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[8].df|q~q  & ((\my_regfile|register[22].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~242 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[8]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N31
dffeas \my_regfile|register[23].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \my_regfile|register[24].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~243 (
// Equation(s):
// \my_regfile|data_readRegA[8]~243_combout  = (\my_regfile|register[23].df|dffe_array[8].df|q~q  & (((\my_regfile|register[24].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~243 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[8]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N21
dffeas \my_regfile|register[18].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N3
dffeas \my_regfile|register[17].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~240 (
// Equation(s):
// \my_regfile|data_readRegA[8]~240_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[8].df|q~q  & ((\my_regfile|register[18].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~240 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[8]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~244 (
// Equation(s):
// \my_regfile|data_readRegA[8]~244_combout  = (\my_regfile|data_readRegA[8]~241_combout  & (\my_regfile|data_readRegA[8]~242_combout  & (\my_regfile|data_readRegA[8]~243_combout  & \my_regfile|data_readRegA[8]~240_combout )))

	.dataa(\my_regfile|data_readRegA[8]~241_combout ),
	.datab(\my_regfile|data_readRegA[8]~242_combout ),
	.datac(\my_regfile|data_readRegA[8]~243_combout ),
	.datad(\my_regfile|data_readRegA[8]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~244 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N5
dffeas \my_regfile|register[27].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N31
dffeas \my_regfile|register[28].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~246 (
// Equation(s):
// \my_regfile|data_readRegA[8]~246_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[8].df|q~q  & ((\my_regfile|register[28].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~246 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[8]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~233_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[29].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \my_regfile|register[29].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~751 (
// Equation(s):
// \my_regfile|data_readRegA[8]~751_combout  = (((\my_regfile|register[29].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|d0|d2|and5~0_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~751_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~751 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[8]~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~233_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[31].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N29
dffeas \my_regfile|register[31].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~233_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[30].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N7
dffeas \my_regfile|register[30].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~247 (
// Equation(s):
// \my_regfile|data_readRegA[8]~247_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[8].df|q~q  & ((\my_regfile|register[31].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~247 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[8]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N15
dffeas \my_regfile|register[25].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N13
dffeas \my_regfile|register[26].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~245 (
// Equation(s):
// \my_regfile|data_readRegA[8]~245_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[8].df|q~q  & ((\my_regfile|register[26].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~245 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[8]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~248 (
// Equation(s):
// \my_regfile|data_readRegA[8]~248_combout  = (\my_regfile|data_readRegA[8]~246_combout  & (\my_regfile|data_readRegA[8]~751_combout  & (\my_regfile|data_readRegA[8]~247_combout  & \my_regfile|data_readRegA[8]~245_combout )))

	.dataa(\my_regfile|data_readRegA[8]~246_combout ),
	.datab(\my_regfile|data_readRegA[8]~751_combout ),
	.datac(\my_regfile|data_readRegA[8]~247_combout ),
	.datad(\my_regfile|data_readRegA[8]~245_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~248 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \my_regfile|register[9].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~233_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \my_regfile|register[10].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~235 (
// Equation(s):
// \my_regfile|data_readRegA[8]~235_combout  = (\my_regfile|register[9].df|dffe_array[8].df|q~q  & ((\my_regfile|register[10].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|register[10].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d0|d2|and1~combout ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~235 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[8]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N31
dffeas \my_regfile|register[13].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N17
dffeas \my_regfile|register[14].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~237 (
// Equation(s):
// \my_regfile|data_readRegA[8]~237_combout  = (\my_regfile|register[13].df|dffe_array[8].df|q~q  & (((\my_regfile|register[14].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~237 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[8]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N25
dffeas \my_regfile|register[12].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N7
dffeas \my_regfile|register[11].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~236 (
// Equation(s):
// \my_regfile|data_readRegA[8]~236_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[8].df|q~q  & ((\my_regfile|register[12].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~236 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[8]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N17
dffeas \my_regfile|register[16].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N19
dffeas \my_regfile|register[15].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~238 (
// Equation(s):
// \my_regfile|data_readRegA[8]~238_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[8].df|q~q  & ((\my_regfile|register[16].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~238 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[8]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~239 (
// Equation(s):
// \my_regfile|data_readRegA[8]~239_combout  = (\my_regfile|data_readRegA[8]~235_combout  & (\my_regfile|data_readRegA[8]~237_combout  & (\my_regfile|data_readRegA[8]~236_combout  & \my_regfile|data_readRegA[8]~238_combout )))

	.dataa(\my_regfile|data_readRegA[8]~235_combout ),
	.datab(\my_regfile|data_readRegA[8]~237_combout ),
	.datac(\my_regfile|data_readRegA[8]~236_combout ),
	.datad(\my_regfile|data_readRegA[8]~238_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~239 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \my_regfile|register[7].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \my_regfile|register[8].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~233 (
// Equation(s):
// \my_regfile|data_readRegA[8]~233_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[8].df|q~q  & ((\my_regfile|register[7].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~233 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[8]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N19
dffeas \my_regfile|register[1].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N29
dffeas \my_regfile|register[2].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~229 (
// Equation(s):
// \my_regfile|data_readRegA[8]~229_combout  = (\my_regfile|register[1].df|dffe_array[8].df|q~q  & (((\my_regfile|register[2].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~229 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[8]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N17
dffeas \my_regfile|register[3].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N29
dffeas \my_regfile|register[4].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~230 (
// Equation(s):
// \my_regfile|data_readRegA[8]~230_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~230 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[8]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~231 (
// Equation(s):
// \my_regfile|data_readRegA[8]~231_combout  = (\my_regfile|data_readRegA[8]~230_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|data_readRegA[8]~230_combout ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~231 .lut_mask = 16'h00D0;
defparam \my_regfile|data_readRegA[8]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N19
dffeas \my_regfile|register[5].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \my_regfile|register[6].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~232 (
// Equation(s):
// \my_regfile|data_readRegA[8]~232_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[8].df|q~q  & ((\my_regfile|register[6].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~232 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[8]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~234 (
// Equation(s):
// \my_regfile|data_readRegA[8]~234_combout  = (\my_regfile|data_readRegA[8]~233_combout  & (\my_regfile|data_readRegA[8]~229_combout  & (\my_regfile|data_readRegA[8]~231_combout  & \my_regfile|data_readRegA[8]~232_combout )))

	.dataa(\my_regfile|data_readRegA[8]~233_combout ),
	.datab(\my_regfile|data_readRegA[8]~229_combout ),
	.datac(\my_regfile|data_readRegA[8]~231_combout ),
	.datad(\my_regfile|data_readRegA[8]~232_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~234 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~249 (
// Equation(s):
// \my_regfile|data_readRegA[8]~249_combout  = (\my_regfile|data_readRegA[8]~244_combout  & (\my_regfile|data_readRegA[8]~248_combout  & (\my_regfile|data_readRegA[8]~239_combout  & \my_regfile|data_readRegA[8]~234_combout )))

	.dataa(\my_regfile|data_readRegA[8]~244_combout ),
	.datab(\my_regfile|data_readRegA[8]~248_combout ),
	.datac(\my_regfile|data_readRegA[8]~239_combout ),
	.datad(\my_regfile|data_readRegA[8]~234_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~249 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \my_processor|data_writeReg[9]~100 (
// Equation(s):
// \my_processor|data_writeReg[9]~100_combout  = (\my_processor|data_writeReg[15]~94_combout  & (\my_processor|data_writeReg[15]~95_combout )) # (!\my_processor|data_writeReg[15]~94_combout  & ((\my_processor|data_writeReg[15]~95_combout  & 
// ((\my_processor|my_alu|ShiftRight0~98_combout ))) # (!\my_processor|data_writeReg[15]~95_combout  & (\my_processor|my_alu|ShiftLeft0~45_combout ))))

	.dataa(\my_processor|data_writeReg[15]~94_combout ),
	.datab(\my_processor|data_writeReg[15]~95_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~45_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~98_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~100 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[9]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \my_processor|data_writeReg[9]~101 (
// Equation(s):
// \my_processor|data_writeReg[9]~101_combout  = (\my_processor|data_writeReg[15]~93_combout  & (((\my_processor|data_writeReg[9]~100_combout )))) # (!\my_processor|data_writeReg[15]~93_combout  & ((\my_processor|data_writeReg[9]~100_combout  & 
// (\my_processor|my_alu|ShiftRight0~41_combout )) # (!\my_processor|data_writeReg[9]~100_combout  & ((\my_processor|my_alu|ShiftRight0~52_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~41_combout ),
	.datab(\my_processor|data_writeReg[15]~93_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~52_combout ),
	.datad(\my_processor|data_writeReg[9]~100_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~101 .lut_mask = 16'hEE30;
defparam \my_processor|data_writeReg[9]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \my_processor|data_writeReg[9]~102 (
// Equation(s):
// \my_processor|data_writeReg[9]~102_combout  = (\my_processor|data_writeReg[15]~90_combout  & (!\my_processor|data_writeReg[15]~91_combout )) # (!\my_processor|data_writeReg[15]~90_combout  & ((\my_processor|data_writeReg[15]~91_combout  & 
// ((\my_processor|my_alu|Add0~18_combout ))) # (!\my_processor|data_writeReg[15]~91_combout  & (\my_processor|data_writeReg[9]~101_combout ))))

	.dataa(\my_processor|data_writeReg[15]~90_combout ),
	.datab(\my_processor|data_writeReg[15]~91_combout ),
	.datac(\my_processor|data_writeReg[9]~101_combout ),
	.datad(\my_processor|my_alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~102 .lut_mask = 16'h7632;
defparam \my_processor|data_writeReg[9]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \my_processor|data_writeReg[9]~103 (
// Equation(s):
// \my_processor|data_writeReg[9]~103_combout  = (\my_processor|data_writeReg[15]~92_combout  & ((\my_processor|data_writeReg[9]~102_combout  & ((\my_processor|my_alu|Add1~18_combout ))) # (!\my_processor|data_writeReg[9]~102_combout  & 
// (\my_regfile|data_readRegA[9]~271_combout )))) # (!\my_processor|data_writeReg[15]~92_combout  & (((\my_processor|data_writeReg[9]~102_combout ))))

	.dataa(\my_regfile|data_readRegA[9]~271_combout ),
	.datab(\my_processor|data_writeReg[15]~92_combout ),
	.datac(\my_processor|my_alu|Add1~18_combout ),
	.datad(\my_processor|data_writeReg[9]~102_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~103 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[9]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \my_processor|data_writeReg[9]~234 (
// Equation(s):
// \my_processor|data_writeReg[9]~234_combout  = (\my_processor|data_writeReg[9]~103_combout  & ((!\my_processor|c2|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\my_processor|c2|ad4~0_combout ),
	.datad(\my_processor|data_writeReg[9]~103_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~234 .lut_mask = 16'h5F00;
defparam \my_processor|data_writeReg[9]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N25
dffeas \my_regfile|register[16].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N19
dffeas \my_regfile|register[15].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~259 (
// Equation(s):
// \my_regfile|data_readRegA[9]~259_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[9].df|q~q  & ((\my_regfile|register[15].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~259 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[9]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N15
dffeas \my_regfile|register[14].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N1
dffeas \my_regfile|register[13].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~258 (
// Equation(s):
// \my_regfile|data_readRegA[9]~258_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[9].df|q~q  & ((\my_regfile|register[13].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~258 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[9]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N27
dffeas \my_regfile|register[11].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N13
dffeas \my_regfile|register[12].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~257 (
// Equation(s):
// \my_regfile|data_readRegA[9]~257_combout  = (\my_regfile|register[11].df|dffe_array[9].df|q~q  & (((\my_regfile|register[12].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~257 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[9]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N23
dffeas \my_regfile|register[9].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N25
dffeas \my_regfile|register[10].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~256 (
// Equation(s):
// \my_regfile|data_readRegA[9]~256_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[9].df|q~q  & ((\my_regfile|register[9].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~256 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[9]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~260 (
// Equation(s):
// \my_regfile|data_readRegA[9]~260_combout  = (\my_regfile|data_readRegA[9]~259_combout  & (\my_regfile|data_readRegA[9]~258_combout  & (\my_regfile|data_readRegA[9]~257_combout  & \my_regfile|data_readRegA[9]~256_combout )))

	.dataa(\my_regfile|data_readRegA[9]~259_combout ),
	.datab(\my_regfile|data_readRegA[9]~258_combout ),
	.datac(\my_regfile|data_readRegA[9]~257_combout ),
	.datad(\my_regfile|data_readRegA[9]~256_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~260 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N15
dffeas \my_regfile|register[17].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N9
dffeas \my_regfile|register[18].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~261 (
// Equation(s):
// \my_regfile|data_readRegA[9]~261_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[9].df|q~q  & ((\my_regfile|register[18].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~261 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \my_regfile|register[21].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N5
dffeas \my_regfile|register[22].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~263 (
// Equation(s):
// \my_regfile|data_readRegA[9]~263_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[9].df|q~q  & ((\my_regfile|register[22].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~263 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \my_regfile|register[23].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \my_regfile|register[24].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~264 (
// Equation(s):
// \my_regfile|data_readRegA[9]~264_combout  = (\my_regfile|register[23].df|dffe_array[9].df|q~q  & (((\my_regfile|register[24].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~264 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[9]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N17
dffeas \my_regfile|register[19].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N19
dffeas \my_regfile|register[20].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~262 (
// Equation(s):
// \my_regfile|data_readRegA[9]~262_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[9].df|q~q  & ((\my_regfile|register[20].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~262 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~265 (
// Equation(s):
// \my_regfile|data_readRegA[9]~265_combout  = (\my_regfile|data_readRegA[9]~261_combout  & (\my_regfile|data_readRegA[9]~263_combout  & (\my_regfile|data_readRegA[9]~264_combout  & \my_regfile|data_readRegA[9]~262_combout )))

	.dataa(\my_regfile|data_readRegA[9]~261_combout ),
	.datab(\my_regfile|data_readRegA[9]~263_combout ),
	.datac(\my_regfile|data_readRegA[9]~264_combout ),
	.datad(\my_regfile|data_readRegA[9]~262_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~265 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N13
dffeas \my_regfile|register[3].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N5
dffeas \my_regfile|register[4].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~251 (
// Equation(s):
// \my_regfile|data_readRegA[9]~251_combout  = (((\my_regfile|register[4].df|dffe_array[9].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~251 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[9]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~252 (
// Equation(s):
// \my_regfile|data_readRegA[9]~252_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[9]~251_combout  & ((\my_regfile|register[3].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|data_readRegA[9]~251_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~252 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[9]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N13
dffeas \my_regfile|register[2].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N15
dffeas \my_regfile|register[1].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~250 (
// Equation(s):
// \my_regfile|data_readRegA[9]~250_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[9].df|q~q  & ((\my_regfile|register[2].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d1|and2~combout )))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~250 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[9]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \my_regfile|register[6].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[9].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[9].df|q~feeder_combout  = \my_processor|data_writeReg[9]~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[9]~234_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[9].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[9].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[5].df|dffe_array[9].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N27
dffeas \my_regfile|register[5].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[9].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~253 (
// Equation(s):
// \my_regfile|data_readRegA[9]~253_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[9].df|q~q  & ((\my_regfile|register[5].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~253 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N23
dffeas \my_regfile|register[7].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N17
dffeas \my_regfile|register[8].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~254 (
// Equation(s):
// \my_regfile|data_readRegA[9]~254_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[9].df|q~q  & ((\my_regfile|register[7].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~254 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[9]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~255 (
// Equation(s):
// \my_regfile|data_readRegA[9]~255_combout  = (\my_regfile|data_readRegA[9]~252_combout  & (\my_regfile|data_readRegA[9]~250_combout  & (\my_regfile|data_readRegA[9]~253_combout  & \my_regfile|data_readRegA[9]~254_combout )))

	.dataa(\my_regfile|data_readRegA[9]~252_combout ),
	.datab(\my_regfile|data_readRegA[9]~250_combout ),
	.datac(\my_regfile|data_readRegA[9]~253_combout ),
	.datad(\my_regfile|data_readRegA[9]~254_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~255 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N9
dffeas \my_regfile|register[27].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N27
dffeas \my_regfile|register[28].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~267 (
// Equation(s):
// \my_regfile|data_readRegA[9]~267_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[9].df|q~q  & ((\my_regfile|register[28].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~267 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \my_regfile|register[25].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N27
dffeas \my_regfile|register[26].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~266 (
// Equation(s):
// \my_regfile|data_readRegA[9]~266_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[9].df|q~q  & ((\my_regfile|register[25].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~266 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[9]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[9].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[9].df|q~feeder_combout  = \my_processor|data_writeReg[9]~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~234_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[9].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[9].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[29].df|dffe_array[9].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N19
dffeas \my_regfile|register[29].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[9].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~268 (
// Equation(s):
// \my_regfile|data_readRegA[9]~268_combout  = (((\my_regfile|register[29].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [21])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|d0|d2|and5~0_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~268 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[9]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N3
dffeas \my_regfile|register[31].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N21
dffeas \my_regfile|register[30].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[9]~234_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~269 (
// Equation(s):
// \my_regfile|data_readRegA[9]~269_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[9].df|q~q  & ((\my_regfile|register[31].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~269 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[9]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~270 (
// Equation(s):
// \my_regfile|data_readRegA[9]~270_combout  = (\my_regfile|data_readRegA[9]~267_combout  & (\my_regfile|data_readRegA[9]~266_combout  & (\my_regfile|data_readRegA[9]~268_combout  & \my_regfile|data_readRegA[9]~269_combout )))

	.dataa(\my_regfile|data_readRegA[9]~267_combout ),
	.datab(\my_regfile|data_readRegA[9]~266_combout ),
	.datac(\my_regfile|data_readRegA[9]~268_combout ),
	.datad(\my_regfile|data_readRegA[9]~269_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~270 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~271 (
// Equation(s):
// \my_regfile|data_readRegA[9]~271_combout  = (\my_regfile|data_readRegA[9]~260_combout  & (\my_regfile|data_readRegA[9]~265_combout  & (\my_regfile|data_readRegA[9]~255_combout  & \my_regfile|data_readRegA[9]~270_combout )))

	.dataa(\my_regfile|data_readRegA[9]~260_combout ),
	.datab(\my_regfile|data_readRegA[9]~265_combout ),
	.datac(\my_regfile|data_readRegA[9]~255_combout ),
	.datad(\my_regfile|data_readRegA[9]~270_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~271 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~28 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[11]~315_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[9]~271_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[9]~271_combout ),
	.datac(\my_regfile|data_readRegA[11]~315_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~28 .lut_mask = 16'hF0CC;
defparam \my_processor|my_alu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~51 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~50_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~28_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~28_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~51 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~52 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~49_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~51_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~51_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~52 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector30~2 (
// Equation(s):
// \my_processor|my_alu|Selector30~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[2]~120_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[1]~99_combout ))))

	.dataa(\my_regfile|data_readRegA[1]~99_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[2]~120_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~2 .lut_mask = 16'h0E02;
defparam \my_processor|my_alu|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector30~3 (
// Equation(s):
// \my_processor|my_alu|Selector30~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|Selector30~2_combout ) # ((\my_processor|my_alu|ShiftRight0~44_combout  & \my_imem|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\my_processor|my_alu|ShiftRight0~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|my_alu|Selector30~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~3 .lut_mask = 16'h3320;
defparam \my_processor|my_alu|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector30~4 (
// Equation(s):
// \my_processor|my_alu|Selector30~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|Selector30~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|ShiftRight0~47_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|Selector30~3_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~4 .lut_mask = 16'h5450;
defparam \my_processor|my_alu|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector30~5 (
// Equation(s):
// \my_processor|my_alu|Selector30~5_combout  = (\my_processor|alu_opcode[0]~9_combout  & ((\my_processor|my_alu|Selector30~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~52_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|ShiftRight0~52_combout ),
	.datac(\my_processor|my_alu|Selector30~4_combout ),
	.datad(\my_processor|alu_opcode[0]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~5 .lut_mask = 16'hF800;
defparam \my_processor|my_alu|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector30~0 (
// Equation(s):
// \my_processor|my_alu|Selector30~0_combout  = (\my_processor|alu_opcode[0]~9_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|ShiftRight0~42_combout ))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~0 .lut_mask = 16'h8800;
defparam \my_processor|my_alu|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector30~6 (
// Equation(s):
// \my_processor|my_alu|Selector30~6_combout  = (\my_processor|my_alu|Selector30~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|Selector30~1_combout ) # (\my_processor|my_alu|Selector30~5_combout ))))

	.dataa(\my_processor|my_alu|Selector30~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|Selector30~5_combout ),
	.datad(\my_processor|my_alu|Selector30~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~6 .lut_mask = 16'hFF32;
defparam \my_processor|my_alu|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \my_processor|data_writeReg[1]~38 (
// Equation(s):
// \my_processor|data_writeReg[1]~38_combout  = (!\my_processor|alu_opcode[2]~8_combout  & ((\my_processor|alu_opcode[1]~7_combout  & (\my_processor|my_alu|Add0~2_combout )) # (!\my_processor|alu_opcode[1]~7_combout  & 
// ((\my_processor|my_alu|Selector30~6_combout )))))

	.dataa(\my_processor|alu_opcode[1]~7_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|my_alu|Add0~2_combout ),
	.datad(\my_processor|my_alu|Selector30~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~38 .lut_mask = 16'h3120;
defparam \my_processor|data_writeReg[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \my_processor|data_writeReg[1]~41 (
// Equation(s):
// \my_processor|data_writeReg[1]~41_combout  = (!\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|data_writeReg[1]~38_combout ) # ((\my_processor|data_writeReg[1]~40_combout  & \my_processor|data_writeReg[1]~39_combout ))))

	.dataa(\my_processor|data_writeReg[1]~40_combout ),
	.datab(\my_processor|my_alu|Selector31~6_combout ),
	.datac(\my_processor|data_writeReg[1]~39_combout ),
	.datad(\my_processor|data_writeReg[1]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~41 .lut_mask = 16'h3320;
defparam \my_processor|data_writeReg[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \my_processor|data_writeReg[1]~43 (
// Equation(s):
// \my_processor|data_writeReg[1]~43_combout  = (\my_processor|data_writeReg[0]~26_combout  & ((\my_processor|data_writeReg[1]~41_combout ) # ((\my_processor|data_writeReg[1]~42_combout  & \my_processor|my_alu|Add0~2_combout ))))

	.dataa(\my_processor|data_writeReg[1]~42_combout ),
	.datab(\my_processor|data_writeReg[0]~26_combout ),
	.datac(\my_processor|my_alu|Add0~2_combout ),
	.datad(\my_processor|data_writeReg[1]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~43 .lut_mask = 16'hCC80;
defparam \my_processor|data_writeReg[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N3
dffeas \my_regfile|register[17].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N21
dffeas \my_regfile|register[18].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~89 (
// Equation(s):
// \my_regfile|data_readRegA[1]~89_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[1].df|q~q  & ((\my_regfile|register[18].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~89 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[1]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N15
dffeas \my_regfile|register[21].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N29
dffeas \my_regfile|register[22].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~91 (
// Equation(s):
// \my_regfile|data_readRegA[1]~91_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[1].df|q~q  & ((\my_regfile|register[22].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~91 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[1]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N9
dffeas \my_regfile|register[24].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N3
dffeas \my_regfile|register[23].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~92 (
// Equation(s):
// \my_regfile|data_readRegA[1]~92_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[1].df|q~q  & ((\my_regfile|register[23].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d3|and7~combout )))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~92 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[1]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N31
dffeas \my_regfile|register[19].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N21
dffeas \my_regfile|register[20].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~90 (
// Equation(s):
// \my_regfile|data_readRegA[1]~90_combout  = (\my_regfile|register[19].df|dffe_array[1].df|q~q  & (((\my_regfile|register[20].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~90 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[1]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~93 (
// Equation(s):
// \my_regfile|data_readRegA[1]~93_combout  = (\my_regfile|data_readRegA[1]~89_combout  & (\my_regfile|data_readRegA[1]~91_combout  & (\my_regfile|data_readRegA[1]~92_combout  & \my_regfile|data_readRegA[1]~90_combout )))

	.dataa(\my_regfile|data_readRegA[1]~89_combout ),
	.datab(\my_regfile|data_readRegA[1]~91_combout ),
	.datac(\my_regfile|data_readRegA[1]~92_combout ),
	.datad(\my_regfile|data_readRegA[1]~90_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~93 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \my_regfile|register[1].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \my_regfile|register[2].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~78 (
// Equation(s):
// \my_regfile|data_readRegA[1]~78_combout  = (\my_regfile|register[1].df|dffe_array[1].df|q~q  & (((\my_regfile|register[2].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~78 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N29
dffeas \my_regfile|register[4].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~79 (
// Equation(s):
// \my_regfile|data_readRegA[1]~79_combout  = (((\my_regfile|register[4].df|dffe_array[1].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~79 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N3
dffeas \my_regfile|register[3].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~80 (
// Equation(s):
// \my_regfile|data_readRegA[1]~80_combout  = (\my_regfile|data_readRegA[1]~79_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|data_readRegA[1]~79_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~80 .lut_mask = 16'h00C4;
defparam \my_regfile|data_readRegA[1]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N21
dffeas \my_regfile|register[6].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N3
dffeas \my_regfile|register[5].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~81 (
// Equation(s):
// \my_regfile|data_readRegA[1]~81_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[1].df|q~q  & ((\my_regfile|register[6].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~81 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \my_regfile|register[7].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \my_regfile|register[8].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~82 (
// Equation(s):
// \my_regfile|data_readRegA[1]~82_combout  = (\my_regfile|register[7].df|dffe_array[1].df|q~q  & (((\my_regfile|register[8].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~82 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[1]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~83 (
// Equation(s):
// \my_regfile|data_readRegA[1]~83_combout  = (\my_regfile|data_readRegA[1]~78_combout  & (\my_regfile|data_readRegA[1]~80_combout  & (\my_regfile|data_readRegA[1]~81_combout  & \my_regfile|data_readRegA[1]~82_combout )))

	.dataa(\my_regfile|data_readRegA[1]~78_combout ),
	.datab(\my_regfile|data_readRegA[1]~80_combout ),
	.datac(\my_regfile|data_readRegA[1]~81_combout ),
	.datad(\my_regfile|data_readRegA[1]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~83 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N3
dffeas \my_regfile|register[16].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N17
dffeas \my_regfile|register[15].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~87 (
// Equation(s):
// \my_regfile|data_readRegA[1]~87_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[1].df|q~q  & ((\my_regfile|register[15].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~87 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[1]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N17
dffeas \my_regfile|register[14].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N11
dffeas \my_regfile|register[13].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~86 (
// Equation(s):
// \my_regfile|data_readRegA[1]~86_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[1].df|q~q  & ((\my_regfile|register[14].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d2|and6~combout )))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~86 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N15
dffeas \my_regfile|register[11].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N17
dffeas \my_regfile|register[12].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~85 (
// Equation(s):
// \my_regfile|data_readRegA[1]~85_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[1].df|q~q  & ((\my_regfile|register[12].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~85 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[1]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N15
dffeas \my_regfile|register[9].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N21
dffeas \my_regfile|register[10].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~84 (
// Equation(s):
// \my_regfile|data_readRegA[1]~84_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[1].df|q~q  & ((\my_regfile|register[9].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~84 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[1]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~88 (
// Equation(s):
// \my_regfile|data_readRegA[1]~88_combout  = (\my_regfile|data_readRegA[1]~87_combout  & (\my_regfile|data_readRegA[1]~86_combout  & (\my_regfile|data_readRegA[1]~85_combout  & \my_regfile|data_readRegA[1]~84_combout )))

	.dataa(\my_regfile|data_readRegA[1]~87_combout ),
	.datab(\my_regfile|data_readRegA[1]~86_combout ),
	.datac(\my_regfile|data_readRegA[1]~85_combout ),
	.datad(\my_regfile|data_readRegA[1]~84_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~88 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N7
dffeas \my_regfile|register[30].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[1]~43_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \my_regfile|register[31].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~97 (
// Equation(s):
// \my_regfile|data_readRegA[1]~97_combout  = (\my_regfile|register[30].df|dffe_array[1].df|q~q  & (((\my_regfile|register[31].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~97 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[1]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N31
dffeas \my_regfile|register[27].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N29
dffeas \my_regfile|register[28].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~95 (
// Equation(s):
// \my_regfile|data_readRegA[1]~95_combout  = (\my_regfile|register[27].df|dffe_array[1].df|q~q  & (((\my_regfile|register[28].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~95 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[1]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \my_regfile|register[29].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~96 (
// Equation(s):
// \my_regfile|data_readRegA[1]~96_combout  = (((\my_regfile|register[29].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|register[29].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~96 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[1]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N23
dffeas \my_regfile|register[25].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \my_regfile|register[26].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~94 (
// Equation(s):
// \my_regfile|data_readRegA[1]~94_combout  = (\my_regfile|register[25].df|dffe_array[1].df|q~q  & (((\my_regfile|register[26].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~94 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~98 (
// Equation(s):
// \my_regfile|data_readRegA[1]~98_combout  = (\my_regfile|data_readRegA[1]~97_combout  & (\my_regfile|data_readRegA[1]~95_combout  & (\my_regfile|data_readRegA[1]~96_combout  & \my_regfile|data_readRegA[1]~94_combout )))

	.dataa(\my_regfile|data_readRegA[1]~97_combout ),
	.datab(\my_regfile|data_readRegA[1]~95_combout ),
	.datac(\my_regfile|data_readRegA[1]~96_combout ),
	.datad(\my_regfile|data_readRegA[1]~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~98 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~99 (
// Equation(s):
// \my_regfile|data_readRegA[1]~99_combout  = (\my_regfile|data_readRegA[1]~93_combout  & (\my_regfile|data_readRegA[1]~83_combout  & (\my_regfile|data_readRegA[1]~88_combout  & \my_regfile|data_readRegA[1]~98_combout )))

	.dataa(\my_regfile|data_readRegA[1]~93_combout ),
	.datab(\my_regfile|data_readRegA[1]~83_combout ),
	.datac(\my_regfile|data_readRegA[1]~88_combout ),
	.datad(\my_regfile|data_readRegA[1]~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~99 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \my_processor|data_writeReg[0]~29 (
// Equation(s):
// \my_processor|data_writeReg[0]~29_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[1]~99_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[0]~77_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[0]~77_combout ),
	.datad(\my_regfile|data_readRegA[1]~99_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~29 .lut_mask = 16'h5410;
defparam \my_processor|data_writeReg[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \my_processor|data_writeReg[0]~30 (
// Equation(s):
// \my_processor|data_writeReg[0]~30_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|data_writeReg[0]~29_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|data_writeReg[0]~29_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~30 .lut_mask = 16'h3230;
defparam \my_processor|data_writeReg[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \my_processor|data_writeReg[0]~31 (
// Equation(s):
// \my_processor|data_writeReg[0]~31_combout  = (\my_processor|alu_opcode[0]~9_combout  & ((\my_processor|data_writeReg[0]~30_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|ShiftRight0~9_combout ))))

	.dataa(\my_processor|alu_opcode[0]~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|data_writeReg[0]~30_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~31 .lut_mask = 16'hA8A0;
defparam \my_processor|data_writeReg[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \my_processor|data_writeReg[0]~32 (
// Equation(s):
// \my_processor|data_writeReg[0]~32_combout  = (\my_processor|data_writeReg[0]~31_combout ) # ((\my_regfile|data_readRegA[0]~77_combout  & (!\my_processor|my_alu|ShiftLeft0~8_combout  & !\my_processor|alu_opcode[0]~9_combout )))

	.dataa(\my_regfile|data_readRegA[0]~77_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.datac(\my_processor|alu_opcode[0]~9_combout ),
	.datad(\my_processor|data_writeReg[0]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~32 .lut_mask = 16'hFF02;
defparam \my_processor|data_writeReg[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \my_processor|data_writeReg[0]~34 (
// Equation(s):
// \my_processor|data_writeReg[0]~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|my_alu|ShiftRight0~24_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~31_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|ShiftRight0~31_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~34 .lut_mask = 16'hEC20;
defparam \my_processor|data_writeReg[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \my_processor|data_writeReg[0]~35 (
// Equation(s):
// \my_processor|data_writeReg[0]~35_combout  = (\my_processor|data_writeReg[0]~33_combout  & ((\my_processor|data_writeReg[0]~32_combout ) # ((\my_processor|alu_opcode[0]~9_combout  & \my_processor|data_writeReg[0]~34_combout )))) # 
// (!\my_processor|data_writeReg[0]~33_combout  & (\my_processor|alu_opcode[0]~9_combout  & ((\my_processor|data_writeReg[0]~34_combout ))))

	.dataa(\my_processor|data_writeReg[0]~33_combout ),
	.datab(\my_processor|alu_opcode[0]~9_combout ),
	.datac(\my_processor|data_writeReg[0]~32_combout ),
	.datad(\my_processor|data_writeReg[0]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~35 .lut_mask = 16'hECA0;
defparam \my_processor|data_writeReg[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \my_processor|data_writeReg[0]~36 (
// Equation(s):
// \my_processor|data_writeReg[0]~36_combout  = (\my_processor|alu_opcode[2]~8_combout  & (((\my_processor|my_alu|Selector31~5_combout )))) # (!\my_processor|alu_opcode[2]~8_combout  & (!\my_processor|alu_opcode[1]~7_combout  & 
// ((\my_processor|data_writeReg[0]~35_combout ))))

	.dataa(\my_processor|alu_opcode[1]~7_combout ),
	.datab(\my_processor|alu_opcode[2]~8_combout ),
	.datac(\my_processor|my_alu|Selector31~5_combout ),
	.datad(\my_processor|data_writeReg[0]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~36 .lut_mask = 16'hD1C0;
defparam \my_processor|data_writeReg[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \my_processor|data_writeReg[0]~37 (
// Equation(s):
// \my_processor|data_writeReg[0]~37_combout  = (\my_processor|data_writeReg[0]~26_combout  & ((\my_processor|data_writeReg[0]~28_combout ) # ((!\my_processor|my_alu|Selector31~6_combout  & \my_processor|data_writeReg[0]~36_combout ))))

	.dataa(\my_processor|my_alu|Selector31~6_combout ),
	.datab(\my_processor|data_writeReg[0]~26_combout ),
	.datac(\my_processor|data_writeReg[0]~28_combout ),
	.datad(\my_processor|data_writeReg[0]~36_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~37 .lut_mask = 16'hC4C0;
defparam \my_processor|data_writeReg[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N15
dffeas \my_regfile|register[20].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~68 (
// Equation(s):
// \my_regfile|data_readRegA[0]~68_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[0].df|q~q  & ((\my_regfile|register[19].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~68 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~67 (
// Equation(s):
// \my_regfile|data_readRegA[0]~67_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[0].df|q~q  & ((\my_regfile|register[17].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~67 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~69 (
// Equation(s):
// \my_regfile|data_readRegA[0]~69_combout  = (\my_regfile|register[22].df|dffe_array[0].df|q~q  & (((\my_regfile|register[21].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~69 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~70 (
// Equation(s):
// \my_regfile|data_readRegA[0]~70_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[0].df|q~q  & ((\my_regfile|register[23].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d3|and7~combout )))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~70 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~71 (
// Equation(s):
// \my_regfile|data_readRegA[0]~71_combout  = (\my_regfile|data_readRegA[0]~68_combout  & (\my_regfile|data_readRegA[0]~67_combout  & (\my_regfile|data_readRegA[0]~69_combout  & \my_regfile|data_readRegA[0]~70_combout )))

	.dataa(\my_regfile|data_readRegA[0]~68_combout ),
	.datab(\my_regfile|data_readRegA[0]~67_combout ),
	.datac(\my_regfile|data_readRegA[0]~69_combout ),
	.datad(\my_regfile|data_readRegA[0]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~71 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~74 (
// Equation(s):
// \my_regfile|data_readRegA[0]~74_combout  = (((\my_regfile|register[29].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and5~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|d0|d2|and5~0_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~74 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~72 (
// Equation(s):
// \my_regfile|data_readRegA[0]~72_combout  = (\my_regfile|register[25].df|dffe_array[0].df|q~q  & ((\my_regfile|register[26].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d0|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|register[26].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d0|d4|and2~combout ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~72 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[0]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~73 (
// Equation(s):
// \my_regfile|data_readRegA[0]~73_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[0].df|q~q  & ((\my_regfile|register[28].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and4~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and4~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~73 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~75 (
// Equation(s):
// \my_regfile|data_readRegA[0]~75_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[0].df|q~q  & ((\my_regfile|register[30].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~75 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~76 (
// Equation(s):
// \my_regfile|data_readRegA[0]~76_combout  = (\my_regfile|data_readRegA[0]~74_combout  & (\my_regfile|data_readRegA[0]~72_combout  & (\my_regfile|data_readRegA[0]~73_combout  & \my_regfile|data_readRegA[0]~75_combout )))

	.dataa(\my_regfile|data_readRegA[0]~74_combout ),
	.datab(\my_regfile|data_readRegA[0]~72_combout ),
	.datac(\my_regfile|data_readRegA[0]~73_combout ),
	.datad(\my_regfile|data_readRegA[0]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~76 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~63 (
// Equation(s):
// \my_regfile|data_readRegA[0]~63_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[0].df|q~q  & ((\my_regfile|register[12].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~63 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~65 (
// Equation(s):
// \my_regfile|data_readRegA[0]~65_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[0].df|q~q  & ((\my_regfile|register[16].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~65 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~64 (
// Equation(s):
// \my_regfile|data_readRegA[0]~64_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[0].df|q~q  & ((\my_regfile|register[14].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d2|and6~combout )))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~64 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~62 (
// Equation(s):
// \my_regfile|data_readRegA[0]~62_combout  = (\my_regfile|register[9].df|dffe_array[0].df|q~q  & (((\my_regfile|register[10].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|d0|d2|and1~combout ),
	.datad(\my_regfile|register[10].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~62 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~66 (
// Equation(s):
// \my_regfile|data_readRegA[0]~66_combout  = (\my_regfile|data_readRegA[0]~63_combout  & (\my_regfile|data_readRegA[0]~65_combout  & (\my_regfile|data_readRegA[0]~64_combout  & \my_regfile|data_readRegA[0]~62_combout )))

	.dataa(\my_regfile|data_readRegA[0]~63_combout ),
	.datab(\my_regfile|data_readRegA[0]~65_combout ),
	.datac(\my_regfile|data_readRegA[0]~64_combout ),
	.datad(\my_regfile|data_readRegA[0]~62_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~66 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~56 (
// Equation(s):
// \my_regfile|data_readRegA[0]~56_combout  = (\my_regfile|register[1].df|dffe_array[0].df|q~q  & (((\my_regfile|register[2].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~56 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~57 (
// Equation(s):
// \my_regfile|data_readRegA[0]~57_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~57 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~58 (
// Equation(s):
// \my_regfile|data_readRegA[0]~58_combout  = (\my_regfile|data_readRegA[0]~57_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[0]~57_combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~58 .lut_mask = 16'h2022;
defparam \my_regfile|data_readRegA[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~60 (
// Equation(s):
// \my_regfile|data_readRegA[0]~60_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[0].df|q~q  & ((\my_regfile|register[7].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~60 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~59 (
// Equation(s):
// \my_regfile|data_readRegA[0]~59_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[0].df|q~q  & ((\my_regfile|register[6].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~59 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~61 (
// Equation(s):
// \my_regfile|data_readRegA[0]~61_combout  = (\my_regfile|data_readRegA[0]~56_combout  & (\my_regfile|data_readRegA[0]~58_combout  & (\my_regfile|data_readRegA[0]~60_combout  & \my_regfile|data_readRegA[0]~59_combout )))

	.dataa(\my_regfile|data_readRegA[0]~56_combout ),
	.datab(\my_regfile|data_readRegA[0]~58_combout ),
	.datac(\my_regfile|data_readRegA[0]~60_combout ),
	.datad(\my_regfile|data_readRegA[0]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~61 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~77 (
// Equation(s):
// \my_regfile|data_readRegA[0]~77_combout  = (\my_regfile|data_readRegA[0]~71_combout  & (\my_regfile|data_readRegA[0]~76_combout  & (\my_regfile|data_readRegA[0]~66_combout  & \my_regfile|data_readRegA[0]~61_combout )))

	.dataa(\my_regfile|data_readRegA[0]~71_combout ),
	.datab(\my_regfile|data_readRegA[0]~76_combout ),
	.datac(\my_regfile|data_readRegA[0]~66_combout ),
	.datad(\my_regfile|data_readRegA[0]~61_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~77 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~53 (
// Equation(s):
// \my_regfile|data_readRegB[0]~53_combout  = (\my_regfile|data_readRegB[0]~52_combout  & (\my_regfile|data_readRegB[0]~42_combout  & (\my_regfile|data_readRegB[0]~37_combout  & \my_regfile|data_readRegB[0]~47_combout )))

	.dataa(\my_regfile|data_readRegB[0]~52_combout ),
	.datab(\my_regfile|data_readRegB[0]~42_combout ),
	.datac(\my_regfile|data_readRegB[0]~37_combout ),
	.datad(\my_regfile|data_readRegB[0]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~53 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~59 (
// Equation(s):
// \my_regfile|data_readRegB[1]~59_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[1].df|q~q  & ((\my_regfile|register[8].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~59 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~58 (
// Equation(s):
// \my_regfile|data_readRegB[1]~58_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[1].df|q~q  & ((\my_regfile|register[6].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~58 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~60 (
// Equation(s):
// \my_regfile|data_readRegB[1]~60_combout  = (\my_regfile|data_readRegB[1]~59_combout  & \my_regfile|data_readRegB[1]~58_combout )

	.dataa(\my_regfile|data_readRegB[1]~59_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[1]~58_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~60 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegB[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~63 (
// Equation(s):
// \my_regfile|data_readRegB[1]~63_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[1].df|q~q  & ((\my_regfile|register[13].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~63 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~64 (
// Equation(s):
// \my_regfile|data_readRegB[1]~64_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[1].df|q~q  & ((\my_regfile|register[16].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~64 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[1]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~62 (
// Equation(s):
// \my_regfile|data_readRegB[1]~62_combout  = (\my_regfile|register[12].df|dffe_array[1].df|q~q  & (((\my_regfile|register[11].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # (!\my_regfile|register[12].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~62 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~61 (
// Equation(s):
// \my_regfile|data_readRegB[1]~61_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[1].df|q~q  & ((\my_regfile|register[10].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~61 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~65 (
// Equation(s):
// \my_regfile|data_readRegB[1]~65_combout  = (\my_regfile|data_readRegB[1]~63_combout  & (\my_regfile|data_readRegB[1]~64_combout  & (\my_regfile|data_readRegB[1]~62_combout  & \my_regfile|data_readRegB[1]~61_combout )))

	.dataa(\my_regfile|data_readRegB[1]~63_combout ),
	.datab(\my_regfile|data_readRegB[1]~64_combout ),
	.datac(\my_regfile|data_readRegB[1]~62_combout ),
	.datad(\my_regfile|data_readRegB[1]~61_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~65 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \my_regfile|d1|d1|and4 (
// Equation(s):
// \my_regfile|d1|d1|and4~combout  = (\my_regfile|d1|d1|and4~0_combout  & (!\my_processor|ctrl_readRegB[1]~0_combout  & !\my_processor|ctrl_readRegB[0]~2_combout ))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and4~0_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and4 .lut_mask = 16'h000C;
defparam \my_regfile|d1|d1|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~56 (
// Equation(s):
// \my_regfile|data_readRegB[1]~56_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~56 .lut_mask = 16'h2233;
defparam \my_regfile|data_readRegB[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~55 (
// Equation(s):
// \my_regfile|data_readRegB[1]~55_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[1].df|q~q  & ((\my_regfile|register[2].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~55 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~57 (
// Equation(s):
// \my_regfile|data_readRegB[1]~57_combout  = (\my_regfile|data_readRegB[1]~56_combout  & (\my_regfile|data_readRegB[1]~55_combout  & ((\my_regfile|register[4].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[1]~56_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|data_readRegB[1]~55_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~57 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~72 (
// Equation(s):
// \my_regfile|data_readRegB[1]~72_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[1].df|q~q  & ((\my_regfile|register[27].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~72 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[1]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~71 (
// Equation(s):
// \my_regfile|data_readRegB[1]~71_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[1].df|q~q  & ((\my_regfile|register[25].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~71 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[1]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~73 (
// Equation(s):
// \my_regfile|data_readRegB[1]~73_combout  = (\my_regfile|register[30].df|dffe_array[1].df|q~q  & (((\my_regfile|register[31].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~73 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[1]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~74 (
// Equation(s):
// \my_regfile|data_readRegB[1]~74_combout  = (\my_regfile|data_readRegB[1]~73_combout  & ((\my_regfile|register[29].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[1]~73_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~74 .lut_mask = 16'hC0CC;
defparam \my_regfile|data_readRegB[1]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~67 (
// Equation(s):
// \my_regfile|data_readRegB[1]~67_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[1].df|q~q  & ((\my_regfile|register[19].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~67 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[1]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~68 (
// Equation(s):
// \my_regfile|data_readRegB[1]~68_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[1].df|q~q  & ((\my_regfile|register[22].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~68 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~66 (
// Equation(s):
// \my_regfile|data_readRegB[1]~66_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[1].df|q~q  & ((\my_regfile|register[18].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d3|and2~combout )))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~66 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~69 (
// Equation(s):
// \my_regfile|data_readRegB[1]~69_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[1].df|q~q  & ((\my_regfile|register[24].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~69 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~70 (
// Equation(s):
// \my_regfile|data_readRegB[1]~70_combout  = (\my_regfile|data_readRegB[1]~67_combout  & (\my_regfile|data_readRegB[1]~68_combout  & (\my_regfile|data_readRegB[1]~66_combout  & \my_regfile|data_readRegB[1]~69_combout )))

	.dataa(\my_regfile|data_readRegB[1]~67_combout ),
	.datab(\my_regfile|data_readRegB[1]~68_combout ),
	.datac(\my_regfile|data_readRegB[1]~66_combout ),
	.datad(\my_regfile|data_readRegB[1]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~70 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~75 (
// Equation(s):
// \my_regfile|data_readRegB[1]~75_combout  = (\my_regfile|data_readRegB[1]~72_combout  & (\my_regfile|data_readRegB[1]~71_combout  & (\my_regfile|data_readRegB[1]~74_combout  & \my_regfile|data_readRegB[1]~70_combout )))

	.dataa(\my_regfile|data_readRegB[1]~72_combout ),
	.datab(\my_regfile|data_readRegB[1]~71_combout ),
	.datac(\my_regfile|data_readRegB[1]~74_combout ),
	.datad(\my_regfile|data_readRegB[1]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~75 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~76 (
// Equation(s):
// \my_regfile|data_readRegB[1]~76_combout  = (\my_regfile|data_readRegB[1]~60_combout  & (\my_regfile|data_readRegB[1]~65_combout  & (\my_regfile|data_readRegB[1]~57_combout  & \my_regfile|data_readRegB[1]~75_combout )))

	.dataa(\my_regfile|data_readRegB[1]~60_combout ),
	.datab(\my_regfile|data_readRegB[1]~65_combout ),
	.datac(\my_regfile|data_readRegB[1]~57_combout ),
	.datad(\my_regfile|data_readRegB[1]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~76 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~93 (
// Equation(s):
// \my_regfile|data_readRegB[2]~93_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[2].df|q~q  & ((\my_regfile|register[26].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~93 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~95 (
// Equation(s):
// \my_regfile|data_readRegB[2]~95_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[2].df|q~q  & ((\my_regfile|register[31].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~95 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[2]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~96 (
// Equation(s):
// \my_regfile|data_readRegB[2]~96_combout  = (\my_regfile|data_readRegB[2]~95_combout  & ((\my_regfile|register[29].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[2]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~96 .lut_mask = 16'hBB00;
defparam \my_regfile|data_readRegB[2]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~94 (
// Equation(s):
// \my_regfile|data_readRegB[2]~94_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[2].df|q~q  & ((\my_regfile|register[27].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~94 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~89 (
// Equation(s):
// \my_regfile|data_readRegB[2]~89_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[2].df|q~q  & ((\my_regfile|register[19].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~89 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~88 (
// Equation(s):
// \my_regfile|data_readRegB[2]~88_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[2].df|q~q  & ((\my_regfile|register[18].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d3|and2~combout )))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~88 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~90 (
// Equation(s):
// \my_regfile|data_readRegB[2]~90_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[2].df|q~q  & ((\my_regfile|register[22].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~90 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~91 (
// Equation(s):
// \my_regfile|data_readRegB[2]~91_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[2].df|q~q  & ((\my_regfile|register[24].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~91 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~92 (
// Equation(s):
// \my_regfile|data_readRegB[2]~92_combout  = (\my_regfile|data_readRegB[2]~89_combout  & (\my_regfile|data_readRegB[2]~88_combout  & (\my_regfile|data_readRegB[2]~90_combout  & \my_regfile|data_readRegB[2]~91_combout )))

	.dataa(\my_regfile|data_readRegB[2]~89_combout ),
	.datab(\my_regfile|data_readRegB[2]~88_combout ),
	.datac(\my_regfile|data_readRegB[2]~90_combout ),
	.datad(\my_regfile|data_readRegB[2]~91_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~92 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~97 (
// Equation(s):
// \my_regfile|data_readRegB[2]~97_combout  = (\my_regfile|data_readRegB[2]~93_combout  & (\my_regfile|data_readRegB[2]~96_combout  & (\my_regfile|data_readRegB[2]~94_combout  & \my_regfile|data_readRegB[2]~92_combout )))

	.dataa(\my_regfile|data_readRegB[2]~93_combout ),
	.datab(\my_regfile|data_readRegB[2]~96_combout ),
	.datac(\my_regfile|data_readRegB[2]~94_combout ),
	.datad(\my_regfile|data_readRegB[2]~92_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~97 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~80 (
// Equation(s):
// \my_regfile|data_readRegB[2]~80_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[2].df|q~q  & ((\my_regfile|register[5].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d1|and5~combout )))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~80 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~81 (
// Equation(s):
// \my_regfile|data_readRegB[2]~81_combout  = (((\my_regfile|register[7].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[1]~0_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_regfile|register[7].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~81 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegB[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~82 (
// Equation(s):
// \my_regfile|data_readRegB[2]~82_combout  = (\my_regfile|data_readRegB[2]~80_combout  & (\my_regfile|data_readRegB[2]~81_combout  & ((\my_regfile|register[8].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|data_readRegB[2]~80_combout ),
	.datab(\my_regfile|data_readRegB[2]~81_combout ),
	.datac(\my_regfile|register[8].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~82 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~85 (
// Equation(s):
// \my_regfile|data_readRegB[2]~85_combout  = (\my_regfile|register[14].df|dffe_array[2].df|q~q  & (((\my_regfile|register[13].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~85 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~84 (
// Equation(s):
// \my_regfile|data_readRegB[2]~84_combout  = (\my_regfile|register[12].df|dffe_array[2].df|q~q  & (((\my_regfile|register[11].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # (!\my_regfile|register[12].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~84 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~83 (
// Equation(s):
// \my_regfile|data_readRegB[2]~83_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[2].df|q~q  & ((\my_regfile|register[10].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~83 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~86 (
// Equation(s):
// \my_regfile|data_readRegB[2]~86_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[2].df|q~q  & ((\my_regfile|register[16].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~86 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~87 (
// Equation(s):
// \my_regfile|data_readRegB[2]~87_combout  = (\my_regfile|data_readRegB[2]~85_combout  & (\my_regfile|data_readRegB[2]~84_combout  & (\my_regfile|data_readRegB[2]~83_combout  & \my_regfile|data_readRegB[2]~86_combout )))

	.dataa(\my_regfile|data_readRegB[2]~85_combout ),
	.datab(\my_regfile|data_readRegB[2]~84_combout ),
	.datac(\my_regfile|data_readRegB[2]~83_combout ),
	.datad(\my_regfile|data_readRegB[2]~86_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~87 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~78 (
// Equation(s):
// \my_regfile|data_readRegB[2]~78_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~78 .lut_mask = 16'h2233;
defparam \my_regfile|data_readRegB[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~77 (
// Equation(s):
// \my_regfile|data_readRegB[2]~77_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[2].df|q~q  & ((\my_regfile|register[2].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~77 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~79 (
// Equation(s):
// \my_regfile|data_readRegB[2]~79_combout  = (\my_regfile|data_readRegB[2]~78_combout  & (\my_regfile|data_readRegB[2]~77_combout  & ((\my_regfile|register[4].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[2]~78_combout ),
	.datad(\my_regfile|data_readRegB[2]~77_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~79 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~98 (
// Equation(s):
// \my_regfile|data_readRegB[2]~98_combout  = (\my_regfile|data_readRegB[2]~97_combout  & (\my_regfile|data_readRegB[2]~82_combout  & (\my_regfile|data_readRegB[2]~87_combout  & \my_regfile|data_readRegB[2]~79_combout )))

	.dataa(\my_regfile|data_readRegB[2]~97_combout ),
	.datab(\my_regfile|data_readRegB[2]~82_combout ),
	.datac(\my_regfile|data_readRegB[2]~87_combout ),
	.datad(\my_regfile|data_readRegB[2]~79_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~98 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~105 (
// Equation(s):
// \my_regfile|data_readRegB[3]~105_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[3].df|q~q  & ((\my_regfile|register[9].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~105 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[3]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~107 (
// Equation(s):
// \my_regfile|data_readRegB[3]~107_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[3].df|q~q  & ((\my_regfile|register[13].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~107 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[3]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~106 (
// Equation(s):
// \my_regfile|data_readRegB[3]~106_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[3].df|q~q  & ((\my_regfile|register[12].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~106 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~108 (
// Equation(s):
// \my_regfile|data_readRegB[3]~108_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[3].df|q~q  & ((\my_regfile|register[16].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~108 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[3]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~109 (
// Equation(s):
// \my_regfile|data_readRegB[3]~109_combout  = (\my_regfile|data_readRegB[3]~105_combout  & (\my_regfile|data_readRegB[3]~107_combout  & (\my_regfile|data_readRegB[3]~106_combout  & \my_regfile|data_readRegB[3]~108_combout )))

	.dataa(\my_regfile|data_readRegB[3]~105_combout ),
	.datab(\my_regfile|data_readRegB[3]~107_combout ),
	.datac(\my_regfile|data_readRegB[3]~106_combout ),
	.datad(\my_regfile|data_readRegB[3]~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~109 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~116 (
// Equation(s):
// \my_regfile|data_readRegB[3]~116_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[3].df|q~q  & ((\my_regfile|register[27].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~116 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[3]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~113 (
// Equation(s):
// \my_regfile|data_readRegB[3]~113_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[3].df|q~q  & ((\my_regfile|register[24].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d4|and0~combout )))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~113 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[3]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~111 (
// Equation(s):
// \my_regfile|data_readRegB[3]~111_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[3].df|q~q  & ((\my_regfile|register[20].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~111 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~110 (
// Equation(s):
// \my_regfile|data_readRegB[3]~110_combout  = (\my_regfile|register[18].df|dffe_array[3].df|q~q  & (((\my_regfile|register[17].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~110 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[3]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~112 (
// Equation(s):
// \my_regfile|data_readRegB[3]~112_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[3].df|q~q  & ((\my_regfile|register[22].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~112 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[3]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~114 (
// Equation(s):
// \my_regfile|data_readRegB[3]~114_combout  = (\my_regfile|data_readRegB[3]~113_combout  & (\my_regfile|data_readRegB[3]~111_combout  & (\my_regfile|data_readRegB[3]~110_combout  & \my_regfile|data_readRegB[3]~112_combout )))

	.dataa(\my_regfile|data_readRegB[3]~113_combout ),
	.datab(\my_regfile|data_readRegB[3]~111_combout ),
	.datac(\my_regfile|data_readRegB[3]~110_combout ),
	.datad(\my_regfile|data_readRegB[3]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~114 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~117 (
// Equation(s):
// \my_regfile|data_readRegB[3]~117_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[3].df|q~q  & ((\my_regfile|register[31].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~117 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~118 (
// Equation(s):
// \my_regfile|data_readRegB[3]~118_combout  = (\my_regfile|data_readRegB[3]~117_combout  & ((\my_regfile|register[29].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[3]~117_combout ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~118 .lut_mask = 16'hAA22;
defparam \my_regfile|data_readRegB[3]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~115 (
// Equation(s):
// \my_regfile|data_readRegB[3]~115_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[3].df|q~q  & ((\my_regfile|register[26].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~115 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[3]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~119 (
// Equation(s):
// \my_regfile|data_readRegB[3]~119_combout  = (\my_regfile|data_readRegB[3]~116_combout  & (\my_regfile|data_readRegB[3]~114_combout  & (\my_regfile|data_readRegB[3]~118_combout  & \my_regfile|data_readRegB[3]~115_combout )))

	.dataa(\my_regfile|data_readRegB[3]~116_combout ),
	.datab(\my_regfile|data_readRegB[3]~114_combout ),
	.datac(\my_regfile|data_readRegB[3]~118_combout ),
	.datad(\my_regfile|data_readRegB[3]~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~119 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~102 (
// Equation(s):
// \my_regfile|data_readRegB[3]~102_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[3].df|q~q  & ((\my_regfile|register[6].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~102 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~103 (
// Equation(s):
// \my_regfile|data_readRegB[3]~103_combout  = (((\my_regfile|register[7].df|dffe_array[3].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~2_combout )) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[1]~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_regfile|d1|d1|and4~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|register[7].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~103 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegB[3]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~104 (
// Equation(s):
// \my_regfile|data_readRegB[3]~104_combout  = (\my_regfile|data_readRegB[3]~102_combout  & (\my_regfile|data_readRegB[3]~103_combout  & ((\my_regfile|register[8].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|data_readRegB[3]~102_combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|data_readRegB[3]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~104 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[3]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~100 (
// Equation(s):
// \my_regfile|data_readRegB[3]~100_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~100 .lut_mask = 16'h5511;
defparam \my_regfile|data_readRegB[3]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~99 (
// Equation(s):
// \my_regfile|data_readRegB[3]~99_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[3].df|q~q  & ((\my_regfile|register[2].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~99 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~101 (
// Equation(s):
// \my_regfile|data_readRegB[3]~101_combout  = (\my_regfile|data_readRegB[3]~100_combout  & (\my_regfile|data_readRegB[3]~99_combout  & ((\my_regfile|register[4].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[3]~100_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|data_readRegB[3]~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~101 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[3]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~120 (
// Equation(s):
// \my_regfile|data_readRegB[3]~120_combout  = (\my_regfile|data_readRegB[3]~109_combout  & (\my_regfile|data_readRegB[3]~119_combout  & (\my_regfile|data_readRegB[3]~104_combout  & \my_regfile|data_readRegB[3]~101_combout )))

	.dataa(\my_regfile|data_readRegB[3]~109_combout ),
	.datab(\my_regfile|data_readRegB[3]~119_combout ),
	.datac(\my_regfile|data_readRegB[3]~104_combout ),
	.datad(\my_regfile|data_readRegB[3]~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~120 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~121 (
// Equation(s):
// \my_regfile|data_readRegB[4]~121_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[4].df|q~q  & ((\my_regfile|register[2].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~121 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[4]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~122 (
// Equation(s):
// \my_regfile|data_readRegB[4]~122_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~122 .lut_mask = 16'h00BB;
defparam \my_regfile|data_readRegB[4]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~123 (
// Equation(s):
// \my_regfile|data_readRegB[4]~123_combout  = (\my_regfile|data_readRegB[4]~121_combout  & (\my_regfile|data_readRegB[4]~122_combout  & ((\my_regfile|register[4].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[4]~121_combout ),
	.datab(\my_regfile|register[4].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[4]~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~123 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[4]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~124 (
// Equation(s):
// \my_regfile|data_readRegB[4]~124_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[4].df|q~q  & ((\my_regfile|register[5].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~124 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~125 (
// Equation(s):
// \my_regfile|data_readRegB[4]~125_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[4].df|q~q  & ((\my_regfile|register[8].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~125 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[4]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~126 (
// Equation(s):
// \my_regfile|data_readRegB[4]~126_combout  = (\my_regfile|data_readRegB[4]~124_combout  & \my_regfile|data_readRegB[4]~125_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[4]~124_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[4]~125_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~126 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[4]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~128 (
// Equation(s):
// \my_regfile|data_readRegB[4]~128_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[4].df|q~q  & ((\my_regfile|register[12].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~128 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[4]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~129 (
// Equation(s):
// \my_regfile|data_readRegB[4]~129_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[4].df|q~q  & ((\my_regfile|register[13].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~129 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~127 (
// Equation(s):
// \my_regfile|data_readRegB[4]~127_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[4].df|q~q  & ((\my_regfile|register[10].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~127 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[4]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~130 (
// Equation(s):
// \my_regfile|data_readRegB[4]~130_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[4].df|q~q  & ((\my_regfile|register[16].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~130 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[4]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~131 (
// Equation(s):
// \my_regfile|data_readRegB[4]~131_combout  = (\my_regfile|data_readRegB[4]~128_combout  & (\my_regfile|data_readRegB[4]~129_combout  & (\my_regfile|data_readRegB[4]~127_combout  & \my_regfile|data_readRegB[4]~130_combout )))

	.dataa(\my_regfile|data_readRegB[4]~128_combout ),
	.datab(\my_regfile|data_readRegB[4]~129_combout ),
	.datac(\my_regfile|data_readRegB[4]~127_combout ),
	.datad(\my_regfile|data_readRegB[4]~130_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~131 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~138 (
// Equation(s):
// \my_regfile|data_readRegB[4]~138_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[4].df|q~q  & ((\my_regfile|register[27].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~138 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~139 (
// Equation(s):
// \my_regfile|data_readRegB[4]~139_combout  = (\my_regfile|register[30].df|dffe_array[4].df|q~q  & (((\my_regfile|register[31].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~139 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[4]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~140 (
// Equation(s):
// \my_regfile|data_readRegB[4]~140_combout  = (\my_regfile|data_readRegB[4]~139_combout  & ((\my_regfile|register[29].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(\my_regfile|data_readRegB[4]~139_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~140 .lut_mask = 16'hCF00;
defparam \my_regfile|data_readRegB[4]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~137 (
// Equation(s):
// \my_regfile|data_readRegB[4]~137_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[4].df|q~q  & ((\my_regfile|register[25].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~137 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[4]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~133 (
// Equation(s):
// \my_regfile|data_readRegB[4]~133_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[4].df|q~q  & ((\my_regfile|register[19].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~133 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~132 (
// Equation(s):
// \my_regfile|data_readRegB[4]~132_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[4].df|q~q  & ((\my_regfile|register[18].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d3|and2~combout )))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~132 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[4]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~135 (
// Equation(s):
// \my_regfile|data_readRegB[4]~135_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[4].df|q~q  & ((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~135 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[4]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~134 (
// Equation(s):
// \my_regfile|data_readRegB[4]~134_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[4].df|q~q  & ((\my_regfile|register[22].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~134 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[4]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~136 (
// Equation(s):
// \my_regfile|data_readRegB[4]~136_combout  = (\my_regfile|data_readRegB[4]~133_combout  & (\my_regfile|data_readRegB[4]~132_combout  & (\my_regfile|data_readRegB[4]~135_combout  & \my_regfile|data_readRegB[4]~134_combout )))

	.dataa(\my_regfile|data_readRegB[4]~133_combout ),
	.datab(\my_regfile|data_readRegB[4]~132_combout ),
	.datac(\my_regfile|data_readRegB[4]~135_combout ),
	.datad(\my_regfile|data_readRegB[4]~134_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~136 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~141 (
// Equation(s):
// \my_regfile|data_readRegB[4]~141_combout  = (\my_regfile|data_readRegB[4]~138_combout  & (\my_regfile|data_readRegB[4]~140_combout  & (\my_regfile|data_readRegB[4]~137_combout  & \my_regfile|data_readRegB[4]~136_combout )))

	.dataa(\my_regfile|data_readRegB[4]~138_combout ),
	.datab(\my_regfile|data_readRegB[4]~140_combout ),
	.datac(\my_regfile|data_readRegB[4]~137_combout ),
	.datad(\my_regfile|data_readRegB[4]~136_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~141 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~142 (
// Equation(s):
// \my_regfile|data_readRegB[4]~142_combout  = (\my_regfile|data_readRegB[4]~123_combout  & (\my_regfile|data_readRegB[4]~126_combout  & (\my_regfile|data_readRegB[4]~131_combout  & \my_regfile|data_readRegB[4]~141_combout )))

	.dataa(\my_regfile|data_readRegB[4]~123_combout ),
	.datab(\my_regfile|data_readRegB[4]~126_combout ),
	.datac(\my_regfile|data_readRegB[4]~131_combout ),
	.datad(\my_regfile|data_readRegB[4]~141_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~142 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~159 (
// Equation(s):
// \my_regfile|data_readRegB[5]~159_combout  = (\my_regfile|register[26].df|dffe_array[5].df|q~q  & (((\my_regfile|register[25].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~159 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[5]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~161 (
// Equation(s):
// \my_regfile|data_readRegB[5]~161_combout  = (\my_regfile|register[30].df|dffe_array[5].df|q~q  & (((\my_regfile|register[31].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~161 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[5]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~162 (
// Equation(s):
// \my_regfile|data_readRegB[5]~162_combout  = (\my_regfile|data_readRegB[5]~161_combout  & ((\my_regfile|register[29].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[5]~161_combout ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~162 .lut_mask = 16'hAA22;
defparam \my_regfile|data_readRegB[5]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~160 (
// Equation(s):
// \my_regfile|data_readRegB[5]~160_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[5].df|q~q  & ((\my_regfile|register[27].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~160 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[5]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~155 (
// Equation(s):
// \my_regfile|data_readRegB[5]~155_combout  = (\my_regfile|register[20].df|dffe_array[5].df|q~q  & (((\my_regfile|register[19].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~155 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[5]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~157 (
// Equation(s):
// \my_regfile|data_readRegB[5]~157_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[5].df|q~q  & ((\my_regfile|register[24].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~157 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[5]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~156 (
// Equation(s):
// \my_regfile|data_readRegB[5]~156_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[5].df|q~q  & ((\my_regfile|register[22].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~156 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[5]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~154 (
// Equation(s):
// \my_regfile|data_readRegB[5]~154_combout  = (\my_regfile|register[18].df|dffe_array[5].df|q~q  & (((\my_regfile|register[17].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d3|and1~combout ))) # (!\my_regfile|register[18].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~154 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[5]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~158 (
// Equation(s):
// \my_regfile|data_readRegB[5]~158_combout  = (\my_regfile|data_readRegB[5]~155_combout  & (\my_regfile|data_readRegB[5]~157_combout  & (\my_regfile|data_readRegB[5]~156_combout  & \my_regfile|data_readRegB[5]~154_combout )))

	.dataa(\my_regfile|data_readRegB[5]~155_combout ),
	.datab(\my_regfile|data_readRegB[5]~157_combout ),
	.datac(\my_regfile|data_readRegB[5]~156_combout ),
	.datad(\my_regfile|data_readRegB[5]~154_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~158 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~163 (
// Equation(s):
// \my_regfile|data_readRegB[5]~163_combout  = (\my_regfile|data_readRegB[5]~159_combout  & (\my_regfile|data_readRegB[5]~162_combout  & (\my_regfile|data_readRegB[5]~160_combout  & \my_regfile|data_readRegB[5]~158_combout )))

	.dataa(\my_regfile|data_readRegB[5]~159_combout ),
	.datab(\my_regfile|data_readRegB[5]~162_combout ),
	.datac(\my_regfile|data_readRegB[5]~160_combout ),
	.datad(\my_regfile|data_readRegB[5]~158_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~163 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~143 (
// Equation(s):
// \my_regfile|data_readRegB[5]~143_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[5].df|q~q  & ((\my_regfile|register[2].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~143 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[5]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~144 (
// Equation(s):
// \my_regfile|data_readRegB[5]~144_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[5].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~144 .lut_mask = 16'h4455;
defparam \my_regfile|data_readRegB[5]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~145 (
// Equation(s):
// \my_regfile|data_readRegB[5]~145_combout  = (\my_regfile|data_readRegB[5]~143_combout  & (\my_regfile|data_readRegB[5]~144_combout  & ((\my_regfile|register[4].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[5]~143_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|data_readRegB[5]~144_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~145 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[5]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~146 (
// Equation(s):
// \my_regfile|data_readRegB[5]~146_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[5].df|q~q  & ((\my_regfile|register[6].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~146 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[5]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~147 (
// Equation(s):
// \my_regfile|data_readRegB[5]~147_combout  = (((\my_regfile|register[7].df|dffe_array[5].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~2_combout )) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[1]~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_regfile|d1|d1|and4~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|register[7].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~147 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegB[5]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~148 (
// Equation(s):
// \my_regfile|data_readRegB[5]~148_combout  = (\my_regfile|data_readRegB[5]~146_combout  & (\my_regfile|data_readRegB[5]~147_combout  & ((\my_regfile|register[8].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|data_readRegB[5]~146_combout ),
	.datad(\my_regfile|data_readRegB[5]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~148 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[5]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~152 (
// Equation(s):
// \my_regfile|data_readRegB[5]~152_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[5].df|q~q  & ((\my_regfile|register[16].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~152 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[5]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~150 (
// Equation(s):
// \my_regfile|data_readRegB[5]~150_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[5].df|q~q  & ((\my_regfile|register[12].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~150 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[5]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~149 (
// Equation(s):
// \my_regfile|data_readRegB[5]~149_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[5].df|q~q  & ((\my_regfile|register[9].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~149 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[5]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~151 (
// Equation(s):
// \my_regfile|data_readRegB[5]~151_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[5].df|q~q  & ((\my_regfile|register[14].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d2|and6~combout )))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~151 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[5]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~153 (
// Equation(s):
// \my_regfile|data_readRegB[5]~153_combout  = (\my_regfile|data_readRegB[5]~152_combout  & (\my_regfile|data_readRegB[5]~150_combout  & (\my_regfile|data_readRegB[5]~149_combout  & \my_regfile|data_readRegB[5]~151_combout )))

	.dataa(\my_regfile|data_readRegB[5]~152_combout ),
	.datab(\my_regfile|data_readRegB[5]~150_combout ),
	.datac(\my_regfile|data_readRegB[5]~149_combout ),
	.datad(\my_regfile|data_readRegB[5]~151_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~153 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~164 (
// Equation(s):
// \my_regfile|data_readRegB[5]~164_combout  = (\my_regfile|data_readRegB[5]~163_combout  & (\my_regfile|data_readRegB[5]~145_combout  & (\my_regfile|data_readRegB[5]~148_combout  & \my_regfile|data_readRegB[5]~153_combout )))

	.dataa(\my_regfile|data_readRegB[5]~163_combout ),
	.datab(\my_regfile|data_readRegB[5]~145_combout ),
	.datac(\my_regfile|data_readRegB[5]~148_combout ),
	.datad(\my_regfile|data_readRegB[5]~153_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~164 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~179 (
// Equation(s):
// \my_regfile|data_readRegB[6]~179_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[6].df|q~q  & ((\my_regfile|register[24].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~179 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[6]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~178 (
// Equation(s):
// \my_regfile|data_readRegB[6]~178_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[6].df|q~q  & ((\my_regfile|register[22].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~178 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[6]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~176 (
// Equation(s):
// \my_regfile|data_readRegB[6]~176_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[6].df|q~q  & ((\my_regfile|register[18].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~176 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[6]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~177 (
// Equation(s):
// \my_regfile|data_readRegB[6]~177_combout  = (\my_regfile|register[19].df|dffe_array[6].df|q~q  & (((\my_regfile|register[20].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~177 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[6]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~180 (
// Equation(s):
// \my_regfile|data_readRegB[6]~180_combout  = (\my_regfile|data_readRegB[6]~179_combout  & (\my_regfile|data_readRegB[6]~178_combout  & (\my_regfile|data_readRegB[6]~176_combout  & \my_regfile|data_readRegB[6]~177_combout )))

	.dataa(\my_regfile|data_readRegB[6]~179_combout ),
	.datab(\my_regfile|data_readRegB[6]~178_combout ),
	.datac(\my_regfile|data_readRegB[6]~176_combout ),
	.datad(\my_regfile|data_readRegB[6]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~180 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~181 (
// Equation(s):
// \my_regfile|data_readRegB[6]~181_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[6].df|q~q  & ((\my_regfile|register[26].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~181 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~182 (
// Equation(s):
// \my_regfile|data_readRegB[6]~182_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[6].df|q~q  & ((\my_regfile|register[27].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~182 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[6]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~183 (
// Equation(s):
// \my_regfile|data_readRegB[6]~183_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[6].df|q~q  & ((\my_regfile|register[30].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~183 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[6]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~184 (
// Equation(s):
// \my_regfile|data_readRegB[6]~184_combout  = (\my_regfile|data_readRegB[6]~183_combout  & ((\my_regfile|register[29].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[6]~183_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~184 .lut_mask = 16'hBB00;
defparam \my_regfile|data_readRegB[6]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~185 (
// Equation(s):
// \my_regfile|data_readRegB[6]~185_combout  = (\my_regfile|data_readRegB[6]~180_combout  & (\my_regfile|data_readRegB[6]~181_combout  & (\my_regfile|data_readRegB[6]~182_combout  & \my_regfile|data_readRegB[6]~184_combout )))

	.dataa(\my_regfile|data_readRegB[6]~180_combout ),
	.datab(\my_regfile|data_readRegB[6]~181_combout ),
	.datac(\my_regfile|data_readRegB[6]~182_combout ),
	.datad(\my_regfile|data_readRegB[6]~184_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~185 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~168 (
// Equation(s):
// \my_regfile|data_readRegB[6]~168_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[6].df|q~q  & ((\my_regfile|register[6].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~168 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[6]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~171 (
// Equation(s):
// \my_regfile|data_readRegB[6]~171_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[6].df|q~q  & ((\my_regfile|register[12].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~171 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[6]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~170 (
// Equation(s):
// \my_regfile|data_readRegB[6]~170_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[6].df|q~q  & ((\my_regfile|register[9].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~170 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~173 (
// Equation(s):
// \my_regfile|data_readRegB[6]~173_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[6].df|q~q  & ((\my_regfile|register[16].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~173 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[6]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~172 (
// Equation(s):
// \my_regfile|data_readRegB[6]~172_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[6].df|q~q  & ((\my_regfile|register[14].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d2|and6~combout )))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~172 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[6]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~174 (
// Equation(s):
// \my_regfile|data_readRegB[6]~174_combout  = (\my_regfile|data_readRegB[6]~171_combout  & (\my_regfile|data_readRegB[6]~170_combout  & (\my_regfile|data_readRegB[6]~173_combout  & \my_regfile|data_readRegB[6]~172_combout )))

	.dataa(\my_regfile|data_readRegB[6]~171_combout ),
	.datab(\my_regfile|data_readRegB[6]~170_combout ),
	.datac(\my_regfile|data_readRegB[6]~173_combout ),
	.datad(\my_regfile|data_readRegB[6]~172_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~174 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~165 (
// Equation(s):
// \my_regfile|data_readRegB[6]~165_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[6].df|q~q  & ((\my_regfile|register[2].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~165 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[6]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~166 (
// Equation(s):
// \my_regfile|data_readRegB[6]~166_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~166 .lut_mask = 16'h00BB;
defparam \my_regfile|data_readRegB[6]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~167 (
// Equation(s):
// \my_regfile|data_readRegB[6]~167_combout  = (\my_regfile|data_readRegB[6]~165_combout  & (\my_regfile|data_readRegB[6]~166_combout  & ((\my_regfile|register[4].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[6]~165_combout ),
	.datab(\my_regfile|data_readRegB[6]~166_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~167 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[6]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~169 (
// Equation(s):
// \my_regfile|data_readRegB[6]~169_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[6].df|q~q  & ((\my_regfile|register[8].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~169 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[6]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~175 (
// Equation(s):
// \my_regfile|data_readRegB[6]~175_combout  = (\my_regfile|data_readRegB[6]~168_combout  & (\my_regfile|data_readRegB[6]~174_combout  & (\my_regfile|data_readRegB[6]~167_combout  & \my_regfile|data_readRegB[6]~169_combout )))

	.dataa(\my_regfile|data_readRegB[6]~168_combout ),
	.datab(\my_regfile|data_readRegB[6]~174_combout ),
	.datac(\my_regfile|data_readRegB[6]~167_combout ),
	.datad(\my_regfile|data_readRegB[6]~169_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~175 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~186 (
// Equation(s):
// \my_regfile|data_readRegB[6]~186_combout  = (\my_regfile|data_readRegB[6]~185_combout  & \my_regfile|data_readRegB[6]~175_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[6]~185_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[6]~175_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~186 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[6]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~195 (
// Equation(s):
// \my_regfile|data_readRegB[7]~195_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[7].df|q~q  & ((\my_regfile|register[14].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d2|and6~combout )))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~195 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~194 (
// Equation(s):
// \my_regfile|data_readRegB[7]~194_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[7].df|q~q  & ((\my_regfile|register[12].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~194 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~196 (
// Equation(s):
// \my_regfile|data_readRegB[7]~196_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[7].df|q~q  & ((\my_regfile|register[16].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~196 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~193 (
// Equation(s):
// \my_regfile|data_readRegB[7]~193_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[7].df|q~q  & ((\my_regfile|register[10].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~193 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~197 (
// Equation(s):
// \my_regfile|data_readRegB[7]~197_combout  = (\my_regfile|data_readRegB[7]~195_combout  & (\my_regfile|data_readRegB[7]~194_combout  & (\my_regfile|data_readRegB[7]~196_combout  & \my_regfile|data_readRegB[7]~193_combout )))

	.dataa(\my_regfile|data_readRegB[7]~195_combout ),
	.datab(\my_regfile|data_readRegB[7]~194_combout ),
	.datac(\my_regfile|data_readRegB[7]~196_combout ),
	.datad(\my_regfile|data_readRegB[7]~193_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~197 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~205 (
// Equation(s):
// \my_regfile|data_readRegB[7]~205_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[7].df|q~q  & ((\my_regfile|register[31].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~205 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~206 (
// Equation(s):
// \my_regfile|data_readRegB[7]~206_combout  = (\my_regfile|data_readRegB[7]~205_combout  & ((\my_regfile|register[29].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[29].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|data_readRegB[7]~205_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~206 .lut_mask = 16'hF500;
defparam \my_regfile|data_readRegB[7]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~199 (
// Equation(s):
// \my_regfile|data_readRegB[7]~199_combout  = (\my_regfile|register[20].df|dffe_array[7].df|q~q  & ((\my_regfile|register[19].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d1|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|register[19].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|d1|d3|and4~combout ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~199 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[7]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~200 (
// Equation(s):
// \my_regfile|data_readRegB[7]~200_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[7].df|q~q  & ((\my_regfile|register[21].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~200 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[7]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~201 (
// Equation(s):
// \my_regfile|data_readRegB[7]~201_combout  = (\my_regfile|register[24].df|dffe_array[7].df|q~q  & (((\my_regfile|register[23].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|d1|d3|and7~combout ),
	.datad(\my_regfile|register[23].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~201 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[7]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~198 (
// Equation(s):
// \my_regfile|data_readRegB[7]~198_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[7].df|q~q  & ((\my_regfile|register[18].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d3|and2~combout )))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~198 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~202 (
// Equation(s):
// \my_regfile|data_readRegB[7]~202_combout  = (\my_regfile|data_readRegB[7]~199_combout  & (\my_regfile|data_readRegB[7]~200_combout  & (\my_regfile|data_readRegB[7]~201_combout  & \my_regfile|data_readRegB[7]~198_combout )))

	.dataa(\my_regfile|data_readRegB[7]~199_combout ),
	.datab(\my_regfile|data_readRegB[7]~200_combout ),
	.datac(\my_regfile|data_readRegB[7]~201_combout ),
	.datad(\my_regfile|data_readRegB[7]~198_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~202 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~203 (
// Equation(s):
// \my_regfile|data_readRegB[7]~203_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[7].df|q~q  & ((\my_regfile|register[25].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~203 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[7]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~204 (
// Equation(s):
// \my_regfile|data_readRegB[7]~204_combout  = (\my_regfile|register[28].df|dffe_array[7].df|q~q  & (((\my_regfile|register[27].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~204 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[7]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~207 (
// Equation(s):
// \my_regfile|data_readRegB[7]~207_combout  = (\my_regfile|data_readRegB[7]~206_combout  & (\my_regfile|data_readRegB[7]~202_combout  & (\my_regfile|data_readRegB[7]~203_combout  & \my_regfile|data_readRegB[7]~204_combout )))

	.dataa(\my_regfile|data_readRegB[7]~206_combout ),
	.datab(\my_regfile|data_readRegB[7]~202_combout ),
	.datac(\my_regfile|data_readRegB[7]~203_combout ),
	.datad(\my_regfile|data_readRegB[7]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~207 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~188 (
// Equation(s):
// \my_regfile|data_readRegB[7]~188_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~188 .lut_mask = 16'h00BB;
defparam \my_regfile|data_readRegB[7]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~187 (
// Equation(s):
// \my_regfile|data_readRegB[7]~187_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[7].df|q~q  & ((\my_regfile|register[2].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~187 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~189 (
// Equation(s):
// \my_regfile|data_readRegB[7]~189_combout  = (\my_regfile|data_readRegB[7]~188_combout  & (\my_regfile|data_readRegB[7]~187_combout  & ((\my_regfile|register[4].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[7]~188_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|data_readRegB[7]~187_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~189 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[7]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~191 (
// Equation(s):
// \my_regfile|data_readRegB[7]~191_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[7].df|q~q  & ((\my_regfile|register[8].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~191 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[7]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~190 (
// Equation(s):
// \my_regfile|data_readRegB[7]~190_combout  = (\my_processor|ctrl_readRegB[0]~2_combout ) # (((\my_regfile|register[6].df|dffe_array[7].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~0_combout )) # (!\my_regfile|d1|d1|and4~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|d1|d1|and4~0_combout ),
	.datac(\my_regfile|register[6].df|dffe_array[7].df|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~190 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegB[7]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~192 (
// Equation(s):
// \my_regfile|data_readRegB[7]~192_combout  = (\my_regfile|data_readRegB[7]~191_combout  & (\my_regfile|data_readRegB[7]~190_combout  & ((\my_regfile|register[5].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|data_readRegB[7]~191_combout ),
	.datab(\my_regfile|data_readRegB[7]~190_combout ),
	.datac(\my_regfile|d1|d1|and5~combout ),
	.datad(\my_regfile|register[5].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~192 .lut_mask = 16'h8808;
defparam \my_regfile|data_readRegB[7]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~208 (
// Equation(s):
// \my_regfile|data_readRegB[7]~208_combout  = (\my_regfile|data_readRegB[7]~197_combout  & (\my_regfile|data_readRegB[7]~207_combout  & (\my_regfile|data_readRegB[7]~189_combout  & \my_regfile|data_readRegB[7]~192_combout )))

	.dataa(\my_regfile|data_readRegB[7]~197_combout ),
	.datab(\my_regfile|data_readRegB[7]~207_combout ),
	.datac(\my_regfile|data_readRegB[7]~189_combout ),
	.datad(\my_regfile|data_readRegB[7]~192_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~208 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~209 (
// Equation(s):
// \my_regfile|data_readRegB[8]~209_combout  = (\my_regfile|register[26].df|dffe_array[8].df|q~q  & (((\my_regfile|register[25].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d4|and1~combout ))) # (!\my_regfile|register[26].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~209 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[8]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~218 (
// Equation(s):
// \my_regfile|data_readRegB[8]~218_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[8].df|q~q  & ((\my_regfile|register[16].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~218 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[8]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~217 (
// Equation(s):
// \my_regfile|data_readRegB[8]~217_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[8].df|q~q  & ((\my_regfile|register[14].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~217 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[8]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~215 (
// Equation(s):
// \my_regfile|data_readRegB[8]~215_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[8].df|q~q  & ((\my_regfile|register[10].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~215 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[8]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~216 (
// Equation(s):
// \my_regfile|data_readRegB[8]~216_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[8].df|q~q  & ((\my_regfile|register[12].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~216 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[8]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~219 (
// Equation(s):
// \my_regfile|data_readRegB[8]~219_combout  = (\my_regfile|data_readRegB[8]~218_combout  & (\my_regfile|data_readRegB[8]~217_combout  & (\my_regfile|data_readRegB[8]~215_combout  & \my_regfile|data_readRegB[8]~216_combout )))

	.dataa(\my_regfile|data_readRegB[8]~218_combout ),
	.datab(\my_regfile|data_readRegB[8]~217_combout ),
	.datac(\my_regfile|data_readRegB[8]~215_combout ),
	.datad(\my_regfile|data_readRegB[8]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~219 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~214 (
// Equation(s):
// \my_regfile|data_readRegB[8]~214_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[8].df|q~q  & ((\my_regfile|register[8].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~214 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[8]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~213 (
// Equation(s):
// \my_regfile|data_readRegB[8]~213_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[8].df|q~q  & ((\my_regfile|register[6].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~213 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[8]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~211 (
// Equation(s):
// \my_regfile|data_readRegB[8]~211_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[8].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~211 .lut_mask = 16'h4455;
defparam \my_regfile|data_readRegB[8]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~210 (
// Equation(s):
// \my_regfile|data_readRegB[8]~210_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[8].df|q~q  & ((\my_regfile|register[2].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~210 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[8]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~212 (
// Equation(s):
// \my_regfile|data_readRegB[8]~212_combout  = (\my_regfile|data_readRegB[8]~211_combout  & (\my_regfile|data_readRegB[8]~210_combout  & ((\my_regfile|register[4].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[8]~211_combout ),
	.datab(\my_regfile|data_readRegB[8]~210_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|register[4].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~212 .lut_mask = 16'h8808;
defparam \my_regfile|data_readRegB[8]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~220 (
// Equation(s):
// \my_regfile|data_readRegB[8]~220_combout  = (\my_regfile|data_readRegB[8]~219_combout  & (\my_regfile|data_readRegB[8]~214_combout  & (\my_regfile|data_readRegB[8]~213_combout  & \my_regfile|data_readRegB[8]~212_combout )))

	.dataa(\my_regfile|data_readRegB[8]~219_combout ),
	.datab(\my_regfile|data_readRegB[8]~214_combout ),
	.datac(\my_regfile|data_readRegB[8]~213_combout ),
	.datad(\my_regfile|data_readRegB[8]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~220 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~223 (
// Equation(s):
// \my_regfile|data_readRegB[8]~223_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[8].df|q~q  & ((\my_regfile|register[22].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~223 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[8]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~222 (
// Equation(s):
// \my_regfile|data_readRegB[8]~222_combout  = (\my_regfile|register[20].df|dffe_array[8].df|q~q  & (((\my_regfile|register[19].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~222 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[8]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~221 (
// Equation(s):
// \my_regfile|data_readRegB[8]~221_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[8].df|q~q  & ((\my_regfile|register[18].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~221 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[8]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~224 (
// Equation(s):
// \my_regfile|data_readRegB[8]~224_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[8].df|q~q  & ((\my_regfile|register[24].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~224 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[8]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~225 (
// Equation(s):
// \my_regfile|data_readRegB[8]~225_combout  = (\my_regfile|data_readRegB[8]~223_combout  & (\my_regfile|data_readRegB[8]~222_combout  & (\my_regfile|data_readRegB[8]~221_combout  & \my_regfile|data_readRegB[8]~224_combout )))

	.dataa(\my_regfile|data_readRegB[8]~223_combout ),
	.datab(\my_regfile|data_readRegB[8]~222_combout ),
	.datac(\my_regfile|data_readRegB[8]~221_combout ),
	.datad(\my_regfile|data_readRegB[8]~224_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~225 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~227 (
// Equation(s):
// \my_regfile|data_readRegB[8]~227_combout  = (\my_regfile|register[30].df|dffe_array[8].df|q~q  & ((\my_regfile|register[31].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~227 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[8]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~226 (
// Equation(s):
// \my_regfile|data_readRegB[8]~226_combout  = (\my_regfile|register[28].df|dffe_array[8].df|q~q  & (((\my_regfile|register[27].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~226 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[8]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~228 (
// Equation(s):
// \my_regfile|data_readRegB[8]~228_combout  = (\my_regfile|data_readRegB[8]~227_combout  & (\my_regfile|data_readRegB[8]~226_combout  & ((\my_regfile|register[29].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and5~combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|data_readRegB[8]~227_combout ),
	.datac(\my_regfile|data_readRegB[8]~226_combout ),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~228 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegB[8]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~229 (
// Equation(s):
// \my_regfile|data_readRegB[8]~229_combout  = (\my_regfile|data_readRegB[8]~209_combout  & (\my_regfile|data_readRegB[8]~220_combout  & (\my_regfile|data_readRegB[8]~225_combout  & \my_regfile|data_readRegB[8]~228_combout )))

	.dataa(\my_regfile|data_readRegB[8]~209_combout ),
	.datab(\my_regfile|data_readRegB[8]~220_combout ),
	.datac(\my_regfile|data_readRegB[8]~225_combout ),
	.datad(\my_regfile|data_readRegB[8]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~229 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~248 (
// Equation(s):
// \my_regfile|data_readRegB[9]~248_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[9].df|q~q  & ((\my_regfile|register[31].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~248 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[9]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~249 (
// Equation(s):
// \my_regfile|data_readRegB[9]~249_combout  = (\my_regfile|data_readRegB[9]~248_combout  & ((\my_regfile|register[29].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[9]~248_combout ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~249 .lut_mask = 16'hAA22;
defparam \my_regfile|data_readRegB[9]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~246 (
// Equation(s):
// \my_regfile|data_readRegB[9]~246_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[9].df|q~q  & ((\my_regfile|register[26].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~246 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[9]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~247 (
// Equation(s):
// \my_regfile|data_readRegB[9]~247_combout  = (\my_regfile|register[28].df|dffe_array[9].df|q~q  & (((\my_regfile|register[27].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~247 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[9]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~243 (
// Equation(s):
// \my_regfile|data_readRegB[9]~243_combout  = (\my_regfile|register[22].df|dffe_array[9].df|q~q  & (((\my_regfile|register[21].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~243 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[9]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~244 (
// Equation(s):
// \my_regfile|data_readRegB[9]~244_combout  = (\my_regfile|register[24].df|dffe_array[9].df|q~q  & (((\my_regfile|register[23].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~244 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[9]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~242 (
// Equation(s):
// \my_regfile|data_readRegB[9]~242_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[9].df|q~q  & ((\my_regfile|register[20].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~242 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[9]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~241 (
// Equation(s):
// \my_regfile|data_readRegB[9]~241_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[9].df|q~q  & ((\my_regfile|register[18].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~241 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[9]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~245 (
// Equation(s):
// \my_regfile|data_readRegB[9]~245_combout  = (\my_regfile|data_readRegB[9]~243_combout  & (\my_regfile|data_readRegB[9]~244_combout  & (\my_regfile|data_readRegB[9]~242_combout  & \my_regfile|data_readRegB[9]~241_combout )))

	.dataa(\my_regfile|data_readRegB[9]~243_combout ),
	.datab(\my_regfile|data_readRegB[9]~244_combout ),
	.datac(\my_regfile|data_readRegB[9]~242_combout ),
	.datad(\my_regfile|data_readRegB[9]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~245 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~250 (
// Equation(s):
// \my_regfile|data_readRegB[9]~250_combout  = (\my_regfile|data_readRegB[9]~249_combout  & (\my_regfile|data_readRegB[9]~246_combout  & (\my_regfile|data_readRegB[9]~247_combout  & \my_regfile|data_readRegB[9]~245_combout )))

	.dataa(\my_regfile|data_readRegB[9]~249_combout ),
	.datab(\my_regfile|data_readRegB[9]~246_combout ),
	.datac(\my_regfile|data_readRegB[9]~247_combout ),
	.datad(\my_regfile|data_readRegB[9]~245_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~250 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~238 (
// Equation(s):
// \my_regfile|data_readRegB[9]~238_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[9].df|q~q  & ((\my_regfile|register[14].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d2|and6~combout )))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~238 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[9]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~239 (
// Equation(s):
// \my_regfile|data_readRegB[9]~239_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[9].df|q~q  & ((\my_regfile|register[16].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~239 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[9]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~236 (
// Equation(s):
// \my_regfile|data_readRegB[9]~236_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[9].df|q~q  & ((\my_regfile|register[10].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~236 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[9]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~237 (
// Equation(s):
// \my_regfile|data_readRegB[9]~237_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[9].df|q~q  & ((\my_regfile|register[12].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~237 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[9]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~240 (
// Equation(s):
// \my_regfile|data_readRegB[9]~240_combout  = (\my_regfile|data_readRegB[9]~238_combout  & (\my_regfile|data_readRegB[9]~239_combout  & (\my_regfile|data_readRegB[9]~236_combout  & \my_regfile|data_readRegB[9]~237_combout )))

	.dataa(\my_regfile|data_readRegB[9]~238_combout ),
	.datab(\my_regfile|data_readRegB[9]~239_combout ),
	.datac(\my_regfile|data_readRegB[9]~236_combout ),
	.datad(\my_regfile|data_readRegB[9]~237_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~240 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~231 (
// Equation(s):
// \my_regfile|data_readRegB[9]~231_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~231 .lut_mask = 16'h5511;
defparam \my_regfile|data_readRegB[9]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~230 (
// Equation(s):
// \my_regfile|data_readRegB[9]~230_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[9].df|q~q  & ((\my_regfile|register[2].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~230 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[9]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~232 (
// Equation(s):
// \my_regfile|data_readRegB[9]~232_combout  = (\my_regfile|data_readRegB[9]~231_combout  & (\my_regfile|data_readRegB[9]~230_combout  & ((\my_regfile|register[4].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[9]~231_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|data_readRegB[9]~230_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~232 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[9]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~234 (
// Equation(s):
// \my_regfile|data_readRegB[9]~234_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[9].df|q~q  & ((\my_regfile|register[7].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~234 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[9]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~233 (
// Equation(s):
// \my_regfile|data_readRegB[9]~233_combout  = (\my_processor|ctrl_readRegB[1]~0_combout ) # (((\my_regfile|register[5].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|register[5].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~233 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegB[9]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~235 (
// Equation(s):
// \my_regfile|data_readRegB[9]~235_combout  = (\my_regfile|data_readRegB[9]~234_combout  & (\my_regfile|data_readRegB[9]~233_combout  & ((\my_regfile|register[6].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|data_readRegB[9]~234_combout ),
	.datac(\my_regfile|register[6].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|data_readRegB[9]~233_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~235 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[9]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~251 (
// Equation(s):
// \my_regfile|data_readRegB[9]~251_combout  = (\my_regfile|data_readRegB[9]~250_combout  & (\my_regfile|data_readRegB[9]~240_combout  & (\my_regfile|data_readRegB[9]~232_combout  & \my_regfile|data_readRegB[9]~235_combout )))

	.dataa(\my_regfile|data_readRegB[9]~250_combout ),
	.datab(\my_regfile|data_readRegB[9]~240_combout ),
	.datac(\my_regfile|data_readRegB[9]~232_combout ),
	.datad(\my_regfile|data_readRegB[9]~235_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~251 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~268 (
// Equation(s):
// \my_regfile|data_readRegB[10]~268_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[10].df|q~q  & ((\my_regfile|register[25].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~268 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[10]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~263 (
// Equation(s):
// \my_regfile|data_readRegB[10]~263_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[10].df|q~q  & ((\my_regfile|register[18].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~263 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[10]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~265 (
// Equation(s):
// \my_regfile|data_readRegB[10]~265_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[10].df|q~q  & ((\my_regfile|register[22].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~265 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[10]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~266 (
// Equation(s):
// \my_regfile|data_readRegB[10]~266_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[10].df|q~q  & ((\my_regfile|register[24].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d4|and0~combout )))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~266 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[10]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~264 (
// Equation(s):
// \my_regfile|data_readRegB[10]~264_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[10].df|q~q  & ((\my_regfile|register[19].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~264 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~267 (
// Equation(s):
// \my_regfile|data_readRegB[10]~267_combout  = (\my_regfile|data_readRegB[10]~263_combout  & (\my_regfile|data_readRegB[10]~265_combout  & (\my_regfile|data_readRegB[10]~266_combout  & \my_regfile|data_readRegB[10]~264_combout )))

	.dataa(\my_regfile|data_readRegB[10]~263_combout ),
	.datab(\my_regfile|data_readRegB[10]~265_combout ),
	.datac(\my_regfile|data_readRegB[10]~266_combout ),
	.datad(\my_regfile|data_readRegB[10]~264_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~267 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~270 (
// Equation(s):
// \my_regfile|data_readRegB[10]~270_combout  = (\my_regfile|register[30].df|dffe_array[10].df|q~q  & (((\my_regfile|register[31].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~270 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[10]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~271 (
// Equation(s):
// \my_regfile|data_readRegB[10]~271_combout  = (\my_regfile|data_readRegB[10]~270_combout  & ((\my_regfile|register[29].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[10].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(\my_regfile|data_readRegB[10]~270_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~271 .lut_mask = 16'hAF00;
defparam \my_regfile|data_readRegB[10]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~269 (
// Equation(s):
// \my_regfile|data_readRegB[10]~269_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[10].df|q~q  & ((\my_regfile|register[27].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~269 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~272 (
// Equation(s):
// \my_regfile|data_readRegB[10]~272_combout  = (\my_regfile|data_readRegB[10]~268_combout  & (\my_regfile|data_readRegB[10]~267_combout  & (\my_regfile|data_readRegB[10]~271_combout  & \my_regfile|data_readRegB[10]~269_combout )))

	.dataa(\my_regfile|data_readRegB[10]~268_combout ),
	.datab(\my_regfile|data_readRegB[10]~267_combout ),
	.datac(\my_regfile|data_readRegB[10]~271_combout ),
	.datad(\my_regfile|data_readRegB[10]~269_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~272 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~258 (
// Equation(s):
// \my_regfile|data_readRegB[10]~258_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[10].df|q~q  & ((\my_regfile|register[12].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~258 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[10]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~260 (
// Equation(s):
// \my_regfile|data_readRegB[10]~260_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[10].df|q~q  & ((\my_regfile|register[16].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~260 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[10]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~259 (
// Equation(s):
// \my_regfile|data_readRegB[10]~259_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[10].df|q~q  & ((\my_regfile|register[13].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~259 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[10]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~257 (
// Equation(s):
// \my_regfile|data_readRegB[10]~257_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[10].df|q~q  & ((\my_regfile|register[10].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~257 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[10]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~261 (
// Equation(s):
// \my_regfile|data_readRegB[10]~261_combout  = (\my_regfile|data_readRegB[10]~258_combout  & (\my_regfile|data_readRegB[10]~260_combout  & (\my_regfile|data_readRegB[10]~259_combout  & \my_regfile|data_readRegB[10]~257_combout )))

	.dataa(\my_regfile|data_readRegB[10]~258_combout ),
	.datab(\my_regfile|data_readRegB[10]~260_combout ),
	.datac(\my_regfile|data_readRegB[10]~259_combout ),
	.datad(\my_regfile|data_readRegB[10]~257_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~261 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~255 (
// Equation(s):
// \my_regfile|data_readRegB[10]~255_combout  = (\my_regfile|register[6].df|dffe_array[10].df|q~q  & (((\my_regfile|register[5].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~255 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[10]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~256 (
// Equation(s):
// \my_regfile|data_readRegB[10]~256_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[10].df|q~q  & ((\my_regfile|register[7].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~256 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~252 (
// Equation(s):
// \my_regfile|data_readRegB[10]~252_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[10].df|q~q  & ((\my_regfile|register[2].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~252 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[10]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~253 (
// Equation(s):
// \my_regfile|data_readRegB[10]~253_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~253 .lut_mask = 16'h00F3;
defparam \my_regfile|data_readRegB[10]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~254 (
// Equation(s):
// \my_regfile|data_readRegB[10]~254_combout  = (\my_regfile|data_readRegB[10]~252_combout  & (\my_regfile|data_readRegB[10]~253_combout  & ((\my_regfile|register[4].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[10]~252_combout ),
	.datab(\my_regfile|data_readRegB[10]~253_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~254 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[10]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~262 (
// Equation(s):
// \my_regfile|data_readRegB[10]~262_combout  = (\my_regfile|data_readRegB[10]~261_combout  & (\my_regfile|data_readRegB[10]~255_combout  & (\my_regfile|data_readRegB[10]~256_combout  & \my_regfile|data_readRegB[10]~254_combout )))

	.dataa(\my_regfile|data_readRegB[10]~261_combout ),
	.datab(\my_regfile|data_readRegB[10]~255_combout ),
	.datac(\my_regfile|data_readRegB[10]~256_combout ),
	.datad(\my_regfile|data_readRegB[10]~254_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~262 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~273 (
// Equation(s):
// \my_regfile|data_readRegB[10]~273_combout  = (\my_regfile|data_readRegB[10]~272_combout  & \my_regfile|data_readRegB[10]~262_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[10]~272_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[10]~262_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~273 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[10]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~281 (
// Equation(s):
// \my_regfile|data_readRegB[11]~281_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[11].df|q~q  & ((\my_regfile|register[13].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~281 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[11]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~280 (
// Equation(s):
// \my_regfile|data_readRegB[11]~280_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[11].df|q~q  & ((\my_regfile|register[12].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~280 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[11]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~279 (
// Equation(s):
// \my_regfile|data_readRegB[11]~279_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[11].df|q~q  & ((\my_regfile|register[10].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~279 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[11]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~282 (
// Equation(s):
// \my_regfile|data_readRegB[11]~282_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[11].df|q~q  & ((\my_regfile|register[16].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~282 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[11]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~283 (
// Equation(s):
// \my_regfile|data_readRegB[11]~283_combout  = (\my_regfile|data_readRegB[11]~281_combout  & (\my_regfile|data_readRegB[11]~280_combout  & (\my_regfile|data_readRegB[11]~279_combout  & \my_regfile|data_readRegB[11]~282_combout )))

	.dataa(\my_regfile|data_readRegB[11]~281_combout ),
	.datab(\my_regfile|data_readRegB[11]~280_combout ),
	.datac(\my_regfile|data_readRegB[11]~279_combout ),
	.datad(\my_regfile|data_readRegB[11]~282_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~283 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~278 (
// Equation(s):
// \my_regfile|data_readRegB[11]~278_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[11].df|q~q  & ((\my_regfile|register[7].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~278 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[11]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~275 (
// Equation(s):
// \my_regfile|data_readRegB[11]~275_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[3].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~275 .lut_mask = 16'h5055;
defparam \my_regfile|data_readRegB[11]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~274 (
// Equation(s):
// \my_regfile|data_readRegB[11]~274_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[11].df|q~q  & ((\my_regfile|register[2].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~274 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[11]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~276 (
// Equation(s):
// \my_regfile|data_readRegB[11]~276_combout  = (\my_regfile|data_readRegB[11]~275_combout  & (\my_regfile|data_readRegB[11]~274_combout  & ((\my_regfile|register[4].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[11]~275_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|data_readRegB[11]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~276 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[11]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~277 (
// Equation(s):
// \my_regfile|data_readRegB[11]~277_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[11].df|q~q  & ((\my_regfile|register[6].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~277 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[11]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~284 (
// Equation(s):
// \my_regfile|data_readRegB[11]~284_combout  = (\my_regfile|data_readRegB[11]~283_combout  & (\my_regfile|data_readRegB[11]~278_combout  & (\my_regfile|data_readRegB[11]~276_combout  & \my_regfile|data_readRegB[11]~277_combout )))

	.dataa(\my_regfile|data_readRegB[11]~283_combout ),
	.datab(\my_regfile|data_readRegB[11]~278_combout ),
	.datac(\my_regfile|data_readRegB[11]~276_combout ),
	.datad(\my_regfile|data_readRegB[11]~277_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~284 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~291 (
// Equation(s):
// \my_regfile|data_readRegB[11]~291_combout  = (\my_regfile|register[28].df|dffe_array[11].df|q~q  & (((\my_regfile|register[27].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~291 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[11]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~285 (
// Equation(s):
// \my_regfile|data_readRegB[11]~285_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[11].df|q~q  & ((\my_regfile|register[18].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~285 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[11]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~286 (
// Equation(s):
// \my_regfile|data_readRegB[11]~286_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[11].df|q~q  & ((\my_regfile|register[19].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~286 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[11]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~288 (
// Equation(s):
// \my_regfile|data_readRegB[11]~288_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[11].df|q~q  & ((\my_regfile|register[24].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~288 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[11]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~287 (
// Equation(s):
// \my_regfile|data_readRegB[11]~287_combout  = (\my_regfile|register[22].df|dffe_array[11].df|q~q  & (((\my_regfile|register[21].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~287 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[11]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~289 (
// Equation(s):
// \my_regfile|data_readRegB[11]~289_combout  = (\my_regfile|data_readRegB[11]~285_combout  & (\my_regfile|data_readRegB[11]~286_combout  & (\my_regfile|data_readRegB[11]~288_combout  & \my_regfile|data_readRegB[11]~287_combout )))

	.dataa(\my_regfile|data_readRegB[11]~285_combout ),
	.datab(\my_regfile|data_readRegB[11]~286_combout ),
	.datac(\my_regfile|data_readRegB[11]~288_combout ),
	.datad(\my_regfile|data_readRegB[11]~287_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~289 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~290 (
// Equation(s):
// \my_regfile|data_readRegB[11]~290_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[11].df|q~q  & ((\my_regfile|register[25].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~290 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[11]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~292 (
// Equation(s):
// \my_regfile|data_readRegB[11]~292_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[11].df|q~q  & ((\my_regfile|register[31].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~292 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[11]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~293 (
// Equation(s):
// \my_regfile|data_readRegB[11]~293_combout  = (\my_regfile|data_readRegB[11]~292_combout  & ((\my_regfile|register[29].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|d1|d4|and5~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[29].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|data_readRegB[11]~292_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~293 .lut_mask = 16'hF500;
defparam \my_regfile|data_readRegB[11]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~294 (
// Equation(s):
// \my_regfile|data_readRegB[11]~294_combout  = (\my_regfile|data_readRegB[11]~291_combout  & (\my_regfile|data_readRegB[11]~289_combout  & (\my_regfile|data_readRegB[11]~290_combout  & \my_regfile|data_readRegB[11]~293_combout )))

	.dataa(\my_regfile|data_readRegB[11]~291_combout ),
	.datab(\my_regfile|data_readRegB[11]~289_combout ),
	.datac(\my_regfile|data_readRegB[11]~290_combout ),
	.datad(\my_regfile|data_readRegB[11]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~294 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~295 (
// Equation(s):
// \my_regfile|data_readRegB[11]~295_combout  = (\my_regfile|data_readRegB[11]~284_combout  & \my_regfile|data_readRegB[11]~294_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[11]~284_combout ),
	.datad(\my_regfile|data_readRegB[11]~294_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~295 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[11]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~296 (
// Equation(s):
// \my_regfile|data_readRegB[12]~296_combout  = (\my_regfile|register[2].df|dffe_array[12].df|q~q  & (((\my_regfile|register[1].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~296 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[12]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~297 (
// Equation(s):
// \my_regfile|data_readRegB[12]~297_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~297 .lut_mask = 16'h5511;
defparam \my_regfile|data_readRegB[12]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~298 (
// Equation(s):
// \my_regfile|data_readRegB[12]~298_combout  = (\my_regfile|data_readRegB[12]~296_combout  & (\my_regfile|data_readRegB[12]~297_combout  & ((\my_regfile|register[4].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[12]~296_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|data_readRegB[12]~297_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~298 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[12]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~299 (
// Equation(s):
// \my_regfile|data_readRegB[12]~299_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[12].df|q~q  & ((\my_regfile|register[6].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~299 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[12]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~300 (
// Equation(s):
// \my_regfile|data_readRegB[12]~300_combout  = ((\my_regfile|register[7].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d1|and4~0_combout ) # (!\my_processor|ctrl_readRegB[0]~2_combout ))) # (!\my_processor|ctrl_readRegB[1]~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_regfile|register[7].df|dffe_array[12].df|q~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~300 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegB[12]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~301 (
// Equation(s):
// \my_regfile|data_readRegB[12]~301_combout  = (\my_regfile|data_readRegB[12]~299_combout  & (\my_regfile|data_readRegB[12]~300_combout  & ((\my_regfile|register[8].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|data_readRegB[12]~299_combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|data_readRegB[12]~300_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~301 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[12]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~313 (
// Equation(s):
// \my_regfile|data_readRegB[12]~313_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[12].df|q~q  & ((\my_regfile|register[27].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~313 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[12]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~312 (
// Equation(s):
// \my_regfile|data_readRegB[12]~312_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[12].df|q~q  & ((\my_regfile|register[25].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~312 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[12]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~307 (
// Equation(s):
// \my_regfile|data_readRegB[12]~307_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[12].df|q~q  & ((\my_regfile|register[18].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d3|and2~combout )))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~307 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[12]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~308 (
// Equation(s):
// \my_regfile|data_readRegB[12]~308_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[12].df|q~q  & ((\my_regfile|register[20].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~308 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~310 (
// Equation(s):
// \my_regfile|data_readRegB[12]~310_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[12].df|q~q  & ((\my_regfile|register[24].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~310 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~309 (
// Equation(s):
// \my_regfile|data_readRegB[12]~309_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[12].df|q~q  & ((\my_regfile|register[22].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~309 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[12]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~311 (
// Equation(s):
// \my_regfile|data_readRegB[12]~311_combout  = (\my_regfile|data_readRegB[12]~307_combout  & (\my_regfile|data_readRegB[12]~308_combout  & (\my_regfile|data_readRegB[12]~310_combout  & \my_regfile|data_readRegB[12]~309_combout )))

	.dataa(\my_regfile|data_readRegB[12]~307_combout ),
	.datab(\my_regfile|data_readRegB[12]~308_combout ),
	.datac(\my_regfile|data_readRegB[12]~310_combout ),
	.datad(\my_regfile|data_readRegB[12]~309_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~311 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~314 (
// Equation(s):
// \my_regfile|data_readRegB[12]~314_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[12].df|q~q  & ((\my_regfile|register[31].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~314 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[12]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~315 (
// Equation(s):
// \my_regfile|data_readRegB[12]~315_combout  = (\my_regfile|data_readRegB[12]~314_combout  & ((\my_regfile|register[29].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[12]~314_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[12].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~315 .lut_mask = 16'h88AA;
defparam \my_regfile|data_readRegB[12]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~316 (
// Equation(s):
// \my_regfile|data_readRegB[12]~316_combout  = (\my_regfile|data_readRegB[12]~313_combout  & (\my_regfile|data_readRegB[12]~312_combout  & (\my_regfile|data_readRegB[12]~311_combout  & \my_regfile|data_readRegB[12]~315_combout )))

	.dataa(\my_regfile|data_readRegB[12]~313_combout ),
	.datab(\my_regfile|data_readRegB[12]~312_combout ),
	.datac(\my_regfile|data_readRegB[12]~311_combout ),
	.datad(\my_regfile|data_readRegB[12]~315_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~316 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~305 (
// Equation(s):
// \my_regfile|data_readRegB[12]~305_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[12].df|q~q  & ((\my_regfile|register[16].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~305 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[12]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~303 (
// Equation(s):
// \my_regfile|data_readRegB[12]~303_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[12].df|q~q  & ((\my_regfile|register[12].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~303 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[12]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~302 (
// Equation(s):
// \my_regfile|data_readRegB[12]~302_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[12].df|q~q  & ((\my_regfile|register[10].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~302 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[12]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~304 (
// Equation(s):
// \my_regfile|data_readRegB[12]~304_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[12].df|q~q  & ((\my_regfile|register[13].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~304 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[12]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~306 (
// Equation(s):
// \my_regfile|data_readRegB[12]~306_combout  = (\my_regfile|data_readRegB[12]~305_combout  & (\my_regfile|data_readRegB[12]~303_combout  & (\my_regfile|data_readRegB[12]~302_combout  & \my_regfile|data_readRegB[12]~304_combout )))

	.dataa(\my_regfile|data_readRegB[12]~305_combout ),
	.datab(\my_regfile|data_readRegB[12]~303_combout ),
	.datac(\my_regfile|data_readRegB[12]~302_combout ),
	.datad(\my_regfile|data_readRegB[12]~304_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~306 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~317 (
// Equation(s):
// \my_regfile|data_readRegB[12]~317_combout  = (\my_regfile|data_readRegB[12]~298_combout  & (\my_regfile|data_readRegB[12]~301_combout  & (\my_regfile|data_readRegB[12]~316_combout  & \my_regfile|data_readRegB[12]~306_combout )))

	.dataa(\my_regfile|data_readRegB[12]~298_combout ),
	.datab(\my_regfile|data_readRegB[12]~301_combout ),
	.datac(\my_regfile|data_readRegB[12]~316_combout ),
	.datad(\my_regfile|data_readRegB[12]~306_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~317 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~334 (
// Equation(s):
// \my_regfile|data_readRegB[13]~334_combout  = (\my_regfile|register[26].df|dffe_array[13].df|q~q  & (((\my_regfile|register[25].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d4|and1~combout ))) # (!\my_regfile|register[26].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~334 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[13]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~336 (
// Equation(s):
// \my_regfile|data_readRegB[13]~336_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[13].df|q~q  & ((\my_regfile|register[31].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d4|and7~combout )))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~336 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[13]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~337 (
// Equation(s):
// \my_regfile|data_readRegB[13]~337_combout  = (\my_regfile|data_readRegB[13]~336_combout  & ((\my_regfile|register[29].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[13]~336_combout ),
	.datab(gnd),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(\my_regfile|register[29].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~337 .lut_mask = 16'hAA0A;
defparam \my_regfile|data_readRegB[13]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~332 (
// Equation(s):
// \my_regfile|data_readRegB[13]~332_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[13].df|q~q  & ((\my_regfile|register[24].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~332 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[13]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~329 (
// Equation(s):
// \my_regfile|data_readRegB[13]~329_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[13].df|q~q  & ((\my_regfile|register[18].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d3|and2~combout )))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~329 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[13]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~331 (
// Equation(s):
// \my_regfile|data_readRegB[13]~331_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[13].df|q~q  & ((\my_regfile|register[21].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~331 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[13]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~330 (
// Equation(s):
// \my_regfile|data_readRegB[13]~330_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[13].df|q~q  & ((\my_regfile|register[20].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~330 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[13]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~333 (
// Equation(s):
// \my_regfile|data_readRegB[13]~333_combout  = (\my_regfile|data_readRegB[13]~332_combout  & (\my_regfile|data_readRegB[13]~329_combout  & (\my_regfile|data_readRegB[13]~331_combout  & \my_regfile|data_readRegB[13]~330_combout )))

	.dataa(\my_regfile|data_readRegB[13]~332_combout ),
	.datab(\my_regfile|data_readRegB[13]~329_combout ),
	.datac(\my_regfile|data_readRegB[13]~331_combout ),
	.datad(\my_regfile|data_readRegB[13]~330_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~333 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~335 (
// Equation(s):
// \my_regfile|data_readRegB[13]~335_combout  = (\my_regfile|register[28].df|dffe_array[13].df|q~q  & (((\my_regfile|register[27].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~335 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[13]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~338 (
// Equation(s):
// \my_regfile|data_readRegB[13]~338_combout  = (\my_regfile|data_readRegB[13]~334_combout  & (\my_regfile|data_readRegB[13]~337_combout  & (\my_regfile|data_readRegB[13]~333_combout  & \my_regfile|data_readRegB[13]~335_combout )))

	.dataa(\my_regfile|data_readRegB[13]~334_combout ),
	.datab(\my_regfile|data_readRegB[13]~337_combout ),
	.datac(\my_regfile|data_readRegB[13]~333_combout ),
	.datad(\my_regfile|data_readRegB[13]~335_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~338 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~327 (
// Equation(s):
// \my_regfile|data_readRegB[13]~327_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[13].df|q~q  & ((\my_regfile|register[16].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~327 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[13]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~326 (
// Equation(s):
// \my_regfile|data_readRegB[13]~326_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[13].df|q~q  & ((\my_regfile|register[13].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~326 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[13]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~325 (
// Equation(s):
// \my_regfile|data_readRegB[13]~325_combout  = (\my_regfile|register[12].df|dffe_array[13].df|q~q  & (((\my_regfile|register[11].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # (!\my_regfile|register[12].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~325 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[13]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~324 (
// Equation(s):
// \my_regfile|data_readRegB[13]~324_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[13].df|q~q  & ((\my_regfile|register[10].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~324 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[13]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~328 (
// Equation(s):
// \my_regfile|data_readRegB[13]~328_combout  = (\my_regfile|data_readRegB[13]~327_combout  & (\my_regfile|data_readRegB[13]~326_combout  & (\my_regfile|data_readRegB[13]~325_combout  & \my_regfile|data_readRegB[13]~324_combout )))

	.dataa(\my_regfile|data_readRegB[13]~327_combout ),
	.datab(\my_regfile|data_readRegB[13]~326_combout ),
	.datac(\my_regfile|data_readRegB[13]~325_combout ),
	.datad(\my_regfile|data_readRegB[13]~324_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~328 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~318 (
// Equation(s):
// \my_regfile|data_readRegB[13]~318_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[13].df|q~q  & ((\my_regfile|register[2].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~318 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[13]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~319 (
// Equation(s):
// \my_regfile|data_readRegB[13]~319_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~319 .lut_mask = 16'h00BB;
defparam \my_regfile|data_readRegB[13]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~320 (
// Equation(s):
// \my_regfile|data_readRegB[13]~320_combout  = (\my_regfile|data_readRegB[13]~318_combout  & (\my_regfile|data_readRegB[13]~319_combout  & ((\my_regfile|register[4].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|data_readRegB[13]~318_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[13]~319_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~320 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[13]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~322 (
// Equation(s):
// \my_regfile|data_readRegB[13]~322_combout  = (((\my_regfile|register[7].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout )) # (!\my_processor|ctrl_readRegB[1]~0_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|register[7].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~322 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegB[13]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~321 (
// Equation(s):
// \my_regfile|data_readRegB[13]~321_combout  = (\my_regfile|register[6].df|dffe_array[13].df|q~q  & (((\my_regfile|register[5].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~321 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[13]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~323 (
// Equation(s):
// \my_regfile|data_readRegB[13]~323_combout  = (\my_regfile|data_readRegB[13]~322_combout  & (\my_regfile|data_readRegB[13]~321_combout  & ((\my_regfile|register[8].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|data_readRegB[13]~322_combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|data_readRegB[13]~321_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~323 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[13]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~339 (
// Equation(s):
// \my_regfile|data_readRegB[13]~339_combout  = (\my_regfile|data_readRegB[13]~338_combout  & (\my_regfile|data_readRegB[13]~328_combout  & (\my_regfile|data_readRegB[13]~320_combout  & \my_regfile|data_readRegB[13]~323_combout )))

	.dataa(\my_regfile|data_readRegB[13]~338_combout ),
	.datab(\my_regfile|data_readRegB[13]~328_combout ),
	.datac(\my_regfile|data_readRegB[13]~320_combout ),
	.datad(\my_regfile|data_readRegB[13]~323_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~339 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~358 (
// Equation(s):
// \my_regfile|data_readRegB[14]~358_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[14].df|q~q  & ((\my_regfile|register[31].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|d1|d4|and7~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~358 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[14]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~359 (
// Equation(s):
// \my_regfile|data_readRegB[14]~359_combout  = (\my_regfile|data_readRegB[14]~358_combout  & ((\my_regfile|register[29].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[14]~358_combout ),
	.datab(gnd),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(\my_regfile|register[29].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~359 .lut_mask = 16'hAA0A;
defparam \my_regfile|data_readRegB[14]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~357 (
// Equation(s):
// \my_regfile|data_readRegB[14]~357_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[14].df|q~q  & ((\my_regfile|register[28].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d4|and4~combout )))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~357 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[14]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~354 (
// Equation(s):
// \my_regfile|data_readRegB[14]~354_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[14].df|q~q  & ((\my_regfile|register[24].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~354 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~351 (
// Equation(s):
// \my_regfile|data_readRegB[14]~351_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[14].df|q~q  & ((\my_regfile|register[18].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~351 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~353 (
// Equation(s):
// \my_regfile|data_readRegB[14]~353_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[14].df|q~q  & ((\my_regfile|register[22].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~353 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[14]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~352 (
// Equation(s):
// \my_regfile|data_readRegB[14]~352_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[14].df|q~q  & ((\my_regfile|register[20].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~352 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~355 (
// Equation(s):
// \my_regfile|data_readRegB[14]~355_combout  = (\my_regfile|data_readRegB[14]~354_combout  & (\my_regfile|data_readRegB[14]~351_combout  & (\my_regfile|data_readRegB[14]~353_combout  & \my_regfile|data_readRegB[14]~352_combout )))

	.dataa(\my_regfile|data_readRegB[14]~354_combout ),
	.datab(\my_regfile|data_readRegB[14]~351_combout ),
	.datac(\my_regfile|data_readRegB[14]~353_combout ),
	.datad(\my_regfile|data_readRegB[14]~352_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~355 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~356 (
// Equation(s):
// \my_regfile|data_readRegB[14]~356_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[14].df|q~q  & ((\my_regfile|register[25].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~356 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~360 (
// Equation(s):
// \my_regfile|data_readRegB[14]~360_combout  = (\my_regfile|data_readRegB[14]~359_combout  & (\my_regfile|data_readRegB[14]~357_combout  & (\my_regfile|data_readRegB[14]~355_combout  & \my_regfile|data_readRegB[14]~356_combout )))

	.dataa(\my_regfile|data_readRegB[14]~359_combout ),
	.datab(\my_regfile|data_readRegB[14]~357_combout ),
	.datac(\my_regfile|data_readRegB[14]~355_combout ),
	.datad(\my_regfile|data_readRegB[14]~356_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~360 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~344 (
// Equation(s):
// \my_regfile|data_readRegB[14]~344_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[14].df|q~q  & ((\my_regfile|register[7].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~344 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~345 (
// Equation(s):
// \my_regfile|data_readRegB[14]~345_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[14].df|q~q  & ((\my_regfile|register[10].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~345 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~348 (
// Equation(s):
// \my_regfile|data_readRegB[14]~348_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[14].df|q~q  & ((\my_regfile|register[16].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~348 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[14]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~347 (
// Equation(s):
// \my_regfile|data_readRegB[14]~347_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[14].df|q~q  & ((\my_regfile|register[13].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~347 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~346 (
// Equation(s):
// \my_regfile|data_readRegB[14]~346_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[14].df|q~q  & ((\my_regfile|register[11].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d2|and3~combout )))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~346 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~349 (
// Equation(s):
// \my_regfile|data_readRegB[14]~349_combout  = (\my_regfile|data_readRegB[14]~345_combout  & (\my_regfile|data_readRegB[14]~348_combout  & (\my_regfile|data_readRegB[14]~347_combout  & \my_regfile|data_readRegB[14]~346_combout )))

	.dataa(\my_regfile|data_readRegB[14]~345_combout ),
	.datab(\my_regfile|data_readRegB[14]~348_combout ),
	.datac(\my_regfile|data_readRegB[14]~347_combout ),
	.datad(\my_regfile|data_readRegB[14]~346_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~349 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~343 (
// Equation(s):
// \my_regfile|data_readRegB[14]~343_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[14].df|q~q  & ((\my_regfile|register[6].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~343 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[14]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~340 (
// Equation(s):
// \my_regfile|data_readRegB[14]~340_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[14].df|q~q  & ((\my_regfile|register[2].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~340 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[14]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~341 (
// Equation(s):
// \my_regfile|data_readRegB[14]~341_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~341 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegB[14]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~342 (
// Equation(s):
// \my_regfile|data_readRegB[14]~342_combout  = (\my_regfile|data_readRegB[14]~340_combout  & (\my_regfile|data_readRegB[14]~341_combout  & ((\my_regfile|register[4].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[14]~340_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[14]~341_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~342 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[14]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~350 (
// Equation(s):
// \my_regfile|data_readRegB[14]~350_combout  = (\my_regfile|data_readRegB[14]~344_combout  & (\my_regfile|data_readRegB[14]~349_combout  & (\my_regfile|data_readRegB[14]~343_combout  & \my_regfile|data_readRegB[14]~342_combout )))

	.dataa(\my_regfile|data_readRegB[14]~344_combout ),
	.datab(\my_regfile|data_readRegB[14]~349_combout ),
	.datac(\my_regfile|data_readRegB[14]~343_combout ),
	.datad(\my_regfile|data_readRegB[14]~342_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~350 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~361 (
// Equation(s):
// \my_regfile|data_readRegB[14]~361_combout  = (\my_regfile|data_readRegB[14]~360_combout  & \my_regfile|data_readRegB[14]~350_combout )

	.dataa(\my_regfile|data_readRegB[14]~360_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[14]~350_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~361 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegB[14]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~366 (
// Equation(s):
// \my_regfile|data_readRegB[15]~366_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[15].df|q~q  & ((\my_regfile|register[7].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~366 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[15]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~369 (
// Equation(s):
// \my_regfile|data_readRegB[15]~369_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[15].df|q~q  & ((\my_regfile|register[13].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~369 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[15]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~370 (
// Equation(s):
// \my_regfile|data_readRegB[15]~370_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[15].df|q~q  & ((\my_regfile|register[16].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~370 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[15]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~368 (
// Equation(s):
// \my_regfile|data_readRegB[15]~368_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[15].df|q~q  & ((\my_regfile|register[11].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~368 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[15]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~367 (
// Equation(s):
// \my_regfile|data_readRegB[15]~367_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[15].df|q~q  & ((\my_regfile|register[10].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~367 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[15]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~371 (
// Equation(s):
// \my_regfile|data_readRegB[15]~371_combout  = (\my_regfile|data_readRegB[15]~369_combout  & (\my_regfile|data_readRegB[15]~370_combout  & (\my_regfile|data_readRegB[15]~368_combout  & \my_regfile|data_readRegB[15]~367_combout )))

	.dataa(\my_regfile|data_readRegB[15]~369_combout ),
	.datab(\my_regfile|data_readRegB[15]~370_combout ),
	.datac(\my_regfile|data_readRegB[15]~368_combout ),
	.datad(\my_regfile|data_readRegB[15]~367_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~371 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~365 (
// Equation(s):
// \my_regfile|data_readRegB[15]~365_combout  = (\my_regfile|register[6].df|dffe_array[15].df|q~q  & (((\my_regfile|register[5].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~365 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~363 (
// Equation(s):
// \my_regfile|data_readRegB[15]~363_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~363 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegB[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~362 (
// Equation(s):
// \my_regfile|data_readRegB[15]~362_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[15].df|q~q  & ((\my_regfile|register[2].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~362 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~364 (
// Equation(s):
// \my_regfile|data_readRegB[15]~364_combout  = (\my_regfile|data_readRegB[15]~363_combout  & (\my_regfile|data_readRegB[15]~362_combout  & ((\my_regfile|register[4].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[15]~363_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|data_readRegB[15]~362_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~364 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~372 (
// Equation(s):
// \my_regfile|data_readRegB[15]~372_combout  = (\my_regfile|data_readRegB[15]~366_combout  & (\my_regfile|data_readRegB[15]~371_combout  & (\my_regfile|data_readRegB[15]~365_combout  & \my_regfile|data_readRegB[15]~364_combout )))

	.dataa(\my_regfile|data_readRegB[15]~366_combout ),
	.datab(\my_regfile|data_readRegB[15]~371_combout ),
	.datac(\my_regfile|data_readRegB[15]~365_combout ),
	.datad(\my_regfile|data_readRegB[15]~364_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~372 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~379 (
// Equation(s):
// \my_regfile|data_readRegB[15]~379_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[15].df|q~q  & ((\my_regfile|register[27].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~379 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[15]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~378 (
// Equation(s):
// \my_regfile|data_readRegB[15]~378_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[15].df|q~q  & ((\my_regfile|register[25].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~378 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[15]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~380 (
// Equation(s):
// \my_regfile|data_readRegB[15]~380_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[15].df|q~q  & ((\my_regfile|register[30].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~380 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[15]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~381 (
// Equation(s):
// \my_regfile|data_readRegB[15]~381_combout  = (\my_regfile|data_readRegB[15]~380_combout  & ((\my_regfile|register[29].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|data_readRegB[15]~380_combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~381 .lut_mask = 16'h88CC;
defparam \my_regfile|data_readRegB[15]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~376 (
// Equation(s):
// \my_regfile|data_readRegB[15]~376_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[15].df|q~q  & ((\my_regfile|register[24].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~376 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[15]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~375 (
// Equation(s):
// \my_regfile|data_readRegB[15]~375_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[15].df|q~q  & ((\my_regfile|register[21].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~375 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[15]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~374 (
// Equation(s):
// \my_regfile|data_readRegB[15]~374_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[15].df|q~q  & ((\my_regfile|register[20].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~374 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[15]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~373 (
// Equation(s):
// \my_regfile|data_readRegB[15]~373_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[15].df|q~q  & ((\my_regfile|register[18].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~373 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[15]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~377 (
// Equation(s):
// \my_regfile|data_readRegB[15]~377_combout  = (\my_regfile|data_readRegB[15]~376_combout  & (\my_regfile|data_readRegB[15]~375_combout  & (\my_regfile|data_readRegB[15]~374_combout  & \my_regfile|data_readRegB[15]~373_combout )))

	.dataa(\my_regfile|data_readRegB[15]~376_combout ),
	.datab(\my_regfile|data_readRegB[15]~375_combout ),
	.datac(\my_regfile|data_readRegB[15]~374_combout ),
	.datad(\my_regfile|data_readRegB[15]~373_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~377 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~382 (
// Equation(s):
// \my_regfile|data_readRegB[15]~382_combout  = (\my_regfile|data_readRegB[15]~379_combout  & (\my_regfile|data_readRegB[15]~378_combout  & (\my_regfile|data_readRegB[15]~381_combout  & \my_regfile|data_readRegB[15]~377_combout )))

	.dataa(\my_regfile|data_readRegB[15]~379_combout ),
	.datab(\my_regfile|data_readRegB[15]~378_combout ),
	.datac(\my_regfile|data_readRegB[15]~381_combout ),
	.datad(\my_regfile|data_readRegB[15]~377_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~382 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~383 (
// Equation(s):
// \my_regfile|data_readRegB[15]~383_combout  = (\my_regfile|data_readRegB[15]~372_combout  & \my_regfile|data_readRegB[15]~382_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[15]~372_combout ),
	.datac(\my_regfile|data_readRegB[15]~382_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~383 .lut_mask = 16'hC0C0;
defparam \my_regfile|data_readRegB[15]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~401 (
// Equation(s):
// \my_regfile|data_readRegB[16]~401_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[16].df|q~q  & ((\my_regfile|register[27].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~401 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~402 (
// Equation(s):
// \my_regfile|data_readRegB[16]~402_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[16].df|q~q  & ((\my_regfile|register[31].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~402 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~403 (
// Equation(s):
// \my_regfile|data_readRegB[16]~403_combout  = (\my_regfile|data_readRegB[16]~402_combout  & ((\my_regfile|register[29].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[16]~402_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[16].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~403 .lut_mask = 16'h88AA;
defparam \my_regfile|data_readRegB[16]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~400 (
// Equation(s):
// \my_regfile|data_readRegB[16]~400_combout  = (\my_regfile|register[26].df|dffe_array[16].df|q~q  & (((\my_regfile|register[25].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~400 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[16]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~395 (
// Equation(s):
// \my_regfile|data_readRegB[16]~395_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[16].df|q~q  & ((\my_regfile|register[18].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~395 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[16]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~396 (
// Equation(s):
// \my_regfile|data_readRegB[16]~396_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[16].df|q~q  & ((\my_regfile|register[20].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~396 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[16]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~398 (
// Equation(s):
// \my_regfile|data_readRegB[16]~398_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[16].df|q~q  & ((\my_regfile|register[24].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d4|and0~combout )))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~398 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[16]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~397 (
// Equation(s):
// \my_regfile|data_readRegB[16]~397_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[16].df|q~q  & ((\my_regfile|register[22].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~397 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[16]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~399 (
// Equation(s):
// \my_regfile|data_readRegB[16]~399_combout  = (\my_regfile|data_readRegB[16]~395_combout  & (\my_regfile|data_readRegB[16]~396_combout  & (\my_regfile|data_readRegB[16]~398_combout  & \my_regfile|data_readRegB[16]~397_combout )))

	.dataa(\my_regfile|data_readRegB[16]~395_combout ),
	.datab(\my_regfile|data_readRegB[16]~396_combout ),
	.datac(\my_regfile|data_readRegB[16]~398_combout ),
	.datad(\my_regfile|data_readRegB[16]~397_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~399 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~404 (
// Equation(s):
// \my_regfile|data_readRegB[16]~404_combout  = (\my_regfile|data_readRegB[16]~401_combout  & (\my_regfile|data_readRegB[16]~403_combout  & (\my_regfile|data_readRegB[16]~400_combout  & \my_regfile|data_readRegB[16]~399_combout )))

	.dataa(\my_regfile|data_readRegB[16]~401_combout ),
	.datab(\my_regfile|data_readRegB[16]~403_combout ),
	.datac(\my_regfile|data_readRegB[16]~400_combout ),
	.datad(\my_regfile|data_readRegB[16]~399_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~404 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~392 (
// Equation(s):
// \my_regfile|data_readRegB[16]~392_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[16].df|q~q  & ((\my_regfile|register[15].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~392 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~391 (
// Equation(s):
// \my_regfile|data_readRegB[16]~391_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[16].df|q~q  & ((\my_regfile|register[13].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~391 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[16]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~390 (
// Equation(s):
// \my_regfile|data_readRegB[16]~390_combout  = (\my_regfile|register[12].df|dffe_array[16].df|q~q  & (((\my_regfile|register[11].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d2|and3~combout ))) # (!\my_regfile|register[12].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~390 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[16]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~389 (
// Equation(s):
// \my_regfile|data_readRegB[16]~389_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[16].df|q~q  & ((\my_regfile|register[10].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~389 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[16]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~393 (
// Equation(s):
// \my_regfile|data_readRegB[16]~393_combout  = (\my_regfile|data_readRegB[16]~392_combout  & (\my_regfile|data_readRegB[16]~391_combout  & (\my_regfile|data_readRegB[16]~390_combout  & \my_regfile|data_readRegB[16]~389_combout )))

	.dataa(\my_regfile|data_readRegB[16]~392_combout ),
	.datab(\my_regfile|data_readRegB[16]~391_combout ),
	.datac(\my_regfile|data_readRegB[16]~390_combout ),
	.datad(\my_regfile|data_readRegB[16]~389_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~393 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~388 (
// Equation(s):
// \my_regfile|data_readRegB[16]~388_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[16].df|q~q  & ((\my_regfile|register[7].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~388 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~387 (
// Equation(s):
// \my_regfile|data_readRegB[16]~387_combout  = (\my_regfile|register[6].df|dffe_array[16].df|q~q  & (((\my_regfile|register[5].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~387 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[16]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~384 (
// Equation(s):
// \my_regfile|data_readRegB[16]~384_combout  = (\my_regfile|register[2].df|dffe_array[16].df|q~q  & (((\my_regfile|register[1].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~384 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[16]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~385 (
// Equation(s):
// \my_regfile|data_readRegB[16]~385_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[3].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|d1|d1|and0~combout ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~385 .lut_mask = 16'h0C0F;
defparam \my_regfile|data_readRegB[16]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~386 (
// Equation(s):
// \my_regfile|data_readRegB[16]~386_combout  = (\my_regfile|data_readRegB[16]~384_combout  & (\my_regfile|data_readRegB[16]~385_combout  & ((\my_regfile|register[4].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|data_readRegB[16]~384_combout ),
	.datac(\my_regfile|data_readRegB[16]~385_combout ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~386 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegB[16]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~394 (
// Equation(s):
// \my_regfile|data_readRegB[16]~394_combout  = (\my_regfile|data_readRegB[16]~393_combout  & (\my_regfile|data_readRegB[16]~388_combout  & (\my_regfile|data_readRegB[16]~387_combout  & \my_regfile|data_readRegB[16]~386_combout )))

	.dataa(\my_regfile|data_readRegB[16]~393_combout ),
	.datab(\my_regfile|data_readRegB[16]~388_combout ),
	.datac(\my_regfile|data_readRegB[16]~387_combout ),
	.datad(\my_regfile|data_readRegB[16]~386_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~394 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~405 (
// Equation(s):
// \my_regfile|data_readRegB[16]~405_combout  = (\my_regfile|data_readRegB[16]~404_combout  & \my_regfile|data_readRegB[16]~394_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[16]~404_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[16]~394_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~405 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[16]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~413 (
// Equation(s):
// \my_regfile|data_readRegB[17]~413_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[17].df|q~q  & ((\my_regfile|register[11].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d2|and3~combout )))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~413 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~412 (
// Equation(s):
// \my_regfile|data_readRegB[17]~412_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[17].df|q~q  & ((\my_regfile|register[10].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~412 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[17]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~414 (
// Equation(s):
// \my_regfile|data_readRegB[17]~414_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[17].df|q~q  & ((\my_regfile|register[13].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~414 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~415 (
// Equation(s):
// \my_regfile|data_readRegB[17]~415_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[17].df|q~q  & ((\my_regfile|register[15].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~415 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[17]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~416 (
// Equation(s):
// \my_regfile|data_readRegB[17]~416_combout  = (\my_regfile|data_readRegB[17]~413_combout  & (\my_regfile|data_readRegB[17]~412_combout  & (\my_regfile|data_readRegB[17]~414_combout  & \my_regfile|data_readRegB[17]~415_combout )))

	.dataa(\my_regfile|data_readRegB[17]~413_combout ),
	.datab(\my_regfile|data_readRegB[17]~412_combout ),
	.datac(\my_regfile|data_readRegB[17]~414_combout ),
	.datad(\my_regfile|data_readRegB[17]~415_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~416 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~410 (
// Equation(s):
// \my_regfile|data_readRegB[17]~410_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[17].df|q~q  & ((\my_regfile|register[7].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~410 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~409 (
// Equation(s):
// \my_regfile|data_readRegB[17]~409_combout  = (\my_processor|ctrl_readRegB[0]~2_combout ) # (((\my_regfile|register[6].df|dffe_array[17].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~0_combout )) # (!\my_regfile|d1|d1|and4~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|d1|d1|and4~0_combout ),
	.datac(\my_regfile|register[6].df|dffe_array[17].df|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~409 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegB[17]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~411 (
// Equation(s):
// \my_regfile|data_readRegB[17]~411_combout  = (\my_regfile|data_readRegB[17]~410_combout  & (\my_regfile|data_readRegB[17]~409_combout  & ((\my_regfile|register[5].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|data_readRegB[17]~410_combout ),
	.datac(\my_regfile|register[5].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|data_readRegB[17]~409_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~411 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[17]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~423 (
// Equation(s):
// \my_regfile|data_readRegB[17]~423_combout  = (\my_regfile|register[28].df|dffe_array[17].df|q~q  & (((\my_regfile|register[27].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~423 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[17]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~419 (
// Equation(s):
// \my_regfile|data_readRegB[17]~419_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[17].df|q~q  & ((\my_regfile|register[22].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~419 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[17]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~417 (
// Equation(s):
// \my_regfile|data_readRegB[17]~417_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[17].df|q~q  & ((\my_regfile|register[18].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~417 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[17]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~418 (
// Equation(s):
// \my_regfile|data_readRegB[17]~418_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[17].df|q~q  & ((\my_regfile|register[20].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~418 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[17]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~420 (
// Equation(s):
// \my_regfile|data_readRegB[17]~420_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[17].df|q~q  & ((\my_regfile|register[24].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~420 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[17]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~421 (
// Equation(s):
// \my_regfile|data_readRegB[17]~421_combout  = (\my_regfile|data_readRegB[17]~419_combout  & (\my_regfile|data_readRegB[17]~417_combout  & (\my_regfile|data_readRegB[17]~418_combout  & \my_regfile|data_readRegB[17]~420_combout )))

	.dataa(\my_regfile|data_readRegB[17]~419_combout ),
	.datab(\my_regfile|data_readRegB[17]~417_combout ),
	.datac(\my_regfile|data_readRegB[17]~418_combout ),
	.datad(\my_regfile|data_readRegB[17]~420_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~421 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~424 (
// Equation(s):
// \my_regfile|data_readRegB[17]~424_combout  = (\my_regfile|register[31].df|dffe_array[17].df|q~q  & (((\my_regfile|register[30].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d4|and6~combout ))) # (!\my_regfile|register[31].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~424 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[17]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~425 (
// Equation(s):
// \my_regfile|data_readRegB[17]~425_combout  = (\my_regfile|data_readRegB[17]~424_combout  & ((\my_regfile|register[29].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|data_readRegB[17]~424_combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~425 .lut_mask = 16'h88CC;
defparam \my_regfile|data_readRegB[17]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~422 (
// Equation(s):
// \my_regfile|data_readRegB[17]~422_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[17].df|q~q  & ((\my_regfile|register[25].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~422 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[17]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~426 (
// Equation(s):
// \my_regfile|data_readRegB[17]~426_combout  = (\my_regfile|data_readRegB[17]~423_combout  & (\my_regfile|data_readRegB[17]~421_combout  & (\my_regfile|data_readRegB[17]~425_combout  & \my_regfile|data_readRegB[17]~422_combout )))

	.dataa(\my_regfile|data_readRegB[17]~423_combout ),
	.datab(\my_regfile|data_readRegB[17]~421_combout ),
	.datac(\my_regfile|data_readRegB[17]~425_combout ),
	.datad(\my_regfile|data_readRegB[17]~422_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~426 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~407 (
// Equation(s):
// \my_regfile|data_readRegB[17]~407_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[17].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~407 .lut_mask = 16'h4455;
defparam \my_regfile|data_readRegB[17]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~406 (
// Equation(s):
// \my_regfile|data_readRegB[17]~406_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[17].df|q~q  & ((\my_regfile|register[2].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~406 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[17]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~408 (
// Equation(s):
// \my_regfile|data_readRegB[17]~408_combout  = (\my_regfile|data_readRegB[17]~407_combout  & (\my_regfile|data_readRegB[17]~406_combout  & ((\my_regfile|register[4].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[17]~407_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|data_readRegB[17]~406_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~408 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[17]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~427 (
// Equation(s):
// \my_regfile|data_readRegB[17]~427_combout  = (\my_regfile|data_readRegB[17]~416_combout  & (\my_regfile|data_readRegB[17]~411_combout  & (\my_regfile|data_readRegB[17]~426_combout  & \my_regfile|data_readRegB[17]~408_combout )))

	.dataa(\my_regfile|data_readRegB[17]~416_combout ),
	.datab(\my_regfile|data_readRegB[17]~411_combout ),
	.datac(\my_regfile|data_readRegB[17]~426_combout ),
	.datad(\my_regfile|data_readRegB[17]~408_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~427 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~428 (
// Equation(s):
// \my_regfile|data_readRegB[18]~428_combout  = (\my_regfile|register[2].df|dffe_array[18].df|q~q  & (((\my_regfile|register[1].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~428 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[18]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~429 (
// Equation(s):
// \my_regfile|data_readRegB[18]~429_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~429 .lut_mask = 16'h00BB;
defparam \my_regfile|data_readRegB[18]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~430 (
// Equation(s):
// \my_regfile|data_readRegB[18]~430_combout  = (\my_regfile|data_readRegB[18]~428_combout  & (\my_regfile|data_readRegB[18]~429_combout  & ((\my_regfile|register[4].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|data_readRegB[18]~428_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[18]~429_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~430 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[18]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~446 (
// Equation(s):
// \my_regfile|data_readRegB[18]~446_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[18].df|q~q  & ((\my_regfile|register[30].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~446 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[18]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~447 (
// Equation(s):
// \my_regfile|data_readRegB[18]~447_combout  = (\my_regfile|data_readRegB[18]~446_combout  & ((\my_regfile|register[29].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[18]~446_combout ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~447 .lut_mask = 16'hAA22;
defparam \my_regfile|data_readRegB[18]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~444 (
// Equation(s):
// \my_regfile|data_readRegB[18]~444_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[18].df|q~q  & ((\my_regfile|register[25].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~444 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[18]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~445 (
// Equation(s):
// \my_regfile|data_readRegB[18]~445_combout  = (\my_regfile|register[28].df|dffe_array[18].df|q~q  & (((\my_regfile|register[27].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~445 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[18]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~439 (
// Equation(s):
// \my_regfile|data_readRegB[18]~439_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[18].df|q~q  & ((\my_regfile|register[18].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d3|and2~combout )))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~439 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[18]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~442 (
// Equation(s):
// \my_regfile|data_readRegB[18]~442_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[18].df|q~q  & ((\my_regfile|register[24].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~442 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[18]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~440 (
// Equation(s):
// \my_regfile|data_readRegB[18]~440_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[18].df|q~q  & ((\my_regfile|register[19].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~440 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[18]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~441 (
// Equation(s):
// \my_regfile|data_readRegB[18]~441_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[18].df|q~q  & ((\my_regfile|register[22].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~441 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[18]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~443 (
// Equation(s):
// \my_regfile|data_readRegB[18]~443_combout  = (\my_regfile|data_readRegB[18]~439_combout  & (\my_regfile|data_readRegB[18]~442_combout  & (\my_regfile|data_readRegB[18]~440_combout  & \my_regfile|data_readRegB[18]~441_combout )))

	.dataa(\my_regfile|data_readRegB[18]~439_combout ),
	.datab(\my_regfile|data_readRegB[18]~442_combout ),
	.datac(\my_regfile|data_readRegB[18]~440_combout ),
	.datad(\my_regfile|data_readRegB[18]~441_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~443 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~448 (
// Equation(s):
// \my_regfile|data_readRegB[18]~448_combout  = (\my_regfile|data_readRegB[18]~447_combout  & (\my_regfile|data_readRegB[18]~444_combout  & (\my_regfile|data_readRegB[18]~445_combout  & \my_regfile|data_readRegB[18]~443_combout )))

	.dataa(\my_regfile|data_readRegB[18]~447_combout ),
	.datab(\my_regfile|data_readRegB[18]~444_combout ),
	.datac(\my_regfile|data_readRegB[18]~445_combout ),
	.datad(\my_regfile|data_readRegB[18]~443_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~448 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~434 (
// Equation(s):
// \my_regfile|data_readRegB[18]~434_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[18].df|q~q  & ((\my_regfile|register[9].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~434 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[18]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~437 (
// Equation(s):
// \my_regfile|data_readRegB[18]~437_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[18].df|q~q  & ((\my_regfile|register[15].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~437 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[18]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~436 (
// Equation(s):
// \my_regfile|data_readRegB[18]~436_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[18].df|q~q  & ((\my_regfile|register[13].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~436 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[18]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~435 (
// Equation(s):
// \my_regfile|data_readRegB[18]~435_combout  = (\my_regfile|register[12].df|dffe_array[18].df|q~q  & (((\my_regfile|register[11].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d2|and3~combout ))) # (!\my_regfile|register[12].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~435 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[18]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~438 (
// Equation(s):
// \my_regfile|data_readRegB[18]~438_combout  = (\my_regfile|data_readRegB[18]~434_combout  & (\my_regfile|data_readRegB[18]~437_combout  & (\my_regfile|data_readRegB[18]~436_combout  & \my_regfile|data_readRegB[18]~435_combout )))

	.dataa(\my_regfile|data_readRegB[18]~434_combout ),
	.datab(\my_regfile|data_readRegB[18]~437_combout ),
	.datac(\my_regfile|data_readRegB[18]~436_combout ),
	.datad(\my_regfile|data_readRegB[18]~435_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~438 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~432 (
// Equation(s):
// \my_regfile|data_readRegB[18]~432_combout  = (\my_regfile|register[8].df|dffe_array[18].df|q~q  & (((\my_regfile|register[7].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~432 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[18]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~431 (
// Equation(s):
// \my_regfile|data_readRegB[18]~431_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[18].df|q~q  & ((\my_regfile|register[6].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~431 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[18]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~433 (
// Equation(s):
// \my_regfile|data_readRegB[18]~433_combout  = (\my_regfile|data_readRegB[18]~432_combout  & \my_regfile|data_readRegB[18]~431_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[18]~432_combout ),
	.datad(\my_regfile|data_readRegB[18]~431_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~433 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[18]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~449 (
// Equation(s):
// \my_regfile|data_readRegB[18]~449_combout  = (\my_regfile|data_readRegB[18]~430_combout  & (\my_regfile|data_readRegB[18]~448_combout  & (\my_regfile|data_readRegB[18]~438_combout  & \my_regfile|data_readRegB[18]~433_combout )))

	.dataa(\my_regfile|data_readRegB[18]~430_combout ),
	.datab(\my_regfile|data_readRegB[18]~448_combout ),
	.datac(\my_regfile|data_readRegB[18]~438_combout ),
	.datad(\my_regfile|data_readRegB[18]~433_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~449 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~468 (
// Equation(s):
// \my_regfile|data_readRegB[19]~468_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[19].df|q~q  & ((\my_regfile|register[31].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d1|d4|and7~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~468 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[19]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~467 (
// Equation(s):
// \my_regfile|data_readRegB[19]~467_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[19].df|q~q  & ((\my_regfile|register[27].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~467 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[19]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~469 (
// Equation(s):
// \my_regfile|data_readRegB[19]~469_combout  = (\my_regfile|data_readRegB[19]~468_combout  & (\my_regfile|data_readRegB[19]~467_combout  & ((\my_regfile|register[29].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegB[19]~468_combout ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(\my_regfile|data_readRegB[19]~467_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~469 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[19]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~463 (
// Equation(s):
// \my_regfile|data_readRegB[19]~463_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[19].df|q~q  & ((\my_regfile|register[19].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~463 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[19]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~465 (
// Equation(s):
// \my_regfile|data_readRegB[19]~465_combout  = (\my_regfile|register[24].df|dffe_array[19].df|q~q  & (((\my_regfile|register[23].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~465 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[19]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~464 (
// Equation(s):
// \my_regfile|data_readRegB[19]~464_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[19].df|q~q  & ((\my_regfile|register[21].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~464 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[19]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~462 (
// Equation(s):
// \my_regfile|data_readRegB[19]~462_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[19].df|q~q  & ((\my_regfile|register[17].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~462 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[19]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~466 (
// Equation(s):
// \my_regfile|data_readRegB[19]~466_combout  = (\my_regfile|data_readRegB[19]~463_combout  & (\my_regfile|data_readRegB[19]~465_combout  & (\my_regfile|data_readRegB[19]~464_combout  & \my_regfile|data_readRegB[19]~462_combout )))

	.dataa(\my_regfile|data_readRegB[19]~463_combout ),
	.datab(\my_regfile|data_readRegB[19]~465_combout ),
	.datac(\my_regfile|data_readRegB[19]~464_combout ),
	.datad(\my_regfile|data_readRegB[19]~462_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~466 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~450 (
// Equation(s):
// \my_regfile|data_readRegB[19]~450_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[19].df|q~q  & ((\my_regfile|register[26].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~450 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[19]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~459 (
// Equation(s):
// \my_regfile|data_readRegB[19]~459_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[19].df|q~q  & ((\my_regfile|register[15].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~459 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[19]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~458 (
// Equation(s):
// \my_regfile|data_readRegB[19]~458_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[19].df|q~q  & ((\my_regfile|register[13].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~458 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[19]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~457 (
// Equation(s):
// \my_regfile|data_readRegB[19]~457_combout  = (\my_regfile|register[12].df|dffe_array[19].df|q~q  & (((\my_regfile|register[11].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d2|and3~combout ))) # (!\my_regfile|register[12].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~457 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[19]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~456 (
// Equation(s):
// \my_regfile|data_readRegB[19]~456_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[19].df|q~q  & ((\my_regfile|register[9].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~456 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[19]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~460 (
// Equation(s):
// \my_regfile|data_readRegB[19]~460_combout  = (\my_regfile|data_readRegB[19]~459_combout  & (\my_regfile|data_readRegB[19]~458_combout  & (\my_regfile|data_readRegB[19]~457_combout  & \my_regfile|data_readRegB[19]~456_combout )))

	.dataa(\my_regfile|data_readRegB[19]~459_combout ),
	.datab(\my_regfile|data_readRegB[19]~458_combout ),
	.datac(\my_regfile|data_readRegB[19]~457_combout ),
	.datad(\my_regfile|data_readRegB[19]~456_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~460 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~454 (
// Equation(s):
// \my_regfile|data_readRegB[19]~454_combout  = (\my_regfile|register[6].df|dffe_array[19].df|q~q  & (((\my_regfile|register[5].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~454 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[19]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~455 (
// Equation(s):
// \my_regfile|data_readRegB[19]~455_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[19].df|q~q  & ((\my_regfile|register[8].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~455 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[19]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~451 (
// Equation(s):
// \my_regfile|data_readRegB[19]~451_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[19].df|q~q  & ((\my_regfile|register[1].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d1|and1~combout )))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~451 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[19]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~452 (
// Equation(s):
// \my_regfile|data_readRegB[19]~452_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~452 .lut_mask = 16'h00F3;
defparam \my_regfile|data_readRegB[19]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~453 (
// Equation(s):
// \my_regfile|data_readRegB[19]~453_combout  = (\my_regfile|data_readRegB[19]~451_combout  & (\my_regfile|data_readRegB[19]~452_combout  & ((\my_regfile|register[4].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[19]~451_combout ),
	.datab(\my_regfile|data_readRegB[19]~452_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~453 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[19]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~461 (
// Equation(s):
// \my_regfile|data_readRegB[19]~461_combout  = (\my_regfile|data_readRegB[19]~460_combout  & (\my_regfile|data_readRegB[19]~454_combout  & (\my_regfile|data_readRegB[19]~455_combout  & \my_regfile|data_readRegB[19]~453_combout )))

	.dataa(\my_regfile|data_readRegB[19]~460_combout ),
	.datab(\my_regfile|data_readRegB[19]~454_combout ),
	.datac(\my_regfile|data_readRegB[19]~455_combout ),
	.datad(\my_regfile|data_readRegB[19]~453_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~461 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~470 (
// Equation(s):
// \my_regfile|data_readRegB[19]~470_combout  = (\my_regfile|data_readRegB[19]~469_combout  & (\my_regfile|data_readRegB[19]~466_combout  & (\my_regfile|data_readRegB[19]~450_combout  & \my_regfile|data_readRegB[19]~461_combout )))

	.dataa(\my_regfile|data_readRegB[19]~469_combout ),
	.datab(\my_regfile|data_readRegB[19]~466_combout ),
	.datac(\my_regfile|data_readRegB[19]~450_combout ),
	.datad(\my_regfile|data_readRegB[19]~461_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~470 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~490 (
// Equation(s):
// \my_regfile|data_readRegB[20]~490_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[20].df|q~q  & ((\my_regfile|register[31].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d1|d4|and7~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~490 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[20]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~489 (
// Equation(s):
// \my_regfile|data_readRegB[20]~489_combout  = (\my_regfile|register[29].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(\my_regfile|register[29].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~489 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegB[20]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~487 (
// Equation(s):
// \my_regfile|data_readRegB[20]~487_combout  = (\my_regfile|register[26].df|dffe_array[20].df|q~q  & (((\my_regfile|register[25].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d4|and1~combout ))) # (!\my_regfile|register[26].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~487 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[20]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~488 (
// Equation(s):
// \my_regfile|data_readRegB[20]~488_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[20].df|q~q  & ((\my_regfile|register[27].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~488 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[20]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~491 (
// Equation(s):
// \my_regfile|data_readRegB[20]~491_combout  = (\my_regfile|data_readRegB[20]~490_combout  & (\my_regfile|data_readRegB[20]~489_combout  & (\my_regfile|data_readRegB[20]~487_combout  & \my_regfile|data_readRegB[20]~488_combout )))

	.dataa(\my_regfile|data_readRegB[20]~490_combout ),
	.datab(\my_regfile|data_readRegB[20]~489_combout ),
	.datac(\my_regfile|data_readRegB[20]~487_combout ),
	.datad(\my_regfile|data_readRegB[20]~488_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~491 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~483 (
// Equation(s):
// \my_regfile|data_readRegB[20]~483_combout  = (\my_regfile|register[20].df|dffe_array[20].df|q~q  & (((\my_regfile|register[19].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~483 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[20]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~485 (
// Equation(s):
// \my_regfile|data_readRegB[20]~485_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[20].df|q~q  & ((\my_regfile|register[24].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~485 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[20]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~482 (
// Equation(s):
// \my_regfile|data_readRegB[20]~482_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[20].df|q~q  & ((\my_regfile|register[17].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~482 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[20]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~484 (
// Equation(s):
// \my_regfile|data_readRegB[20]~484_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[20].df|q~q  & ((\my_regfile|register[21].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~484 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[20]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~486 (
// Equation(s):
// \my_regfile|data_readRegB[20]~486_combout  = (\my_regfile|data_readRegB[20]~483_combout  & (\my_regfile|data_readRegB[20]~485_combout  & (\my_regfile|data_readRegB[20]~482_combout  & \my_regfile|data_readRegB[20]~484_combout )))

	.dataa(\my_regfile|data_readRegB[20]~483_combout ),
	.datab(\my_regfile|data_readRegB[20]~485_combout ),
	.datac(\my_regfile|data_readRegB[20]~482_combout ),
	.datad(\my_regfile|data_readRegB[20]~484_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~486 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~474 (
// Equation(s):
// \my_regfile|data_readRegB[20]~474_combout  = (\my_regfile|register[6].df|dffe_array[20].df|q~q  & (((\my_regfile|register[5].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~474 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[20]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~471 (
// Equation(s):
// \my_regfile|data_readRegB[20]~471_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[20].df|q~q  & ((\my_regfile|register[1].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d1|and1~combout )))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~471 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[20]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~472 (
// Equation(s):
// \my_regfile|data_readRegB[20]~472_combout  = (\my_regfile|register[3].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )

	.dataa(\my_regfile|register[3].df|dffe_array[20].df|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~472 .lut_mask = 16'hAAFF;
defparam \my_regfile|data_readRegB[20]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~473 (
// Equation(s):
// \my_regfile|data_readRegB[20]~473_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[20]~472_combout  & ((\my_regfile|register[4].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|data_readRegB[20]~472_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|register[4].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~473 .lut_mask = 16'h4404;
defparam \my_regfile|data_readRegB[20]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~475 (
// Equation(s):
// \my_regfile|data_readRegB[20]~475_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[20].df|q~q  & ((\my_regfile|register[8].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~475 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[20]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~476 (
// Equation(s):
// \my_regfile|data_readRegB[20]~476_combout  = (\my_regfile|data_readRegB[20]~474_combout  & (\my_regfile|data_readRegB[20]~471_combout  & (\my_regfile|data_readRegB[20]~473_combout  & \my_regfile|data_readRegB[20]~475_combout )))

	.dataa(\my_regfile|data_readRegB[20]~474_combout ),
	.datab(\my_regfile|data_readRegB[20]~471_combout ),
	.datac(\my_regfile|data_readRegB[20]~473_combout ),
	.datad(\my_regfile|data_readRegB[20]~475_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~476 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~477 (
// Equation(s):
// \my_regfile|data_readRegB[20]~477_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[20].df|q~q  & ((\my_regfile|register[10].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~477 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[20]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~480 (
// Equation(s):
// \my_regfile|data_readRegB[20]~480_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[20].df|q~q  & ((\my_regfile|register[15].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~480 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[20]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~478 (
// Equation(s):
// \my_regfile|data_readRegB[20]~478_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[20].df|q~q  & ((\my_regfile|register[11].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~478 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[20]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~479 (
// Equation(s):
// \my_regfile|data_readRegB[20]~479_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[20].df|q~q  & ((\my_regfile|register[13].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~479 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[20]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~481 (
// Equation(s):
// \my_regfile|data_readRegB[20]~481_combout  = (\my_regfile|data_readRegB[20]~477_combout  & (\my_regfile|data_readRegB[20]~480_combout  & (\my_regfile|data_readRegB[20]~478_combout  & \my_regfile|data_readRegB[20]~479_combout )))

	.dataa(\my_regfile|data_readRegB[20]~477_combout ),
	.datab(\my_regfile|data_readRegB[20]~480_combout ),
	.datac(\my_regfile|data_readRegB[20]~478_combout ),
	.datad(\my_regfile|data_readRegB[20]~479_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~481 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~492 (
// Equation(s):
// \my_regfile|data_readRegB[20]~492_combout  = (\my_regfile|data_readRegB[20]~491_combout  & (\my_regfile|data_readRegB[20]~486_combout  & (\my_regfile|data_readRegB[20]~476_combout  & \my_regfile|data_readRegB[20]~481_combout )))

	.dataa(\my_regfile|data_readRegB[20]~491_combout ),
	.datab(\my_regfile|data_readRegB[20]~486_combout ),
	.datac(\my_regfile|data_readRegB[20]~476_combout ),
	.datad(\my_regfile|data_readRegB[20]~481_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~492 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~502 (
// Equation(s):
// \my_regfile|data_readRegB[21]~502_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[21].df|q~q  & ((\my_regfile|register[15].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~502 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[21]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~499 (
// Equation(s):
// \my_regfile|data_readRegB[21]~499_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[21].df|q~q  & ((\my_regfile|register[10].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~499 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[21]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~501 (
// Equation(s):
// \my_regfile|data_readRegB[21]~501_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[21].df|q~q  & ((\my_regfile|register[13].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~501 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[21]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~500 (
// Equation(s):
// \my_regfile|data_readRegB[21]~500_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[21].df|q~q  & ((\my_regfile|register[11].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~500 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~503 (
// Equation(s):
// \my_regfile|data_readRegB[21]~503_combout  = (\my_regfile|data_readRegB[21]~502_combout  & (\my_regfile|data_readRegB[21]~499_combout  & (\my_regfile|data_readRegB[21]~501_combout  & \my_regfile|data_readRegB[21]~500_combout )))

	.dataa(\my_regfile|data_readRegB[21]~502_combout ),
	.datab(\my_regfile|data_readRegB[21]~499_combout ),
	.datac(\my_regfile|data_readRegB[21]~501_combout ),
	.datad(\my_regfile|data_readRegB[21]~500_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~503 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~509 (
// Equation(s):
// \my_regfile|data_readRegB[21]~509_combout  = (\my_regfile|register[26].df|dffe_array[21].df|q~q  & (((\my_regfile|register[25].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d4|and1~combout ))) # (!\my_regfile|register[26].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~509 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[21]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~511 (
// Equation(s):
// \my_regfile|data_readRegB[21]~511_combout  = (\my_regfile|register[31].df|dffe_array[21].df|q~q  & (((\my_regfile|register[30].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~511 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[21]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~512 (
// Equation(s):
// \my_regfile|data_readRegB[21]~512_combout  = (\my_regfile|data_readRegB[21]~511_combout  & ((\my_regfile|register[29].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[21]~511_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[21].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~512 .lut_mask = 16'h88AA;
defparam \my_regfile|data_readRegB[21]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~510 (
// Equation(s):
// \my_regfile|data_readRegB[21]~510_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[21].df|q~q  & ((\my_regfile|register[28].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d4|and4~combout )))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~510 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[21]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~504 (
// Equation(s):
// \my_regfile|data_readRegB[21]~504_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[21].df|q~q  & ((\my_regfile|register[17].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d3|and1~combout )))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~504 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[21]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~505 (
// Equation(s):
// \my_regfile|data_readRegB[21]~505_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[21].df|q~q  & ((\my_regfile|register[19].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~505 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~506 (
// Equation(s):
// \my_regfile|data_readRegB[21]~506_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[21].df|q~q  & ((\my_regfile|register[21].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~506 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~507 (
// Equation(s):
// \my_regfile|data_readRegB[21]~507_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[21].df|q~q  & ((\my_regfile|register[24].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~507 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[21]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~508 (
// Equation(s):
// \my_regfile|data_readRegB[21]~508_combout  = (\my_regfile|data_readRegB[21]~504_combout  & (\my_regfile|data_readRegB[21]~505_combout  & (\my_regfile|data_readRegB[21]~506_combout  & \my_regfile|data_readRegB[21]~507_combout )))

	.dataa(\my_regfile|data_readRegB[21]~504_combout ),
	.datab(\my_regfile|data_readRegB[21]~505_combout ),
	.datac(\my_regfile|data_readRegB[21]~506_combout ),
	.datad(\my_regfile|data_readRegB[21]~507_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~508 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~513 (
// Equation(s):
// \my_regfile|data_readRegB[21]~513_combout  = (\my_regfile|data_readRegB[21]~509_combout  & (\my_regfile|data_readRegB[21]~512_combout  & (\my_regfile|data_readRegB[21]~510_combout  & \my_regfile|data_readRegB[21]~508_combout )))

	.dataa(\my_regfile|data_readRegB[21]~509_combout ),
	.datab(\my_regfile|data_readRegB[21]~512_combout ),
	.datac(\my_regfile|data_readRegB[21]~510_combout ),
	.datad(\my_regfile|data_readRegB[21]~508_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~513 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~493 (
// Equation(s):
// \my_regfile|data_readRegB[21]~493_combout  = (\my_regfile|register[2].df|dffe_array[21].df|q~q  & (((\my_regfile|register[1].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~493 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[21]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~494 (
// Equation(s):
// \my_regfile|data_readRegB[21]~494_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[21].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~494 .lut_mask = 16'h00DD;
defparam \my_regfile|data_readRegB[21]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~495 (
// Equation(s):
// \my_regfile|data_readRegB[21]~495_combout  = (\my_regfile|data_readRegB[21]~493_combout  & (\my_regfile|data_readRegB[21]~494_combout  & ((\my_regfile|register[4].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[21]~493_combout ),
	.datad(\my_regfile|data_readRegB[21]~494_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~495 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[21]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~496 (
// Equation(s):
// \my_regfile|data_readRegB[21]~496_combout  = (\my_regfile|register[6].df|dffe_array[21].df|q~q  & (((\my_regfile|register[5].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~496 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[21]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~497 (
// Equation(s):
// \my_regfile|data_readRegB[21]~497_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[21].df|q~q  & ((\my_regfile|register[7].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~497 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~498 (
// Equation(s):
// \my_regfile|data_readRegB[21]~498_combout  = (\my_regfile|data_readRegB[21]~495_combout  & (\my_regfile|data_readRegB[21]~496_combout  & \my_regfile|data_readRegB[21]~497_combout ))

	.dataa(\my_regfile|data_readRegB[21]~495_combout ),
	.datab(\my_regfile|data_readRegB[21]~496_combout ),
	.datac(\my_regfile|data_readRegB[21]~497_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~498 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[21]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~514 (
// Equation(s):
// \my_regfile|data_readRegB[21]~514_combout  = (\my_regfile|data_readRegB[21]~503_combout  & (\my_regfile|data_readRegB[21]~513_combout  & \my_regfile|data_readRegB[21]~498_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[21]~503_combout ),
	.datac(\my_regfile|data_readRegB[21]~513_combout ),
	.datad(\my_regfile|data_readRegB[21]~498_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~514 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[21]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~524 (
// Equation(s):
// \my_regfile|data_readRegB[22]~524_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[22].df|q~q  & ((\my_regfile|register[16].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~524 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[22]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~522 (
// Equation(s):
// \my_regfile|data_readRegB[22]~522_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[22].df|q~q  & ((\my_regfile|register[11].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~522 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~521 (
// Equation(s):
// \my_regfile|data_readRegB[22]~521_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[22].df|q~q  & ((\my_regfile|register[10].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~521 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~523 (
// Equation(s):
// \my_regfile|data_readRegB[22]~523_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[22].df|q~q  & ((\my_regfile|register[13].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~523 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~525 (
// Equation(s):
// \my_regfile|data_readRegB[22]~525_combout  = (\my_regfile|data_readRegB[22]~524_combout  & (\my_regfile|data_readRegB[22]~522_combout  & (\my_regfile|data_readRegB[22]~521_combout  & \my_regfile|data_readRegB[22]~523_combout )))

	.dataa(\my_regfile|data_readRegB[22]~524_combout ),
	.datab(\my_regfile|data_readRegB[22]~522_combout ),
	.datac(\my_regfile|data_readRegB[22]~521_combout ),
	.datad(\my_regfile|data_readRegB[22]~523_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~525 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~517 (
// Equation(s):
// \my_regfile|data_readRegB[22]~517_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~517 .lut_mask = 16'h3311;
defparam \my_regfile|data_readRegB[22]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~516 (
// Equation(s):
// \my_regfile|data_readRegB[22]~516_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[22].df|q~q  & ((\my_regfile|register[2].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~516 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[22]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~518 (
// Equation(s):
// \my_regfile|data_readRegB[22]~518_combout  = (\my_regfile|data_readRegB[22]~517_combout  & (\my_regfile|data_readRegB[22]~516_combout  & ((\my_regfile|register[4].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[22]~517_combout ),
	.datac(\my_regfile|data_readRegB[22]~516_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~518 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegB[22]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~519 (
// Equation(s):
// \my_regfile|data_readRegB[22]~519_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[22].df|q~q  & ((\my_regfile|register[6].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d1|and6~combout )))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~519 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[22]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~520 (
// Equation(s):
// \my_regfile|data_readRegB[22]~520_combout  = (\my_regfile|register[8].df|dffe_array[22].df|q~q  & (((\my_regfile|register[7].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~520 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[22]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~526 (
// Equation(s):
// \my_regfile|data_readRegB[22]~526_combout  = (\my_regfile|data_readRegB[22]~525_combout  & (\my_regfile|data_readRegB[22]~518_combout  & (\my_regfile|data_readRegB[22]~519_combout  & \my_regfile|data_readRegB[22]~520_combout )))

	.dataa(\my_regfile|data_readRegB[22]~525_combout ),
	.datab(\my_regfile|data_readRegB[22]~518_combout ),
	.datac(\my_regfile|data_readRegB[22]~519_combout ),
	.datad(\my_regfile|data_readRegB[22]~520_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~526 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~529 (
// Equation(s):
// \my_regfile|data_readRegB[22]~529_combout  = (\my_regfile|register[22].df|dffe_array[22].df|q~q  & (((\my_regfile|register[21].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~529 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[22]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~527 (
// Equation(s):
// \my_regfile|data_readRegB[22]~527_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[22].df|q~q  & ((\my_regfile|register[17].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~527 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~530 (
// Equation(s):
// \my_regfile|data_readRegB[22]~530_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[22].df|q~q  & ((\my_regfile|register[23].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~530 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~528 (
// Equation(s):
// \my_regfile|data_readRegB[22]~528_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[22].df|q~q  & ((\my_regfile|register[19].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~528 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~531 (
// Equation(s):
// \my_regfile|data_readRegB[22]~531_combout  = (\my_regfile|data_readRegB[22]~529_combout  & (\my_regfile|data_readRegB[22]~527_combout  & (\my_regfile|data_readRegB[22]~530_combout  & \my_regfile|data_readRegB[22]~528_combout )))

	.dataa(\my_regfile|data_readRegB[22]~529_combout ),
	.datab(\my_regfile|data_readRegB[22]~527_combout ),
	.datac(\my_regfile|data_readRegB[22]~530_combout ),
	.datad(\my_regfile|data_readRegB[22]~528_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~531 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~533 (
// Equation(s):
// \my_regfile|data_readRegB[22]~533_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[22].df|q~q  & ((\my_regfile|register[30].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~533 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[22]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~532 (
// Equation(s):
// \my_regfile|data_readRegB[22]~532_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[22].df|q~q  & ((\my_regfile|register[27].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~532 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[22]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~534 (
// Equation(s):
// \my_regfile|data_readRegB[22]~534_combout  = (\my_regfile|data_readRegB[22]~533_combout  & (\my_regfile|data_readRegB[22]~532_combout  & ((\my_regfile|register[29].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegB[22]~533_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(\my_regfile|data_readRegB[22]~532_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~534 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[22]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~515 (
// Equation(s):
// \my_regfile|data_readRegB[22]~515_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[22].df|q~q  & ((\my_regfile|register[25].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~515 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[22]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~535 (
// Equation(s):
// \my_regfile|data_readRegB[22]~535_combout  = (\my_regfile|data_readRegB[22]~526_combout  & (\my_regfile|data_readRegB[22]~531_combout  & (\my_regfile|data_readRegB[22]~534_combout  & \my_regfile|data_readRegB[22]~515_combout )))

	.dataa(\my_regfile|data_readRegB[22]~526_combout ),
	.datab(\my_regfile|data_readRegB[22]~531_combout ),
	.datac(\my_regfile|data_readRegB[22]~534_combout ),
	.datad(\my_regfile|data_readRegB[22]~515_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~535 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~553 (
// Equation(s):
// \my_regfile|data_readRegB[23]~553_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[23].df|q~q  & ((\my_regfile|register[27].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~553 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[23]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~554 (
// Equation(s):
// \my_regfile|data_readRegB[23]~554_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[23].df|q~q  & ((\my_regfile|register[30].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~554 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[23]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~555 (
// Equation(s):
// \my_regfile|data_readRegB[23]~555_combout  = (\my_regfile|data_readRegB[23]~554_combout  & ((\my_regfile|register[29].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[23]~554_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[23].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~555 .lut_mask = 16'h88AA;
defparam \my_regfile|data_readRegB[23]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~548 (
// Equation(s):
// \my_regfile|data_readRegB[23]~548_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[23].df|q~q  & ((\my_regfile|register[19].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~548 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[23]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~550 (
// Equation(s):
// \my_regfile|data_readRegB[23]~550_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[23].df|q~q  & ((\my_regfile|register[23].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~550 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[23]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~547 (
// Equation(s):
// \my_regfile|data_readRegB[23]~547_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[23].df|q~q  & ((\my_regfile|register[17].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~547 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[23]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~549 (
// Equation(s):
// \my_regfile|data_readRegB[23]~549_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[23].df|q~q  & ((\my_regfile|register[21].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~549 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[23]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~551 (
// Equation(s):
// \my_regfile|data_readRegB[23]~551_combout  = (\my_regfile|data_readRegB[23]~548_combout  & (\my_regfile|data_readRegB[23]~550_combout  & (\my_regfile|data_readRegB[23]~547_combout  & \my_regfile|data_readRegB[23]~549_combout )))

	.dataa(\my_regfile|data_readRegB[23]~548_combout ),
	.datab(\my_regfile|data_readRegB[23]~550_combout ),
	.datac(\my_regfile|data_readRegB[23]~547_combout ),
	.datad(\my_regfile|data_readRegB[23]~549_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~551 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~552 (
// Equation(s):
// \my_regfile|data_readRegB[23]~552_combout  = (\my_regfile|register[26].df|dffe_array[23].df|q~q  & (((\my_regfile|register[25].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d4|and1~combout ))) # (!\my_regfile|register[26].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~552 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[23]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~556 (
// Equation(s):
// \my_regfile|data_readRegB[23]~556_combout  = (\my_regfile|data_readRegB[23]~553_combout  & (\my_regfile|data_readRegB[23]~555_combout  & (\my_regfile|data_readRegB[23]~551_combout  & \my_regfile|data_readRegB[23]~552_combout )))

	.dataa(\my_regfile|data_readRegB[23]~553_combout ),
	.datab(\my_regfile|data_readRegB[23]~555_combout ),
	.datac(\my_regfile|data_readRegB[23]~551_combout ),
	.datad(\my_regfile|data_readRegB[23]~552_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~556 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~539 (
// Equation(s):
// \my_regfile|data_readRegB[23]~539_combout  = (\my_processor|ctrl_readRegB[1]~0_combout ) # (((\my_regfile|register[5].df|dffe_array[23].df|q~q ) # (!\my_processor|ctrl_readRegB[0]~2_combout )) # (!\my_regfile|d1|d1|and4~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datab(\my_regfile|d1|d1|and4~0_combout ),
	.datac(\my_regfile|register[5].df|dffe_array[23].df|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~539 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegB[23]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~540 (
// Equation(s):
// \my_regfile|data_readRegB[23]~540_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[23].df|q~q  & ((\my_regfile|register[7].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~540 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[23]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~541 (
// Equation(s):
// \my_regfile|data_readRegB[23]~541_combout  = (\my_regfile|data_readRegB[23]~539_combout  & (\my_regfile|data_readRegB[23]~540_combout  & ((\my_regfile|register[6].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|data_readRegB[23]~539_combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|data_readRegB[23]~540_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~541 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[23]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~536 (
// Equation(s):
// \my_regfile|data_readRegB[23]~536_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[23].df|q~q  & ((\my_regfile|register[2].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~536 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[23]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~537 (
// Equation(s):
// \my_regfile|data_readRegB[23]~537_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~537 .lut_mask = 16'h2233;
defparam \my_regfile|data_readRegB[23]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~538 (
// Equation(s):
// \my_regfile|data_readRegB[23]~538_combout  = (\my_regfile|data_readRegB[23]~536_combout  & (\my_regfile|data_readRegB[23]~537_combout  & ((\my_regfile|register[4].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|data_readRegB[23]~536_combout ),
	.datad(\my_regfile|data_readRegB[23]~537_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~538 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[23]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~544 (
// Equation(s):
// \my_regfile|data_readRegB[23]~544_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[23].df|q~q  & ((\my_regfile|register[13].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~544 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[23]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~543 (
// Equation(s):
// \my_regfile|data_readRegB[23]~543_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[23].df|q~q  & ((\my_regfile|register[11].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d2|and3~combout )))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~543 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[23]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~542 (
// Equation(s):
// \my_regfile|data_readRegB[23]~542_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[23].df|q~q  & ((\my_regfile|register[10].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~542 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[23]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~545 (
// Equation(s):
// \my_regfile|data_readRegB[23]~545_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[23].df|q~q  & ((\my_regfile|register[16].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~545 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[23]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~546 (
// Equation(s):
// \my_regfile|data_readRegB[23]~546_combout  = (\my_regfile|data_readRegB[23]~544_combout  & (\my_regfile|data_readRegB[23]~543_combout  & (\my_regfile|data_readRegB[23]~542_combout  & \my_regfile|data_readRegB[23]~545_combout )))

	.dataa(\my_regfile|data_readRegB[23]~544_combout ),
	.datab(\my_regfile|data_readRegB[23]~543_combout ),
	.datac(\my_regfile|data_readRegB[23]~542_combout ),
	.datad(\my_regfile|data_readRegB[23]~545_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~546 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~557 (
// Equation(s):
// \my_regfile|data_readRegB[23]~557_combout  = (\my_regfile|data_readRegB[23]~556_combout  & (\my_regfile|data_readRegB[23]~541_combout  & (\my_regfile|data_readRegB[23]~538_combout  & \my_regfile|data_readRegB[23]~546_combout )))

	.dataa(\my_regfile|data_readRegB[23]~556_combout ),
	.datab(\my_regfile|data_readRegB[23]~541_combout ),
	.datac(\my_regfile|data_readRegB[23]~538_combout ),
	.datad(\my_regfile|data_readRegB[23]~546_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~557 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~558 (
// Equation(s):
// \my_regfile|data_readRegB[24]~558_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[24].df|q~q  & ((\my_regfile|register[1].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d1|and1~combout )))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~558 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[24]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~559 (
// Equation(s):
// \my_regfile|data_readRegB[24]~559_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[24].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~559 .lut_mask = 16'h4455;
defparam \my_regfile|data_readRegB[24]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~560 (
// Equation(s):
// \my_regfile|data_readRegB[24]~560_combout  = (\my_regfile|data_readRegB[24]~559_combout  & ((\my_regfile|register[4].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and4~combout )))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[24]~559_combout ),
	.datac(gnd),
	.datad(\my_regfile|register[4].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~560 .lut_mask = 16'hCC44;
defparam \my_regfile|data_readRegB[24]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~561 (
// Equation(s):
// \my_regfile|data_readRegB[24]~561_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[24].df|q~q  & ((\my_regfile|register[5].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d1|and5~combout )))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~561 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[24]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~562 (
// Equation(s):
// \my_regfile|data_readRegB[24]~562_combout  = (\my_regfile|register[8].df|dffe_array[24].df|q~q  & (((\my_regfile|register[7].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~562 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[24]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~563 (
// Equation(s):
// \my_regfile|data_readRegB[24]~563_combout  = (\my_regfile|data_readRegB[24]~558_combout  & (\my_regfile|data_readRegB[24]~560_combout  & (\my_regfile|data_readRegB[24]~561_combout  & \my_regfile|data_readRegB[24]~562_combout )))

	.dataa(\my_regfile|data_readRegB[24]~558_combout ),
	.datab(\my_regfile|data_readRegB[24]~560_combout ),
	.datac(\my_regfile|data_readRegB[24]~561_combout ),
	.datad(\my_regfile|data_readRegB[24]~562_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~563 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~575 (
// Equation(s):
// \my_regfile|data_readRegB[24]~575_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[24].df|q~q  & ((\my_regfile|register[27].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~575 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[24]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~571 (
// Equation(s):
// \my_regfile|data_readRegB[24]~571_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[24].df|q~q  & ((\my_regfile|register[21].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~571 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[24]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~569 (
// Equation(s):
// \my_regfile|data_readRegB[24]~569_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[24].df|q~q  & ((\my_regfile|register[17].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~569 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[24]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~572 (
// Equation(s):
// \my_regfile|data_readRegB[24]~572_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[24].df|q~q  & ((\my_regfile|register[23].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~572 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[24]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~570 (
// Equation(s):
// \my_regfile|data_readRegB[24]~570_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[24].df|q~q  & ((\my_regfile|register[19].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~570 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[24]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~573 (
// Equation(s):
// \my_regfile|data_readRegB[24]~573_combout  = (\my_regfile|data_readRegB[24]~571_combout  & (\my_regfile|data_readRegB[24]~569_combout  & (\my_regfile|data_readRegB[24]~572_combout  & \my_regfile|data_readRegB[24]~570_combout )))

	.dataa(\my_regfile|data_readRegB[24]~571_combout ),
	.datab(\my_regfile|data_readRegB[24]~569_combout ),
	.datac(\my_regfile|data_readRegB[24]~572_combout ),
	.datad(\my_regfile|data_readRegB[24]~570_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~573 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~574 (
// Equation(s):
// \my_regfile|data_readRegB[24]~574_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[24].df|q~q  & ((\my_regfile|register[26].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~574 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[24]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~576 (
// Equation(s):
// \my_regfile|data_readRegB[24]~576_combout  = (\my_regfile|register[31].df|dffe_array[24].df|q~q  & (((\my_regfile|register[30].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d4|and6~combout ))) # (!\my_regfile|register[31].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~576 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[24]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~577 (
// Equation(s):
// \my_regfile|data_readRegB[24]~577_combout  = (\my_regfile|data_readRegB[24]~576_combout  & ((\my_regfile|register[29].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[24].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(\my_regfile|data_readRegB[24]~576_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~577 .lut_mask = 16'hAF00;
defparam \my_regfile|data_readRegB[24]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~578 (
// Equation(s):
// \my_regfile|data_readRegB[24]~578_combout  = (\my_regfile|data_readRegB[24]~575_combout  & (\my_regfile|data_readRegB[24]~573_combout  & (\my_regfile|data_readRegB[24]~574_combout  & \my_regfile|data_readRegB[24]~577_combout )))

	.dataa(\my_regfile|data_readRegB[24]~575_combout ),
	.datab(\my_regfile|data_readRegB[24]~573_combout ),
	.datac(\my_regfile|data_readRegB[24]~574_combout ),
	.datad(\my_regfile|data_readRegB[24]~577_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~578 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~567 (
// Equation(s):
// \my_regfile|data_readRegB[24]~567_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[24].df|q~q  & ((\my_regfile|register[16].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~567 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[24]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~566 (
// Equation(s):
// \my_regfile|data_readRegB[24]~566_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[24].df|q~q  & ((\my_regfile|register[13].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~566 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[24]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~564 (
// Equation(s):
// \my_regfile|data_readRegB[24]~564_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[24].df|q~q  & ((\my_regfile|register[10].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~564 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[24]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~565 (
// Equation(s):
// \my_regfile|data_readRegB[24]~565_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[24].df|q~q  & ((\my_regfile|register[11].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~565 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[24]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~568 (
// Equation(s):
// \my_regfile|data_readRegB[24]~568_combout  = (\my_regfile|data_readRegB[24]~567_combout  & (\my_regfile|data_readRegB[24]~566_combout  & (\my_regfile|data_readRegB[24]~564_combout  & \my_regfile|data_readRegB[24]~565_combout )))

	.dataa(\my_regfile|data_readRegB[24]~567_combout ),
	.datab(\my_regfile|data_readRegB[24]~566_combout ),
	.datac(\my_regfile|data_readRegB[24]~564_combout ),
	.datad(\my_regfile|data_readRegB[24]~565_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~568 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~579 (
// Equation(s):
// \my_regfile|data_readRegB[24]~579_combout  = (\my_regfile|data_readRegB[24]~563_combout  & (\my_regfile|data_readRegB[24]~578_combout  & \my_regfile|data_readRegB[24]~568_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[24]~563_combout ),
	.datac(\my_regfile|data_readRegB[24]~578_combout ),
	.datad(\my_regfile|data_readRegB[24]~568_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~579 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[24]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~598 (
// Equation(s):
// \my_regfile|data_readRegB[25]~598_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[25].df|q~q  & ((\my_regfile|register[30].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~598 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~599 (
// Equation(s):
// \my_regfile|data_readRegB[25]~599_combout  = (\my_regfile|data_readRegB[25]~598_combout  & ((\my_regfile|register[29].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[25]~598_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~599 .lut_mask = 16'hC0CC;
defparam \my_regfile|data_readRegB[25]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~597 (
// Equation(s):
// \my_regfile|data_readRegB[25]~597_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[25].df|q~q  & ((\my_regfile|register[27].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~597 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[25]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~593 (
// Equation(s):
// \my_regfile|data_readRegB[25]~593_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[25].df|q~q  & ((\my_regfile|register[21].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~593 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~592 (
// Equation(s):
// \my_regfile|data_readRegB[25]~592_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[25].df|q~q  & ((\my_regfile|register[19].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~592 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~591 (
// Equation(s):
// \my_regfile|data_readRegB[25]~591_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[25].df|q~q  & ((\my_regfile|register[17].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~591 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[25]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~594 (
// Equation(s):
// \my_regfile|data_readRegB[25]~594_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[25].df|q~q  & ((\my_regfile|register[23].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d3|and7~combout )))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~594 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~595 (
// Equation(s):
// \my_regfile|data_readRegB[25]~595_combout  = (\my_regfile|data_readRegB[25]~593_combout  & (\my_regfile|data_readRegB[25]~592_combout  & (\my_regfile|data_readRegB[25]~591_combout  & \my_regfile|data_readRegB[25]~594_combout )))

	.dataa(\my_regfile|data_readRegB[25]~593_combout ),
	.datab(\my_regfile|data_readRegB[25]~592_combout ),
	.datac(\my_regfile|data_readRegB[25]~591_combout ),
	.datad(\my_regfile|data_readRegB[25]~594_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~595 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~596 (
// Equation(s):
// \my_regfile|data_readRegB[25]~596_combout  = (\my_regfile|register[26].df|dffe_array[25].df|q~q  & (((\my_regfile|register[25].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d4|and1~combout ))) # (!\my_regfile|register[26].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~596 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[25]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~600 (
// Equation(s):
// \my_regfile|data_readRegB[25]~600_combout  = (\my_regfile|data_readRegB[25]~599_combout  & (\my_regfile|data_readRegB[25]~597_combout  & (\my_regfile|data_readRegB[25]~595_combout  & \my_regfile|data_readRegB[25]~596_combout )))

	.dataa(\my_regfile|data_readRegB[25]~599_combout ),
	.datab(\my_regfile|data_readRegB[25]~597_combout ),
	.datac(\my_regfile|data_readRegB[25]~595_combout ),
	.datad(\my_regfile|data_readRegB[25]~596_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~600 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~583 (
// Equation(s):
// \my_regfile|data_readRegB[25]~583_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[25].df|q~q  & ((\my_regfile|register[5].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d1|and5~combout )))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~583 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~581 (
// Equation(s):
// \my_regfile|data_readRegB[25]~581_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~581 .lut_mask = 16'h00F3;
defparam \my_regfile|data_readRegB[25]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~580 (
// Equation(s):
// \my_regfile|data_readRegB[25]~580_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[25].df|q~q  & ((\my_regfile|register[2].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~580 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[25]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~582 (
// Equation(s):
// \my_regfile|data_readRegB[25]~582_combout  = (\my_regfile|data_readRegB[25]~581_combout  & (\my_regfile|data_readRegB[25]~580_combout  & ((\my_regfile|register[4].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[25]~581_combout ),
	.datab(\my_regfile|register[4].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|data_readRegB[25]~580_combout ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~582 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegB[25]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~584 (
// Equation(s):
// \my_regfile|data_readRegB[25]~584_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[25].df|q~q  & ((\my_regfile|register[8].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~584 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[25]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~585 (
// Equation(s):
// \my_regfile|data_readRegB[25]~585_combout  = (\my_regfile|data_readRegB[25]~583_combout  & (\my_regfile|data_readRegB[25]~582_combout  & \my_regfile|data_readRegB[25]~584_combout ))

	.dataa(\my_regfile|data_readRegB[25]~583_combout ),
	.datab(\my_regfile|data_readRegB[25]~582_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[25]~584_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~585 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[25]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~588 (
// Equation(s):
// \my_regfile|data_readRegB[25]~588_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[25].df|q~q  & ((\my_regfile|register[13].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~588 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[25]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~589 (
// Equation(s):
// \my_regfile|data_readRegB[25]~589_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[25].df|q~q  & ((\my_regfile|register[16].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~589 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[25]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~586 (
// Equation(s):
// \my_regfile|data_readRegB[25]~586_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[25].df|q~q  & ((\my_regfile|register[10].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~586 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[25]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~587 (
// Equation(s):
// \my_regfile|data_readRegB[25]~587_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[25].df|q~q  & ((\my_regfile|register[11].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~587 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[25]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~590 (
// Equation(s):
// \my_regfile|data_readRegB[25]~590_combout  = (\my_regfile|data_readRegB[25]~588_combout  & (\my_regfile|data_readRegB[25]~589_combout  & (\my_regfile|data_readRegB[25]~586_combout  & \my_regfile|data_readRegB[25]~587_combout )))

	.dataa(\my_regfile|data_readRegB[25]~588_combout ),
	.datab(\my_regfile|data_readRegB[25]~589_combout ),
	.datac(\my_regfile|data_readRegB[25]~586_combout ),
	.datad(\my_regfile|data_readRegB[25]~587_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~590 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~601 (
// Equation(s):
// \my_regfile|data_readRegB[25]~601_combout  = (\my_regfile|data_readRegB[25]~600_combout  & (\my_regfile|data_readRegB[25]~585_combout  & \my_regfile|data_readRegB[25]~590_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[25]~600_combout ),
	.datac(\my_regfile|data_readRegB[25]~585_combout ),
	.datad(\my_regfile|data_readRegB[25]~590_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~601 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[25]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~619 (
// Equation(s):
// \my_regfile|data_readRegB[26]~619_combout  = (\my_regfile|register[28].df|dffe_array[26].df|q~q  & (((\my_regfile|register[27].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~619 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[26]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~616 (
// Equation(s):
// \my_regfile|data_readRegB[26]~616_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[26].df|q~q  & ((\my_regfile|register[24].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d4|and0~combout )))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~616 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[26]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~613 (
// Equation(s):
// \my_regfile|data_readRegB[26]~613_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[26].df|q~q  & ((\my_regfile|register[18].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~613 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[26]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~615 (
// Equation(s):
// \my_regfile|data_readRegB[26]~615_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[26].df|q~q  & ((\my_regfile|register[22].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~615 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[26]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~614 (
// Equation(s):
// \my_regfile|data_readRegB[26]~614_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[26].df|q~q  & ((\my_regfile|register[19].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~614 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[26]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~617 (
// Equation(s):
// \my_regfile|data_readRegB[26]~617_combout  = (\my_regfile|data_readRegB[26]~616_combout  & (\my_regfile|data_readRegB[26]~613_combout  & (\my_regfile|data_readRegB[26]~615_combout  & \my_regfile|data_readRegB[26]~614_combout )))

	.dataa(\my_regfile|data_readRegB[26]~616_combout ),
	.datab(\my_regfile|data_readRegB[26]~613_combout ),
	.datac(\my_regfile|data_readRegB[26]~615_combout ),
	.datad(\my_regfile|data_readRegB[26]~614_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~617 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~618 (
// Equation(s):
// \my_regfile|data_readRegB[26]~618_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[26].df|q~q  & ((\my_regfile|register[25].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~618 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[26]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~620 (
// Equation(s):
// \my_regfile|data_readRegB[26]~620_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[26].df|q~q  & ((\my_regfile|register[30].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~620 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[26]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~621 (
// Equation(s):
// \my_regfile|data_readRegB[26]~621_combout  = (\my_regfile|data_readRegB[26]~620_combout  & ((\my_regfile|register[29].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[26]~620_combout ),
	.datab(gnd),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(\my_regfile|register[29].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~621 .lut_mask = 16'hAA0A;
defparam \my_regfile|data_readRegB[26]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~622 (
// Equation(s):
// \my_regfile|data_readRegB[26]~622_combout  = (\my_regfile|data_readRegB[26]~619_combout  & (\my_regfile|data_readRegB[26]~617_combout  & (\my_regfile|data_readRegB[26]~618_combout  & \my_regfile|data_readRegB[26]~621_combout )))

	.dataa(\my_regfile|data_readRegB[26]~619_combout ),
	.datab(\my_regfile|data_readRegB[26]~617_combout ),
	.datac(\my_regfile|data_readRegB[26]~618_combout ),
	.datad(\my_regfile|data_readRegB[26]~621_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~622 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~606 (
// Equation(s):
// \my_regfile|data_readRegB[26]~606_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[26].df|q~q  & ((\my_regfile|register[7].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~606 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[26]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~605 (
// Equation(s):
// \my_regfile|data_readRegB[26]~605_combout  = (\my_regfile|register[6].df|dffe_array[26].df|q~q  & (((\my_regfile|register[5].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~605 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[26]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~602 (
// Equation(s):
// \my_regfile|data_readRegB[26]~602_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[26].df|q~q  & ((\my_regfile|register[2].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d1|and2~combout )))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~602 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[26]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~603 (
// Equation(s):
// \my_regfile|data_readRegB[26]~603_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~603 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegB[26]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~604 (
// Equation(s):
// \my_regfile|data_readRegB[26]~604_combout  = (\my_regfile|data_readRegB[26]~602_combout  & (\my_regfile|data_readRegB[26]~603_combout  & ((\my_regfile|register[4].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[26]~602_combout ),
	.datac(\my_regfile|data_readRegB[26]~603_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~604 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegB[26]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~608 (
// Equation(s):
// \my_regfile|data_readRegB[26]~608_combout  = (\my_regfile|register[12].df|dffe_array[26].df|q~q  & (((\my_regfile|register[11].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d2|and3~combout ))) # (!\my_regfile|register[12].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~608 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[26]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~609 (
// Equation(s):
// \my_regfile|data_readRegB[26]~609_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[26].df|q~q  & ((\my_regfile|register[13].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~609 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[26]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~610 (
// Equation(s):
// \my_regfile|data_readRegB[26]~610_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[26].df|q~q  & ((\my_regfile|register[15].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~610 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[26]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~607 (
// Equation(s):
// \my_regfile|data_readRegB[26]~607_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[26].df|q~q  & ((\my_regfile|register[10].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~607 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[26]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~611 (
// Equation(s):
// \my_regfile|data_readRegB[26]~611_combout  = (\my_regfile|data_readRegB[26]~608_combout  & (\my_regfile|data_readRegB[26]~609_combout  & (\my_regfile|data_readRegB[26]~610_combout  & \my_regfile|data_readRegB[26]~607_combout )))

	.dataa(\my_regfile|data_readRegB[26]~608_combout ),
	.datab(\my_regfile|data_readRegB[26]~609_combout ),
	.datac(\my_regfile|data_readRegB[26]~610_combout ),
	.datad(\my_regfile|data_readRegB[26]~607_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~611 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~612 (
// Equation(s):
// \my_regfile|data_readRegB[26]~612_combout  = (\my_regfile|data_readRegB[26]~606_combout  & (\my_regfile|data_readRegB[26]~605_combout  & (\my_regfile|data_readRegB[26]~604_combout  & \my_regfile|data_readRegB[26]~611_combout )))

	.dataa(\my_regfile|data_readRegB[26]~606_combout ),
	.datab(\my_regfile|data_readRegB[26]~605_combout ),
	.datac(\my_regfile|data_readRegB[26]~604_combout ),
	.datad(\my_regfile|data_readRegB[26]~611_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~612 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~623 (
// Equation(s):
// \my_regfile|data_readRegB[26]~623_combout  = (\my_regfile|data_readRegB[26]~622_combout  & \my_regfile|data_readRegB[26]~612_combout )

	.dataa(\my_regfile|data_readRegB[26]~622_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[26]~612_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~623 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegB[26]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~633 (
// Equation(s):
// \my_regfile|data_readRegB[27]~633_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[27].df|q~q  & ((\my_regfile|register[16].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~633 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[27]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~631 (
// Equation(s):
// \my_regfile|data_readRegB[27]~631_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[27].df|q~q  & ((\my_regfile|register[11].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d2|and3~combout )))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~631 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[27]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~630 (
// Equation(s):
// \my_regfile|data_readRegB[27]~630_combout  = (\my_regfile|register[9].df|dffe_array[27].df|q~q  & (((\my_regfile|register[10].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|d1|d2|and2~combout ),
	.datad(\my_regfile|register[10].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~630 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[27]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~632 (
// Equation(s):
// \my_regfile|data_readRegB[27]~632_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[27].df|q~q  & ((\my_regfile|register[13].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~632 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[27]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~634 (
// Equation(s):
// \my_regfile|data_readRegB[27]~634_combout  = (\my_regfile|data_readRegB[27]~633_combout  & (\my_regfile|data_readRegB[27]~631_combout  & (\my_regfile|data_readRegB[27]~630_combout  & \my_regfile|data_readRegB[27]~632_combout )))

	.dataa(\my_regfile|data_readRegB[27]~633_combout ),
	.datab(\my_regfile|data_readRegB[27]~631_combout ),
	.datac(\my_regfile|data_readRegB[27]~630_combout ),
	.datad(\my_regfile|data_readRegB[27]~632_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~634 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~624 (
// Equation(s):
// \my_regfile|data_readRegB[27]~624_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[27].df|q~q  & ((\my_regfile|register[2].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~624 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~625 (
// Equation(s):
// \my_regfile|data_readRegB[27]~625_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[27].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~625 .lut_mask = 16'h4455;
defparam \my_regfile|data_readRegB[27]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~626 (
// Equation(s):
// \my_regfile|data_readRegB[27]~626_combout  = (\my_regfile|data_readRegB[27]~624_combout  & (\my_regfile|data_readRegB[27]~625_combout  & ((\my_regfile|register[4].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[27]~624_combout ),
	.datab(\my_regfile|data_readRegB[27]~625_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|register[4].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~626 .lut_mask = 16'h8808;
defparam \my_regfile|data_readRegB[27]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~640 (
// Equation(s):
// \my_regfile|data_readRegB[27]~640_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[27].df|q~q  & ((\my_regfile|register[25].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~640 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[27]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~635 (
// Equation(s):
// \my_regfile|data_readRegB[27]~635_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[27].df|q~q  & ((\my_regfile|register[18].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~635 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~638 (
// Equation(s):
// \my_regfile|data_readRegB[27]~638_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[27].df|q~q  & ((\my_regfile|register[24].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d4|and0~combout )))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~638 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[27]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~636 (
// Equation(s):
// \my_regfile|data_readRegB[27]~636_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[27].df|q~q  & ((\my_regfile|register[19].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~636 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[27]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~637 (
// Equation(s):
// \my_regfile|data_readRegB[27]~637_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[27].df|q~q  & ((\my_regfile|register[22].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~637 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[27]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~639 (
// Equation(s):
// \my_regfile|data_readRegB[27]~639_combout  = (\my_regfile|data_readRegB[27]~635_combout  & (\my_regfile|data_readRegB[27]~638_combout  & (\my_regfile|data_readRegB[27]~636_combout  & \my_regfile|data_readRegB[27]~637_combout )))

	.dataa(\my_regfile|data_readRegB[27]~635_combout ),
	.datab(\my_regfile|data_readRegB[27]~638_combout ),
	.datac(\my_regfile|data_readRegB[27]~636_combout ),
	.datad(\my_regfile|data_readRegB[27]~637_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~639 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~641 (
// Equation(s):
// \my_regfile|data_readRegB[27]~641_combout  = (\my_regfile|register[28].df|dffe_array[27].df|q~q  & (((\my_regfile|register[27].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~641 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[27]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~642 (
// Equation(s):
// \my_regfile|data_readRegB[27]~642_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[27].df|q~q  & ((\my_regfile|register[30].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~642 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[27]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~643 (
// Equation(s):
// \my_regfile|data_readRegB[27]~643_combout  = (\my_regfile|data_readRegB[27]~642_combout  & ((\my_regfile|register[29].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d4|and5~combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[27]~642_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~643 .lut_mask = 16'hBB00;
defparam \my_regfile|data_readRegB[27]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~644 (
// Equation(s):
// \my_regfile|data_readRegB[27]~644_combout  = (\my_regfile|data_readRegB[27]~640_combout  & (\my_regfile|data_readRegB[27]~639_combout  & (\my_regfile|data_readRegB[27]~641_combout  & \my_regfile|data_readRegB[27]~643_combout )))

	.dataa(\my_regfile|data_readRegB[27]~640_combout ),
	.datab(\my_regfile|data_readRegB[27]~639_combout ),
	.datac(\my_regfile|data_readRegB[27]~641_combout ),
	.datad(\my_regfile|data_readRegB[27]~643_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~644 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~627 (
// Equation(s):
// \my_regfile|data_readRegB[27]~627_combout  = (\my_processor|ctrl_readRegB[0]~2_combout ) # (((\my_regfile|register[6].df|dffe_array[27].df|q~q ) # (!\my_processor|ctrl_readRegB[1]~0_combout )) # (!\my_regfile|d1|d1|and4~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|d1|d1|and4~0_combout ),
	.datac(\my_regfile|register[6].df|dffe_array[27].df|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~627 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegB[27]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~628 (
// Equation(s):
// \my_regfile|data_readRegB[27]~628_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[27].df|q~q  & ((\my_regfile|register[8].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~628 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[27]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~629 (
// Equation(s):
// \my_regfile|data_readRegB[27]~629_combout  = (\my_regfile|data_readRegB[27]~627_combout  & (\my_regfile|data_readRegB[27]~628_combout  & ((\my_regfile|register[5].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|data_readRegB[27]~627_combout ),
	.datac(\my_regfile|register[5].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|data_readRegB[27]~628_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~629 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[27]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~645 (
// Equation(s):
// \my_regfile|data_readRegB[27]~645_combout  = (\my_regfile|data_readRegB[27]~634_combout  & (\my_regfile|data_readRegB[27]~626_combout  & (\my_regfile|data_readRegB[27]~644_combout  & \my_regfile|data_readRegB[27]~629_combout )))

	.dataa(\my_regfile|data_readRegB[27]~634_combout ),
	.datab(\my_regfile|data_readRegB[27]~626_combout ),
	.datac(\my_regfile|data_readRegB[27]~644_combout ),
	.datad(\my_regfile|data_readRegB[27]~629_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~645 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~663 (
// Equation(s):
// \my_regfile|data_readRegB[28]~663_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[28].df|q~q  & ((\my_regfile|register[27].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~663 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[28]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~664 (
// Equation(s):
// \my_regfile|data_readRegB[28]~664_combout  = (\my_regfile|register[31].df|dffe_array[28].df|q~q  & (((\my_regfile|register[30].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~664 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[28]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~665 (
// Equation(s):
// \my_regfile|data_readRegB[28]~665_combout  = (\my_regfile|data_readRegB[28]~664_combout  & ((\my_regfile|register[29].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[28]~664_combout ),
	.datab(gnd),
	.datac(\my_regfile|register[29].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~665 .lut_mask = 16'hA0AA;
defparam \my_regfile|data_readRegB[28]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~658 (
// Equation(s):
// \my_regfile|data_readRegB[28]~658_combout  = (\my_regfile|register[20].df|dffe_array[28].df|q~q  & (((\my_regfile|register[19].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~658 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[28]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~659 (
// Equation(s):
// \my_regfile|data_readRegB[28]~659_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[28].df|q~q  & ((\my_regfile|register[22].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~659 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[28]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~657 (
// Equation(s):
// \my_regfile|data_readRegB[28]~657_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[28].df|q~q  & ((\my_regfile|register[18].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d3|and2~combout )))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~657 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[28]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~660 (
// Equation(s):
// \my_regfile|data_readRegB[28]~660_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[28].df|q~q  & ((\my_regfile|register[24].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~660 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[28]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~661 (
// Equation(s):
// \my_regfile|data_readRegB[28]~661_combout  = (\my_regfile|data_readRegB[28]~658_combout  & (\my_regfile|data_readRegB[28]~659_combout  & (\my_regfile|data_readRegB[28]~657_combout  & \my_regfile|data_readRegB[28]~660_combout )))

	.dataa(\my_regfile|data_readRegB[28]~658_combout ),
	.datab(\my_regfile|data_readRegB[28]~659_combout ),
	.datac(\my_regfile|data_readRegB[28]~657_combout ),
	.datad(\my_regfile|data_readRegB[28]~660_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~661 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~662 (
// Equation(s):
// \my_regfile|data_readRegB[28]~662_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[28].df|q~q  & ((\my_regfile|register[26].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~662 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[28]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~666 (
// Equation(s):
// \my_regfile|data_readRegB[28]~666_combout  = (\my_regfile|data_readRegB[28]~663_combout  & (\my_regfile|data_readRegB[28]~665_combout  & (\my_regfile|data_readRegB[28]~661_combout  & \my_regfile|data_readRegB[28]~662_combout )))

	.dataa(\my_regfile|data_readRegB[28]~663_combout ),
	.datab(\my_regfile|data_readRegB[28]~665_combout ),
	.datac(\my_regfile|data_readRegB[28]~661_combout ),
	.datad(\my_regfile|data_readRegB[28]~662_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~666 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~647 (
// Equation(s):
// \my_regfile|data_readRegB[28]~647_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|d1|d1|and3~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~647 .lut_mask = 16'h4545;
defparam \my_regfile|data_readRegB[28]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~646 (
// Equation(s):
// \my_regfile|data_readRegB[28]~646_combout  = (\my_regfile|register[2].df|dffe_array[28].df|q~q  & (((\my_regfile|register[1].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~646 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[28]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~648 (
// Equation(s):
// \my_regfile|data_readRegB[28]~648_combout  = (\my_regfile|data_readRegB[28]~647_combout  & (\my_regfile|data_readRegB[28]~646_combout  & ((\my_regfile|register[4].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|data_readRegB[28]~647_combout ),
	.datac(\my_regfile|data_readRegB[28]~646_combout ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~648 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegB[28]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~650 (
// Equation(s):
// \my_regfile|data_readRegB[28]~650_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[28].df|q~q  & ((\my_regfile|register[8].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~650 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[28]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~649 (
// Equation(s):
// \my_regfile|data_readRegB[28]~649_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[28].df|q~q  & ((\my_regfile|register[5].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d1|and5~combout )))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~649 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[28]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~653 (
// Equation(s):
// \my_regfile|data_readRegB[28]~653_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[28].df|q~q  & ((\my_regfile|register[14].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d2|and6~combout )))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~653 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[28]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~654 (
// Equation(s):
// \my_regfile|data_readRegB[28]~654_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[28].df|q~q  & ((\my_regfile|register[16].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~654 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[28]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~652 (
// Equation(s):
// \my_regfile|data_readRegB[28]~652_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[28].df|q~q  & ((\my_regfile|register[12].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~652 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[28]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~651 (
// Equation(s):
// \my_regfile|data_readRegB[28]~651_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[28].df|q~q  & ((\my_regfile|register[10].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~651 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[28]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~655 (
// Equation(s):
// \my_regfile|data_readRegB[28]~655_combout  = (\my_regfile|data_readRegB[28]~653_combout  & (\my_regfile|data_readRegB[28]~654_combout  & (\my_regfile|data_readRegB[28]~652_combout  & \my_regfile|data_readRegB[28]~651_combout )))

	.dataa(\my_regfile|data_readRegB[28]~653_combout ),
	.datab(\my_regfile|data_readRegB[28]~654_combout ),
	.datac(\my_regfile|data_readRegB[28]~652_combout ),
	.datad(\my_regfile|data_readRegB[28]~651_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~655 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~656 (
// Equation(s):
// \my_regfile|data_readRegB[28]~656_combout  = (\my_regfile|data_readRegB[28]~648_combout  & (\my_regfile|data_readRegB[28]~650_combout  & (\my_regfile|data_readRegB[28]~649_combout  & \my_regfile|data_readRegB[28]~655_combout )))

	.dataa(\my_regfile|data_readRegB[28]~648_combout ),
	.datab(\my_regfile|data_readRegB[28]~650_combout ),
	.datac(\my_regfile|data_readRegB[28]~649_combout ),
	.datad(\my_regfile|data_readRegB[28]~655_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~656 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~667 (
// Equation(s):
// \my_regfile|data_readRegB[28]~667_combout  = (\my_regfile|data_readRegB[28]~666_combout  & \my_regfile|data_readRegB[28]~656_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[28]~666_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[28]~656_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~667 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[28]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~669 (
// Equation(s):
// \my_regfile|data_readRegB[29]~669_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~669 .lut_mask = 16'h5511;
defparam \my_regfile|data_readRegB[29]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~668 (
// Equation(s):
// \my_regfile|data_readRegB[29]~668_combout  = (\my_regfile|register[2].df|dffe_array[29].df|q~q  & (((\my_regfile|register[1].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~668 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[29]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~670 (
// Equation(s):
// \my_regfile|data_readRegB[29]~670_combout  = (\my_regfile|data_readRegB[29]~669_combout  & (\my_regfile|data_readRegB[29]~668_combout  & ((\my_regfile|register[4].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|data_readRegB[29]~669_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[29]~668_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~670 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[29]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~685 (
// Equation(s):
// \my_regfile|data_readRegB[29]~685_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[29].df|q~q  & ((\my_regfile|register[28].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d4|and4~combout )))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~685 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[29]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~684 (
// Equation(s):
// \my_regfile|data_readRegB[29]~684_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[29].df|q~q  & ((\my_regfile|register[25].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~684 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[29]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~681 (
// Equation(s):
// \my_regfile|data_readRegB[29]~681_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[29].df|q~q  & ((\my_regfile|register[21].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~681 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[29]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~680 (
// Equation(s):
// \my_regfile|data_readRegB[29]~680_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[29].df|q~q  & ((\my_regfile|register[19].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~680 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[29]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~682 (
// Equation(s):
// \my_regfile|data_readRegB[29]~682_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[29].df|q~q  & ((\my_regfile|register[24].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~682 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[29]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~679 (
// Equation(s):
// \my_regfile|data_readRegB[29]~679_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[29].df|q~q  & ((\my_regfile|register[18].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~679 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[29]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~683 (
// Equation(s):
// \my_regfile|data_readRegB[29]~683_combout  = (\my_regfile|data_readRegB[29]~681_combout  & (\my_regfile|data_readRegB[29]~680_combout  & (\my_regfile|data_readRegB[29]~682_combout  & \my_regfile|data_readRegB[29]~679_combout )))

	.dataa(\my_regfile|data_readRegB[29]~681_combout ),
	.datab(\my_regfile|data_readRegB[29]~680_combout ),
	.datac(\my_regfile|data_readRegB[29]~682_combout ),
	.datad(\my_regfile|data_readRegB[29]~679_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~683 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~686 (
// Equation(s):
// \my_regfile|data_readRegB[29]~686_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[29].df|q~q  & ((\my_regfile|register[30].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~686 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[29]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~687 (
// Equation(s):
// \my_regfile|data_readRegB[29]~687_combout  = (\my_regfile|data_readRegB[29]~686_combout  & ((\my_regfile|register[29].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|data_readRegB[29]~686_combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~687 .lut_mask = 16'h88CC;
defparam \my_regfile|data_readRegB[29]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~688 (
// Equation(s):
// \my_regfile|data_readRegB[29]~688_combout  = (\my_regfile|data_readRegB[29]~685_combout  & (\my_regfile|data_readRegB[29]~684_combout  & (\my_regfile|data_readRegB[29]~683_combout  & \my_regfile|data_readRegB[29]~687_combout )))

	.dataa(\my_regfile|data_readRegB[29]~685_combout ),
	.datab(\my_regfile|data_readRegB[29]~684_combout ),
	.datac(\my_regfile|data_readRegB[29]~683_combout ),
	.datad(\my_regfile|data_readRegB[29]~687_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~688 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~671 (
// Equation(s):
// \my_regfile|data_readRegB[29]~671_combout  = (\my_regfile|register[6].df|dffe_array[29].df|q~q  & (((\my_regfile|register[5].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~671 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[29]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~672 (
// Equation(s):
// \my_regfile|data_readRegB[29]~672_combout  = (((\my_regfile|register[7].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[1]~0_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~0_combout ),
	.datac(\my_regfile|register[7].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~672 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegB[29]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~673 (
// Equation(s):
// \my_regfile|data_readRegB[29]~673_combout  = (\my_regfile|data_readRegB[29]~671_combout  & (\my_regfile|data_readRegB[29]~672_combout  & ((\my_regfile|register[8].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|data_readRegB[29]~671_combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|data_readRegB[29]~672_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~673 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[29]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~676 (
// Equation(s):
// \my_regfile|data_readRegB[29]~676_combout  = (\my_regfile|register[14].df|dffe_array[29].df|q~q  & (((\my_regfile|register[13].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~676 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[29]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~677 (
// Equation(s):
// \my_regfile|data_readRegB[29]~677_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[29].df|q~q  & ((\my_regfile|register[16].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~677 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[29]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~675 (
// Equation(s):
// \my_regfile|data_readRegB[29]~675_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[29].df|q~q  & ((\my_regfile|register[12].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~675 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[29]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~674 (
// Equation(s):
// \my_regfile|data_readRegB[29]~674_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[29].df|q~q  & ((\my_regfile|register[10].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~674 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[29]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~678 (
// Equation(s):
// \my_regfile|data_readRegB[29]~678_combout  = (\my_regfile|data_readRegB[29]~676_combout  & (\my_regfile|data_readRegB[29]~677_combout  & (\my_regfile|data_readRegB[29]~675_combout  & \my_regfile|data_readRegB[29]~674_combout )))

	.dataa(\my_regfile|data_readRegB[29]~676_combout ),
	.datab(\my_regfile|data_readRegB[29]~677_combout ),
	.datac(\my_regfile|data_readRegB[29]~675_combout ),
	.datad(\my_regfile|data_readRegB[29]~674_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~678 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~689 (
// Equation(s):
// \my_regfile|data_readRegB[29]~689_combout  = (\my_regfile|data_readRegB[29]~670_combout  & (\my_regfile|data_readRegB[29]~688_combout  & (\my_regfile|data_readRegB[29]~673_combout  & \my_regfile|data_readRegB[29]~678_combout )))

	.dataa(\my_regfile|data_readRegB[29]~670_combout ),
	.datab(\my_regfile|data_readRegB[29]~688_combout ),
	.datac(\my_regfile|data_readRegB[29]~673_combout ),
	.datad(\my_regfile|data_readRegB[29]~678_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~689 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~709 (
// Equation(s):
// \my_regfile|data_readRegB[30]~709_combout  = (\my_regfile|register[30].df|dffe_array[30].df|q~q  & ((\my_regfile|register[31].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~709_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~709 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[30]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~710 (
// Equation(s):
// \my_regfile|data_readRegB[30]~710_combout  = (\my_regfile|data_readRegB[30]~709_combout  & ((\my_regfile|register[29].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|data_readRegB[30]~709_combout ),
	.datab(gnd),
	.datac(\my_regfile|d1|d4|and5~combout ),
	.datad(\my_regfile|register[29].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~710_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~710 .lut_mask = 16'hAA0A;
defparam \my_regfile|data_readRegB[30]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~704 (
// Equation(s):
// \my_regfile|data_readRegB[30]~704_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[30].df|q~q  & ((\my_regfile|register[23].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~704_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~704 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[30]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~702 (
// Equation(s):
// \my_regfile|data_readRegB[30]~702_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[30].df|q~q  & ((\my_regfile|register[20].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~702 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[30]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~703 (
// Equation(s):
// \my_regfile|data_readRegB[30]~703_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[30].df|q~q  & ((\my_regfile|register[21].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~703 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[30]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~701 (
// Equation(s):
// \my_regfile|data_readRegB[30]~701_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[30].df|q~q  & ((\my_regfile|register[18].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~701 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[30]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~705 (
// Equation(s):
// \my_regfile|data_readRegB[30]~705_combout  = (\my_regfile|data_readRegB[30]~704_combout  & (\my_regfile|data_readRegB[30]~702_combout  & (\my_regfile|data_readRegB[30]~703_combout  & \my_regfile|data_readRegB[30]~701_combout )))

	.dataa(\my_regfile|data_readRegB[30]~704_combout ),
	.datab(\my_regfile|data_readRegB[30]~702_combout ),
	.datac(\my_regfile|data_readRegB[30]~703_combout ),
	.datad(\my_regfile|data_readRegB[30]~701_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~705_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~705 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~694 (
// Equation(s):
// \my_regfile|data_readRegB[30]~694_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[30].df|q~q  & ((\my_regfile|register[8].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~694 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[30]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~690 (
// Equation(s):
// \my_regfile|data_readRegB[30]~690_combout  = (\my_regfile|register[2].df|dffe_array[30].df|q~q  & (((\my_regfile|register[1].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~690 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[30]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~691 (
// Equation(s):
// \my_regfile|data_readRegB[30]~691_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[30].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~691 .lut_mask = 16'h00DD;
defparam \my_regfile|data_readRegB[30]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~692 (
// Equation(s):
// \my_regfile|data_readRegB[30]~692_combout  = (\my_regfile|data_readRegB[30]~690_combout  & (\my_regfile|data_readRegB[30]~691_combout  & ((\my_regfile|register[4].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[30]~690_combout ),
	.datac(\my_regfile|data_readRegB[30]~691_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~692 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegB[30]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~695 (
// Equation(s):
// \my_regfile|data_readRegB[30]~695_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[30].df|q~q  & ((\my_regfile|register[9].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d2|and1~combout )))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~695 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[30]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~696 (
// Equation(s):
// \my_regfile|data_readRegB[30]~696_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[30].df|q~q  & ((\my_regfile|register[11].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~696 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[30]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~698 (
// Equation(s):
// \my_regfile|data_readRegB[30]~698_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[30].df|q~q  & ((\my_regfile|register[16].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~698 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[30]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~697 (
// Equation(s):
// \my_regfile|data_readRegB[30]~697_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[30].df|q~q  & ((\my_regfile|register[13].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~697 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[30]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~699 (
// Equation(s):
// \my_regfile|data_readRegB[30]~699_combout  = (\my_regfile|data_readRegB[30]~695_combout  & (\my_regfile|data_readRegB[30]~696_combout  & (\my_regfile|data_readRegB[30]~698_combout  & \my_regfile|data_readRegB[30]~697_combout )))

	.dataa(\my_regfile|data_readRegB[30]~695_combout ),
	.datab(\my_regfile|data_readRegB[30]~696_combout ),
	.datac(\my_regfile|data_readRegB[30]~698_combout ),
	.datad(\my_regfile|data_readRegB[30]~697_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~699 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~693 (
// Equation(s):
// \my_regfile|data_readRegB[30]~693_combout  = (\my_regfile|register[6].df|dffe_array[30].df|q~q  & (((\my_regfile|register[5].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~693 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[30]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~700 (
// Equation(s):
// \my_regfile|data_readRegB[30]~700_combout  = (\my_regfile|data_readRegB[30]~694_combout  & (\my_regfile|data_readRegB[30]~692_combout  & (\my_regfile|data_readRegB[30]~699_combout  & \my_regfile|data_readRegB[30]~693_combout )))

	.dataa(\my_regfile|data_readRegB[30]~694_combout ),
	.datab(\my_regfile|data_readRegB[30]~692_combout ),
	.datac(\my_regfile|data_readRegB[30]~699_combout ),
	.datad(\my_regfile|data_readRegB[30]~693_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~700 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~707 (
// Equation(s):
// \my_regfile|data_readRegB[30]~707_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[30].df|q~q  & ((\my_regfile|register[27].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~707_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~707 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[30]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~706 (
// Equation(s):
// \my_regfile|data_readRegB[30]~706_combout  = (\my_regfile|register[26].df|dffe_array[30].df|q~q  & (((\my_regfile|register[25].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d4|and1~combout ))) # (!\my_regfile|register[26].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~706_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~706 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[30]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~708 (
// Equation(s):
// \my_regfile|data_readRegB[30]~708_combout  = (\my_regfile|data_readRegB[30]~707_combout  & \my_regfile|data_readRegB[30]~706_combout )

	.dataa(\my_regfile|data_readRegB[30]~707_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[30]~706_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~708_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~708 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegB[30]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~711 (
// Equation(s):
// \my_regfile|data_readRegB[30]~711_combout  = (\my_regfile|data_readRegB[30]~710_combout  & (\my_regfile|data_readRegB[30]~705_combout  & (\my_regfile|data_readRegB[30]~700_combout  & \my_regfile|data_readRegB[30]~708_combout )))

	.dataa(\my_regfile|data_readRegB[30]~710_combout ),
	.datab(\my_regfile|data_readRegB[30]~705_combout ),
	.datac(\my_regfile|data_readRegB[30]~700_combout ),
	.datad(\my_regfile|data_readRegB[30]~708_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~711_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~711 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~715 (
// Equation(s):
// \my_regfile|data_readRegB[31]~715_combout  = (\my_regfile|register[6].df|dffe_array[31].df|q~q  & (((\my_regfile|register[5].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~715_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~715 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[31]~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~716 (
// Equation(s):
// \my_regfile|data_readRegB[31]~716_combout  = (\my_regfile|register[8].df|dffe_array[31].df|q~q  & (((\my_regfile|register[7].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~716_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~716 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[31]~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~713 (
// Equation(s):
// \my_regfile|data_readRegB[31]~713_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[31].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~713_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~713 .lut_mask = 16'h00DD;
defparam \my_regfile|data_readRegB[31]~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~712 (
// Equation(s):
// \my_regfile|data_readRegB[31]~712_combout  = (\my_regfile|register[2].df|dffe_array[31].df|q~q  & (((\my_regfile|register[1].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~712_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~712 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[31]~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~714 (
// Equation(s):
// \my_regfile|data_readRegB[31]~714_combout  = (\my_regfile|data_readRegB[31]~713_combout  & (\my_regfile|data_readRegB[31]~712_combout  & ((\my_regfile|register[4].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[31]~713_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|data_readRegB[31]~712_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~714_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~714 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[31]~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~720 (
// Equation(s):
// \my_regfile|data_readRegB[31]~720_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[31].df|q~q  & ((\my_regfile|register[16].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~720_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~720 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[31]~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~717 (
// Equation(s):
// \my_regfile|data_readRegB[31]~717_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[31].df|q~q  & ((\my_regfile|register[9].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~717_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~717 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[31]~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~719 (
// Equation(s):
// \my_regfile|data_readRegB[31]~719_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[31].df|q~q  & ((\my_regfile|register[13].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~719_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~719 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[31]~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~718 (
// Equation(s):
// \my_regfile|data_readRegB[31]~718_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[31].df|q~q  & ((\my_regfile|register[11].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~718_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~718 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[31]~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~721 (
// Equation(s):
// \my_regfile|data_readRegB[31]~721_combout  = (\my_regfile|data_readRegB[31]~720_combout  & (\my_regfile|data_readRegB[31]~717_combout  & (\my_regfile|data_readRegB[31]~719_combout  & \my_regfile|data_readRegB[31]~718_combout )))

	.dataa(\my_regfile|data_readRegB[31]~720_combout ),
	.datab(\my_regfile|data_readRegB[31]~717_combout ),
	.datac(\my_regfile|data_readRegB[31]~719_combout ),
	.datad(\my_regfile|data_readRegB[31]~718_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~721_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~721 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~722 (
// Equation(s):
// \my_regfile|data_readRegB[31]~722_combout  = (\my_regfile|data_readRegB[31]~715_combout  & (\my_regfile|data_readRegB[31]~716_combout  & (\my_regfile|data_readRegB[31]~714_combout  & \my_regfile|data_readRegB[31]~721_combout )))

	.dataa(\my_regfile|data_readRegB[31]~715_combout ),
	.datab(\my_regfile|data_readRegB[31]~716_combout ),
	.datac(\my_regfile|data_readRegB[31]~714_combout ),
	.datad(\my_regfile|data_readRegB[31]~721_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~722_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~722 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~728 (
// Equation(s):
// \my_regfile|data_readRegB[31]~728_combout  = (\my_regfile|register[26].df|dffe_array[31].df|q~q  & (((\my_regfile|register[25].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d4|and1~combout ))) # (!\my_regfile|register[26].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~728_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~728 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[31]~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~730 (
// Equation(s):
// \my_regfile|data_readRegB[31]~730_combout  = (\my_regfile|register[31].df|dffe_array[31].df|q~q  & (((\my_regfile|register[30].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~730_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~730 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[31]~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~731 (
// Equation(s):
// \my_regfile|data_readRegB[31]~731_combout  = (\my_regfile|data_readRegB[31]~730_combout  & ((\my_regfile|register[29].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and5~combout )))

	.dataa(\my_regfile|register[29].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|data_readRegB[31]~730_combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~731_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~731 .lut_mask = 16'h88CC;
defparam \my_regfile|data_readRegB[31]~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~729 (
// Equation(s):
// \my_regfile|data_readRegB[31]~729_combout  = (\my_regfile|register[28].df|dffe_array[31].df|q~q  & (((\my_regfile|register[27].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~729_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~729 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[31]~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~723 (
// Equation(s):
// \my_regfile|data_readRegB[31]~723_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[31].df|q~q  & ((\my_regfile|register[17].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~723_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~723 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[31]~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~726 (
// Equation(s):
// \my_regfile|data_readRegB[31]~726_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[31].df|q~q  & ((\my_regfile|register[23].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~726_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~726 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[31]~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~725 (
// Equation(s):
// \my_regfile|data_readRegB[31]~725_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[31].df|q~q  & ((\my_regfile|register[21].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~725_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~725 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[31]~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~724 (
// Equation(s):
// \my_regfile|data_readRegB[31]~724_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[31].df|q~q  & ((\my_regfile|register[20].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~724_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~724 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[31]~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~727 (
// Equation(s):
// \my_regfile|data_readRegB[31]~727_combout  = (\my_regfile|data_readRegB[31]~723_combout  & (\my_regfile|data_readRegB[31]~726_combout  & (\my_regfile|data_readRegB[31]~725_combout  & \my_regfile|data_readRegB[31]~724_combout )))

	.dataa(\my_regfile|data_readRegB[31]~723_combout ),
	.datab(\my_regfile|data_readRegB[31]~726_combout ),
	.datac(\my_regfile|data_readRegB[31]~725_combout ),
	.datad(\my_regfile|data_readRegB[31]~724_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~727_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~727 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~732 (
// Equation(s):
// \my_regfile|data_readRegB[31]~732_combout  = (\my_regfile|data_readRegB[31]~728_combout  & (\my_regfile|data_readRegB[31]~731_combout  & (\my_regfile|data_readRegB[31]~729_combout  & \my_regfile|data_readRegB[31]~727_combout )))

	.dataa(\my_regfile|data_readRegB[31]~728_combout ),
	.datab(\my_regfile|data_readRegB[31]~731_combout ),
	.datac(\my_regfile|data_readRegB[31]~729_combout ),
	.datad(\my_regfile|data_readRegB[31]~727_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~732_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~732 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~733 (
// Equation(s):
// \my_regfile|data_readRegB[31]~733_combout  = (\my_regfile|data_readRegB[31]~722_combout  & \my_regfile|data_readRegB[31]~732_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[31]~722_combout ),
	.datad(\my_regfile|data_readRegB[31]~732_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~733_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~733 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[31]~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \address_dmem[0]~input (
	.i(address_dmem[0]),
	.ibar(gnd),
	.o(\address_dmem[0]~input_o ));
// synopsys translate_off
defparam \address_dmem[0]~input .bus_hold = "false";
defparam \address_dmem[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N15
cycloneive_io_ibuf \address_dmem[1]~input (
	.i(address_dmem[1]),
	.ibar(gnd),
	.o(\address_dmem[1]~input_o ));
// synopsys translate_off
defparam \address_dmem[1]~input .bus_hold = "false";
defparam \address_dmem[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \address_dmem[2]~input (
	.i(address_dmem[2]),
	.ibar(gnd),
	.o(\address_dmem[2]~input_o ));
// synopsys translate_off
defparam \address_dmem[2]~input .bus_hold = "false";
defparam \address_dmem[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y21_N15
cycloneive_io_ibuf \address_dmem[3]~input (
	.i(address_dmem[3]),
	.ibar(gnd),
	.o(\address_dmem[3]~input_o ));
// synopsys translate_off
defparam \address_dmem[3]~input .bus_hold = "false";
defparam \address_dmem[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y58_N15
cycloneive_io_ibuf \address_dmem[4]~input (
	.i(address_dmem[4]),
	.ibar(gnd),
	.o(\address_dmem[4]~input_o ));
// synopsys translate_off
defparam \address_dmem[4]~input .bus_hold = "false";
defparam \address_dmem[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \address_dmem[5]~input (
	.i(address_dmem[5]),
	.ibar(gnd),
	.o(\address_dmem[5]~input_o ));
// synopsys translate_off
defparam \address_dmem[5]~input .bus_hold = "false";
defparam \address_dmem[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \address_dmem[6]~input (
	.i(address_dmem[6]),
	.ibar(gnd),
	.o(\address_dmem[6]~input_o ));
// synopsys translate_off
defparam \address_dmem[6]~input .bus_hold = "false";
defparam \address_dmem[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N15
cycloneive_io_ibuf \address_dmem[7]~input (
	.i(address_dmem[7]),
	.ibar(gnd),
	.o(\address_dmem[7]~input_o ));
// synopsys translate_off
defparam \address_dmem[7]~input .bus_hold = "false";
defparam \address_dmem[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N1
cycloneive_io_ibuf \address_dmem[8]~input (
	.i(address_dmem[8]),
	.ibar(gnd),
	.o(\address_dmem[8]~input_o ));
// synopsys translate_off
defparam \address_dmem[8]~input .bus_hold = "false";
defparam \address_dmem[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \address_dmem[9]~input (
	.i(address_dmem[9]),
	.ibar(gnd),
	.o(\address_dmem[9]~input_o ));
// synopsys translate_off
defparam \address_dmem[9]~input .bus_hold = "false";
defparam \address_dmem[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y65_N15
cycloneive_io_ibuf \address_dmem[10]~input (
	.i(address_dmem[10]),
	.ibar(gnd),
	.o(\address_dmem[10]~input_o ));
// synopsys translate_off
defparam \address_dmem[10]~input .bus_hold = "false";
defparam \address_dmem[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \address_dmem[11]~input (
	.i(address_dmem[11]),
	.ibar(gnd),
	.o(\address_dmem[11]~input_o ));
// synopsys translate_off
defparam \address_dmem[11]~input .bus_hold = "false";
defparam \address_dmem[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N1
cycloneive_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N22
cycloneive_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N1
cycloneive_io_ibuf \data[8]~input (
	.i(data[8]),
	.ibar(gnd),
	.o(\data[8]~input_o ));
// synopsys translate_off
defparam \data[8]~input .bus_hold = "false";
defparam \data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \data[9]~input (
	.i(data[9]),
	.ibar(gnd),
	.o(\data[9]~input_o ));
// synopsys translate_off
defparam \data[9]~input .bus_hold = "false";
defparam \data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N15
cycloneive_io_ibuf \data[10]~input (
	.i(data[10]),
	.ibar(gnd),
	.o(\data[10]~input_o ));
// synopsys translate_off
defparam \data[10]~input .bus_hold = "false";
defparam \data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \data[11]~input (
	.i(data[11]),
	.ibar(gnd),
	.o(\data[11]~input_o ));
// synopsys translate_off
defparam \data[11]~input .bus_hold = "false";
defparam \data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
cycloneive_io_ibuf \data[12]~input (
	.i(data[12]),
	.ibar(gnd),
	.o(\data[12]~input_o ));
// synopsys translate_off
defparam \data[12]~input .bus_hold = "false";
defparam \data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
cycloneive_io_ibuf \data[13]~input (
	.i(data[13]),
	.ibar(gnd),
	.o(\data[13]~input_o ));
// synopsys translate_off
defparam \data[13]~input .bus_hold = "false";
defparam \data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \data[14]~input (
	.i(data[14]),
	.ibar(gnd),
	.o(\data[14]~input_o ));
// synopsys translate_off
defparam \data[14]~input .bus_hold = "false";
defparam \data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y12_N8
cycloneive_io_ibuf \data[15]~input (
	.i(data[15]),
	.ibar(gnd),
	.o(\data[15]~input_o ));
// synopsys translate_off
defparam \data[15]~input .bus_hold = "false";
defparam \data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y19_N8
cycloneive_io_ibuf \data[16]~input (
	.i(data[16]),
	.ibar(gnd),
	.o(\data[16]~input_o ));
// synopsys translate_off
defparam \data[16]~input .bus_hold = "false";
defparam \data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \data[17]~input (
	.i(data[17]),
	.ibar(gnd),
	.o(\data[17]~input_o ));
// synopsys translate_off
defparam \data[17]~input .bus_hold = "false";
defparam \data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N15
cycloneive_io_ibuf \data[18]~input (
	.i(data[18]),
	.ibar(gnd),
	.o(\data[18]~input_o ));
// synopsys translate_off
defparam \data[18]~input .bus_hold = "false";
defparam \data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N1
cycloneive_io_ibuf \data[19]~input (
	.i(data[19]),
	.ibar(gnd),
	.o(\data[19]~input_o ));
// synopsys translate_off
defparam \data[19]~input .bus_hold = "false";
defparam \data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \data[20]~input (
	.i(data[20]),
	.ibar(gnd),
	.o(\data[20]~input_o ));
// synopsys translate_off
defparam \data[20]~input .bus_hold = "false";
defparam \data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \data[21]~input (
	.i(data[21]),
	.ibar(gnd),
	.o(\data[21]~input_o ));
// synopsys translate_off
defparam \data[21]~input .bus_hold = "false";
defparam \data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y65_N22
cycloneive_io_ibuf \data[22]~input (
	.i(data[22]),
	.ibar(gnd),
	.o(\data[22]~input_o ));
// synopsys translate_off
defparam \data[22]~input .bus_hold = "false";
defparam \data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N8
cycloneive_io_ibuf \data[23]~input (
	.i(data[23]),
	.ibar(gnd),
	.o(\data[23]~input_o ));
// synopsys translate_off
defparam \data[23]~input .bus_hold = "false";
defparam \data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N22
cycloneive_io_ibuf \data[24]~input (
	.i(data[24]),
	.ibar(gnd),
	.o(\data[24]~input_o ));
// synopsys translate_off
defparam \data[24]~input .bus_hold = "false";
defparam \data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N22
cycloneive_io_ibuf \data[25]~input (
	.i(data[25]),
	.ibar(gnd),
	.o(\data[25]~input_o ));
// synopsys translate_off
defparam \data[25]~input .bus_hold = "false";
defparam \data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneive_io_ibuf \data[26]~input (
	.i(data[26]),
	.ibar(gnd),
	.o(\data[26]~input_o ));
// synopsys translate_off
defparam \data[26]~input .bus_hold = "false";
defparam \data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \data[27]~input (
	.i(data[27]),
	.ibar(gnd),
	.o(\data[27]~input_o ));
// synopsys translate_off
defparam \data[27]~input .bus_hold = "false";
defparam \data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneive_io_ibuf \data[28]~input (
	.i(data[28]),
	.ibar(gnd),
	.o(\data[28]~input_o ));
// synopsys translate_off
defparam \data[28]~input .bus_hold = "false";
defparam \data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N15
cycloneive_io_ibuf \data[29]~input (
	.i(data[29]),
	.ibar(gnd),
	.o(\data[29]~input_o ));
// synopsys translate_off
defparam \data[29]~input .bus_hold = "false";
defparam \data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \data[30]~input (
	.i(data[30]),
	.ibar(gnd),
	.o(\data[30]~input_o ));
// synopsys translate_off
defparam \data[30]~input .bus_hold = "false";
defparam \data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N22
cycloneive_io_ibuf \data[31]~input (
	.i(data[31]),
	.ibar(gnd),
	.o(\data[31]~input_o ));
// synopsys translate_off
defparam \data[31]~input .bus_hold = "false";
defparam \data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \address_imem[0]~input (
	.i(address_imem[0]),
	.ibar(gnd),
	.o(\address_imem[0]~input_o ));
// synopsys translate_off
defparam \address_imem[0]~input .bus_hold = "false";
defparam \address_imem[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \address_imem[1]~input (
	.i(address_imem[1]),
	.ibar(gnd),
	.o(\address_imem[1]~input_o ));
// synopsys translate_off
defparam \address_imem[1]~input .bus_hold = "false";
defparam \address_imem[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N15
cycloneive_io_ibuf \address_imem[2]~input (
	.i(address_imem[2]),
	.ibar(gnd),
	.o(\address_imem[2]~input_o ));
// synopsys translate_off
defparam \address_imem[2]~input .bus_hold = "false";
defparam \address_imem[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \address_imem[3]~input (
	.i(address_imem[3]),
	.ibar(gnd),
	.o(\address_imem[3]~input_o ));
// synopsys translate_off
defparam \address_imem[3]~input .bus_hold = "false";
defparam \address_imem[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N15
cycloneive_io_ibuf \address_imem[4]~input (
	.i(address_imem[4]),
	.ibar(gnd),
	.o(\address_imem[4]~input_o ));
// synopsys translate_off
defparam \address_imem[4]~input .bus_hold = "false";
defparam \address_imem[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \address_imem[5]~input (
	.i(address_imem[5]),
	.ibar(gnd),
	.o(\address_imem[5]~input_o ));
// synopsys translate_off
defparam \address_imem[5]~input .bus_hold = "false";
defparam \address_imem[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \address_imem[6]~input (
	.i(address_imem[6]),
	.ibar(gnd),
	.o(\address_imem[6]~input_o ));
// synopsys translate_off
defparam \address_imem[6]~input .bus_hold = "false";
defparam \address_imem[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \address_imem[7]~input (
	.i(address_imem[7]),
	.ibar(gnd),
	.o(\address_imem[7]~input_o ));
// synopsys translate_off
defparam \address_imem[7]~input .bus_hold = "false";
defparam \address_imem[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \address_imem[8]~input (
	.i(address_imem[8]),
	.ibar(gnd),
	.o(\address_imem[8]~input_o ));
// synopsys translate_off
defparam \address_imem[8]~input .bus_hold = "false";
defparam \address_imem[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N8
cycloneive_io_ibuf \address_imem[9]~input (
	.i(address_imem[9]),
	.ibar(gnd),
	.o(\address_imem[9]~input_o ));
// synopsys translate_off
defparam \address_imem[9]~input .bus_hold = "false";
defparam \address_imem[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \address_imem[10]~input (
	.i(address_imem[10]),
	.ibar(gnd),
	.o(\address_imem[10]~input_o ));
// synopsys translate_off
defparam \address_imem[10]~input .bus_hold = "false";
defparam \address_imem[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N15
cycloneive_io_ibuf \address_imem[11]~input (
	.i(address_imem[11]),
	.ibar(gnd),
	.o(\address_imem[11]~input_o ));
// synopsys translate_off
defparam \address_imem[11]~input .bus_hold = "false";
defparam \address_imem[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \ctrl_writeEnable~input (
	.i(ctrl_writeEnable),
	.ibar(gnd),
	.o(\ctrl_writeEnable~input_o ));
// synopsys translate_off
defparam \ctrl_writeEnable~input .bus_hold = "false";
defparam \ctrl_writeEnable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \ctrl_writeReg[0]~input (
	.i(ctrl_writeReg[0]),
	.ibar(gnd),
	.o(\ctrl_writeReg[0]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[0]~input .bus_hold = "false";
defparam \ctrl_writeReg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \ctrl_writeReg[1]~input (
	.i(ctrl_writeReg[1]),
	.ibar(gnd),
	.o(\ctrl_writeReg[1]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[1]~input .bus_hold = "false";
defparam \ctrl_writeReg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \ctrl_writeReg[2]~input (
	.i(ctrl_writeReg[2]),
	.ibar(gnd),
	.o(\ctrl_writeReg[2]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[2]~input .bus_hold = "false";
defparam \ctrl_writeReg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N1
cycloneive_io_ibuf \ctrl_writeReg[3]~input (
	.i(ctrl_writeReg[3]),
	.ibar(gnd),
	.o(\ctrl_writeReg[3]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[3]~input .bus_hold = "false";
defparam \ctrl_writeReg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \ctrl_writeReg[4]~input (
	.i(ctrl_writeReg[4]),
	.ibar(gnd),
	.o(\ctrl_writeReg[4]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[4]~input .bus_hold = "false";
defparam \ctrl_writeReg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \ctrl_readRegA[0]~input (
	.i(ctrl_readRegA[0]),
	.ibar(gnd),
	.o(\ctrl_readRegA[0]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[0]~input .bus_hold = "false";
defparam \ctrl_readRegA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N8
cycloneive_io_ibuf \ctrl_readRegA[1]~input (
	.i(ctrl_readRegA[1]),
	.ibar(gnd),
	.o(\ctrl_readRegA[1]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[1]~input .bus_hold = "false";
defparam \ctrl_readRegA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \ctrl_readRegA[2]~input (
	.i(ctrl_readRegA[2]),
	.ibar(gnd),
	.o(\ctrl_readRegA[2]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[2]~input .bus_hold = "false";
defparam \ctrl_readRegA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \ctrl_readRegA[3]~input (
	.i(ctrl_readRegA[3]),
	.ibar(gnd),
	.o(\ctrl_readRegA[3]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[3]~input .bus_hold = "false";
defparam \ctrl_readRegA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \ctrl_readRegA[4]~input (
	.i(ctrl_readRegA[4]),
	.ibar(gnd),
	.o(\ctrl_readRegA[4]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[4]~input .bus_hold = "false";
defparam \ctrl_readRegA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N22
cycloneive_io_ibuf \ctrl_readRegB[0]~input (
	.i(ctrl_readRegB[0]),
	.ibar(gnd),
	.o(\ctrl_readRegB[0]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[0]~input .bus_hold = "false";
defparam \ctrl_readRegB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \ctrl_readRegB[1]~input (
	.i(ctrl_readRegB[1]),
	.ibar(gnd),
	.o(\ctrl_readRegB[1]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[1]~input .bus_hold = "false";
defparam \ctrl_readRegB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \ctrl_readRegB[2]~input (
	.i(ctrl_readRegB[2]),
	.ibar(gnd),
	.o(\ctrl_readRegB[2]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[2]~input .bus_hold = "false";
defparam \ctrl_readRegB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \ctrl_readRegB[3]~input (
	.i(ctrl_readRegB[3]),
	.ibar(gnd),
	.o(\ctrl_readRegB[3]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[3]~input .bus_hold = "false";
defparam \ctrl_readRegB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \ctrl_readRegB[4]~input (
	.i(ctrl_readRegB[4]),
	.ibar(gnd),
	.o(\ctrl_readRegB[4]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[4]~input .bus_hold = "false";
defparam \ctrl_readRegB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \data_writeReg[0]~input (
	.i(data_writeReg[0]),
	.ibar(gnd),
	.o(\data_writeReg[0]~input_o ));
// synopsys translate_off
defparam \data_writeReg[0]~input .bus_hold = "false";
defparam \data_writeReg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N22
cycloneive_io_ibuf \data_writeReg[1]~input (
	.i(data_writeReg[1]),
	.ibar(gnd),
	.o(\data_writeReg[1]~input_o ));
// synopsys translate_off
defparam \data_writeReg[1]~input .bus_hold = "false";
defparam \data_writeReg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \data_writeReg[2]~input (
	.i(data_writeReg[2]),
	.ibar(gnd),
	.o(\data_writeReg[2]~input_o ));
// synopsys translate_off
defparam \data_writeReg[2]~input .bus_hold = "false";
defparam \data_writeReg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \data_writeReg[3]~input (
	.i(data_writeReg[3]),
	.ibar(gnd),
	.o(\data_writeReg[3]~input_o ));
// synopsys translate_off
defparam \data_writeReg[3]~input .bus_hold = "false";
defparam \data_writeReg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \data_writeReg[4]~input (
	.i(data_writeReg[4]),
	.ibar(gnd),
	.o(\data_writeReg[4]~input_o ));
// synopsys translate_off
defparam \data_writeReg[4]~input .bus_hold = "false";
defparam \data_writeReg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \data_writeReg[5]~input (
	.i(data_writeReg[5]),
	.ibar(gnd),
	.o(\data_writeReg[5]~input_o ));
// synopsys translate_off
defparam \data_writeReg[5]~input .bus_hold = "false";
defparam \data_writeReg[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N1
cycloneive_io_ibuf \data_writeReg[6]~input (
	.i(data_writeReg[6]),
	.ibar(gnd),
	.o(\data_writeReg[6]~input_o ));
// synopsys translate_off
defparam \data_writeReg[6]~input .bus_hold = "false";
defparam \data_writeReg[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \data_writeReg[7]~input (
	.i(data_writeReg[7]),
	.ibar(gnd),
	.o(\data_writeReg[7]~input_o ));
// synopsys translate_off
defparam \data_writeReg[7]~input .bus_hold = "false";
defparam \data_writeReg[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \data_writeReg[8]~input (
	.i(data_writeReg[8]),
	.ibar(gnd),
	.o(\data_writeReg[8]~input_o ));
// synopsys translate_off
defparam \data_writeReg[8]~input .bus_hold = "false";
defparam \data_writeReg[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \data_writeReg[9]~input (
	.i(data_writeReg[9]),
	.ibar(gnd),
	.o(\data_writeReg[9]~input_o ));
// synopsys translate_off
defparam \data_writeReg[9]~input .bus_hold = "false";
defparam \data_writeReg[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N22
cycloneive_io_ibuf \data_writeReg[10]~input (
	.i(data_writeReg[10]),
	.ibar(gnd),
	.o(\data_writeReg[10]~input_o ));
// synopsys translate_off
defparam \data_writeReg[10]~input .bus_hold = "false";
defparam \data_writeReg[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N22
cycloneive_io_ibuf \data_writeReg[11]~input (
	.i(data_writeReg[11]),
	.ibar(gnd),
	.o(\data_writeReg[11]~input_o ));
// synopsys translate_off
defparam \data_writeReg[11]~input .bus_hold = "false";
defparam \data_writeReg[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \data_writeReg[12]~input (
	.i(data_writeReg[12]),
	.ibar(gnd),
	.o(\data_writeReg[12]~input_o ));
// synopsys translate_off
defparam \data_writeReg[12]~input .bus_hold = "false";
defparam \data_writeReg[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N1
cycloneive_io_ibuf \data_writeReg[13]~input (
	.i(data_writeReg[13]),
	.ibar(gnd),
	.o(\data_writeReg[13]~input_o ));
// synopsys translate_off
defparam \data_writeReg[13]~input .bus_hold = "false";
defparam \data_writeReg[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \data_writeReg[14]~input (
	.i(data_writeReg[14]),
	.ibar(gnd),
	.o(\data_writeReg[14]~input_o ));
// synopsys translate_off
defparam \data_writeReg[14]~input .bus_hold = "false";
defparam \data_writeReg[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \data_writeReg[15]~input (
	.i(data_writeReg[15]),
	.ibar(gnd),
	.o(\data_writeReg[15]~input_o ));
// synopsys translate_off
defparam \data_writeReg[15]~input .bus_hold = "false";
defparam \data_writeReg[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N22
cycloneive_io_ibuf \data_writeReg[16]~input (
	.i(data_writeReg[16]),
	.ibar(gnd),
	.o(\data_writeReg[16]~input_o ));
// synopsys translate_off
defparam \data_writeReg[16]~input .bus_hold = "false";
defparam \data_writeReg[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N1
cycloneive_io_ibuf \data_writeReg[17]~input (
	.i(data_writeReg[17]),
	.ibar(gnd),
	.o(\data_writeReg[17]~input_o ));
// synopsys translate_off
defparam \data_writeReg[17]~input .bus_hold = "false";
defparam \data_writeReg[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N15
cycloneive_io_ibuf \data_writeReg[18]~input (
	.i(data_writeReg[18]),
	.ibar(gnd),
	.o(\data_writeReg[18]~input_o ));
// synopsys translate_off
defparam \data_writeReg[18]~input .bus_hold = "false";
defparam \data_writeReg[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N1
cycloneive_io_ibuf \data_writeReg[19]~input (
	.i(data_writeReg[19]),
	.ibar(gnd),
	.o(\data_writeReg[19]~input_o ));
// synopsys translate_off
defparam \data_writeReg[19]~input .bus_hold = "false";
defparam \data_writeReg[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N15
cycloneive_io_ibuf \data_writeReg[20]~input (
	.i(data_writeReg[20]),
	.ibar(gnd),
	.o(\data_writeReg[20]~input_o ));
// synopsys translate_off
defparam \data_writeReg[20]~input .bus_hold = "false";
defparam \data_writeReg[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N15
cycloneive_io_ibuf \data_writeReg[21]~input (
	.i(data_writeReg[21]),
	.ibar(gnd),
	.o(\data_writeReg[21]~input_o ));
// synopsys translate_off
defparam \data_writeReg[21]~input .bus_hold = "false";
defparam \data_writeReg[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N8
cycloneive_io_ibuf \data_writeReg[22]~input (
	.i(data_writeReg[22]),
	.ibar(gnd),
	.o(\data_writeReg[22]~input_o ));
// synopsys translate_off
defparam \data_writeReg[22]~input .bus_hold = "false";
defparam \data_writeReg[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N1
cycloneive_io_ibuf \data_writeReg[23]~input (
	.i(data_writeReg[23]),
	.ibar(gnd),
	.o(\data_writeReg[23]~input_o ));
// synopsys translate_off
defparam \data_writeReg[23]~input .bus_hold = "false";
defparam \data_writeReg[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N8
cycloneive_io_ibuf \data_writeReg[24]~input (
	.i(data_writeReg[24]),
	.ibar(gnd),
	.o(\data_writeReg[24]~input_o ));
// synopsys translate_off
defparam \data_writeReg[24]~input .bus_hold = "false";
defparam \data_writeReg[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N22
cycloneive_io_ibuf \data_writeReg[25]~input (
	.i(data_writeReg[25]),
	.ibar(gnd),
	.o(\data_writeReg[25]~input_o ));
// synopsys translate_off
defparam \data_writeReg[25]~input .bus_hold = "false";
defparam \data_writeReg[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \data_writeReg[26]~input (
	.i(data_writeReg[26]),
	.ibar(gnd),
	.o(\data_writeReg[26]~input_o ));
// synopsys translate_off
defparam \data_writeReg[26]~input .bus_hold = "false";
defparam \data_writeReg[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \data_writeReg[27]~input (
	.i(data_writeReg[27]),
	.ibar(gnd),
	.o(\data_writeReg[27]~input_o ));
// synopsys translate_off
defparam \data_writeReg[27]~input .bus_hold = "false";
defparam \data_writeReg[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \data_writeReg[28]~input (
	.i(data_writeReg[28]),
	.ibar(gnd),
	.o(\data_writeReg[28]~input_o ));
// synopsys translate_off
defparam \data_writeReg[28]~input .bus_hold = "false";
defparam \data_writeReg[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N8
cycloneive_io_ibuf \data_writeReg[29]~input (
	.i(data_writeReg[29]),
	.ibar(gnd),
	.o(\data_writeReg[29]~input_o ));
// synopsys translate_off
defparam \data_writeReg[29]~input .bus_hold = "false";
defparam \data_writeReg[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N8
cycloneive_io_ibuf \data_writeReg[30]~input (
	.i(data_writeReg[30]),
	.ibar(gnd),
	.o(\data_writeReg[30]~input_o ));
// synopsys translate_off
defparam \data_writeReg[30]~input .bus_hold = "false";
defparam \data_writeReg[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \data_writeReg[31]~input (
	.i(data_writeReg[31]),
	.ibar(gnd),
	.o(\data_writeReg[31]~input_o ));
// synopsys translate_off
defparam \data_writeReg[31]~input .bus_hold = "false";
defparam \data_writeReg[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign q_imem[0] = \q_imem[0]~output_o ;

assign q_imem[1] = \q_imem[1]~output_o ;

assign q_imem[2] = \q_imem[2]~output_o ;

assign q_imem[3] = \q_imem[3]~output_o ;

assign q_imem[4] = \q_imem[4]~output_o ;

assign q_imem[5] = \q_imem[5]~output_o ;

assign q_imem[6] = \q_imem[6]~output_o ;

assign q_imem[7] = \q_imem[7]~output_o ;

assign q_imem[8] = \q_imem[8]~output_o ;

assign q_imem[9] = \q_imem[9]~output_o ;

assign q_imem[10] = \q_imem[10]~output_o ;

assign q_imem[11] = \q_imem[11]~output_o ;

assign q_imem[12] = \q_imem[12]~output_o ;

assign q_imem[13] = \q_imem[13]~output_o ;

assign q_imem[14] = \q_imem[14]~output_o ;

assign q_imem[15] = \q_imem[15]~output_o ;

assign q_imem[16] = \q_imem[16]~output_o ;

assign q_imem[17] = \q_imem[17]~output_o ;

assign q_imem[18] = \q_imem[18]~output_o ;

assign q_imem[19] = \q_imem[19]~output_o ;

assign q_imem[20] = \q_imem[20]~output_o ;

assign q_imem[21] = \q_imem[21]~output_o ;

assign q_imem[22] = \q_imem[22]~output_o ;

assign q_imem[23] = \q_imem[23]~output_o ;

assign q_imem[24] = \q_imem[24]~output_o ;

assign q_imem[25] = \q_imem[25]~output_o ;

assign q_imem[26] = \q_imem[26]~output_o ;

assign q_imem[27] = \q_imem[27]~output_o ;

assign q_imem[28] = \q_imem[28]~output_o ;

assign q_imem[29] = \q_imem[29]~output_o ;

assign q_imem[30] = \q_imem[30]~output_o ;

assign q_imem[31] = \q_imem[31]~output_o ;

assign q_dmem[0] = \q_dmem[0]~output_o ;

assign q_dmem[1] = \q_dmem[1]~output_o ;

assign q_dmem[2] = \q_dmem[2]~output_o ;

assign q_dmem[3] = \q_dmem[3]~output_o ;

assign q_dmem[4] = \q_dmem[4]~output_o ;

assign q_dmem[5] = \q_dmem[5]~output_o ;

assign q_dmem[6] = \q_dmem[6]~output_o ;

assign q_dmem[7] = \q_dmem[7]~output_o ;

assign q_dmem[8] = \q_dmem[8]~output_o ;

assign q_dmem[9] = \q_dmem[9]~output_o ;

assign q_dmem[10] = \q_dmem[10]~output_o ;

assign q_dmem[11] = \q_dmem[11]~output_o ;

assign q_dmem[12] = \q_dmem[12]~output_o ;

assign q_dmem[13] = \q_dmem[13]~output_o ;

assign q_dmem[14] = \q_dmem[14]~output_o ;

assign q_dmem[15] = \q_dmem[15]~output_o ;

assign q_dmem[16] = \q_dmem[16]~output_o ;

assign q_dmem[17] = \q_dmem[17]~output_o ;

assign q_dmem[18] = \q_dmem[18]~output_o ;

assign q_dmem[19] = \q_dmem[19]~output_o ;

assign q_dmem[20] = \q_dmem[20]~output_o ;

assign q_dmem[21] = \q_dmem[21]~output_o ;

assign q_dmem[22] = \q_dmem[22]~output_o ;

assign q_dmem[23] = \q_dmem[23]~output_o ;

assign q_dmem[24] = \q_dmem[24]~output_o ;

assign q_dmem[25] = \q_dmem[25]~output_o ;

assign q_dmem[26] = \q_dmem[26]~output_o ;

assign q_dmem[27] = \q_dmem[27]~output_o ;

assign q_dmem[28] = \q_dmem[28]~output_o ;

assign q_dmem[29] = \q_dmem[29]~output_o ;

assign q_dmem[30] = \q_dmem[30]~output_o ;

assign q_dmem[31] = \q_dmem[31]~output_o ;

assign data_readRegA[0] = \data_readRegA[0]~output_o ;

assign data_readRegA[1] = \data_readRegA[1]~output_o ;

assign data_readRegA[2] = \data_readRegA[2]~output_o ;

assign data_readRegA[3] = \data_readRegA[3]~output_o ;

assign data_readRegA[4] = \data_readRegA[4]~output_o ;

assign data_readRegA[5] = \data_readRegA[5]~output_o ;

assign data_readRegA[6] = \data_readRegA[6]~output_o ;

assign data_readRegA[7] = \data_readRegA[7]~output_o ;

assign data_readRegA[8] = \data_readRegA[8]~output_o ;

assign data_readRegA[9] = \data_readRegA[9]~output_o ;

assign data_readRegA[10] = \data_readRegA[10]~output_o ;

assign data_readRegA[11] = \data_readRegA[11]~output_o ;

assign data_readRegA[12] = \data_readRegA[12]~output_o ;

assign data_readRegA[13] = \data_readRegA[13]~output_o ;

assign data_readRegA[14] = \data_readRegA[14]~output_o ;

assign data_readRegA[15] = \data_readRegA[15]~output_o ;

assign data_readRegA[16] = \data_readRegA[16]~output_o ;

assign data_readRegA[17] = \data_readRegA[17]~output_o ;

assign data_readRegA[18] = \data_readRegA[18]~output_o ;

assign data_readRegA[19] = \data_readRegA[19]~output_o ;

assign data_readRegA[20] = \data_readRegA[20]~output_o ;

assign data_readRegA[21] = \data_readRegA[21]~output_o ;

assign data_readRegA[22] = \data_readRegA[22]~output_o ;

assign data_readRegA[23] = \data_readRegA[23]~output_o ;

assign data_readRegA[24] = \data_readRegA[24]~output_o ;

assign data_readRegA[25] = \data_readRegA[25]~output_o ;

assign data_readRegA[26] = \data_readRegA[26]~output_o ;

assign data_readRegA[27] = \data_readRegA[27]~output_o ;

assign data_readRegA[28] = \data_readRegA[28]~output_o ;

assign data_readRegA[29] = \data_readRegA[29]~output_o ;

assign data_readRegA[30] = \data_readRegA[30]~output_o ;

assign data_readRegA[31] = \data_readRegA[31]~output_o ;

assign data_readRegB[0] = \data_readRegB[0]~output_o ;

assign data_readRegB[1] = \data_readRegB[1]~output_o ;

assign data_readRegB[2] = \data_readRegB[2]~output_o ;

assign data_readRegB[3] = \data_readRegB[3]~output_o ;

assign data_readRegB[4] = \data_readRegB[4]~output_o ;

assign data_readRegB[5] = \data_readRegB[5]~output_o ;

assign data_readRegB[6] = \data_readRegB[6]~output_o ;

assign data_readRegB[7] = \data_readRegB[7]~output_o ;

assign data_readRegB[8] = \data_readRegB[8]~output_o ;

assign data_readRegB[9] = \data_readRegB[9]~output_o ;

assign data_readRegB[10] = \data_readRegB[10]~output_o ;

assign data_readRegB[11] = \data_readRegB[11]~output_o ;

assign data_readRegB[12] = \data_readRegB[12]~output_o ;

assign data_readRegB[13] = \data_readRegB[13]~output_o ;

assign data_readRegB[14] = \data_readRegB[14]~output_o ;

assign data_readRegB[15] = \data_readRegB[15]~output_o ;

assign data_readRegB[16] = \data_readRegB[16]~output_o ;

assign data_readRegB[17] = \data_readRegB[17]~output_o ;

assign data_readRegB[18] = \data_readRegB[18]~output_o ;

assign data_readRegB[19] = \data_readRegB[19]~output_o ;

assign data_readRegB[20] = \data_readRegB[20]~output_o ;

assign data_readRegB[21] = \data_readRegB[21]~output_o ;

assign data_readRegB[22] = \data_readRegB[22]~output_o ;

assign data_readRegB[23] = \data_readRegB[23]~output_o ;

assign data_readRegB[24] = \data_readRegB[24]~output_o ;

assign data_readRegB[25] = \data_readRegB[25]~output_o ;

assign data_readRegB[26] = \data_readRegB[26]~output_o ;

assign data_readRegB[27] = \data_readRegB[27]~output_o ;

assign data_readRegB[28] = \data_readRegB[28]~output_o ;

assign data_readRegB[29] = \data_readRegB[29]~output_o ;

assign data_readRegB[30] = \data_readRegB[30]~output_o ;

assign data_readRegB[31] = \data_readRegB[31]~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign ctrl_writeEnable = \ctrl_writeEnable~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
