\hypertarget{struct_f_d_c_a_n___global_type_def}{}\doxysection{FDCAN\+\_\+\+Global\+Type\+Def Struct Reference}
\label{struct_f_d_c_a_n___global_type_def}\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}


FD Controller Area Network.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a9fd0362bbfc6a3137b441bdc6a39511d}{CREL}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab81d2b1ba9cc468bc74a9921d1180296}{ENDN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a54412819ff4fa0f86fe0d5d16980abba}{DBTP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a071509075a20265b5c09b13d91247a9c}{TEST}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_acfa1ae20aeb2b84ef6e175171b7fc05a}{RWD}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ade82175f8de1848c6f0f3c7c588c73ea}{CCCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a5fc2f55ee54956bc99fd0e444318ee41}{NBTP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a086c81ab5ca3076448e6cc0421ee513e}{TSCC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab2121ccada33a19629c9b2acdb775fbe}{TSCV}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_af26521f26d7f49be0ad265ebd3160e8e}{TOCC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ae4ffb1d45ff35a47752802a8d2bc20ca}{TOCV}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6f5da9a4bd236721b4dae0a04987d684}{RESERVED2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a909d70d4d88dd6731a07b76a21c8214b}{PSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac689816b67ce3d5a6ef496bd97c57eca}{TDCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6615bc39cfcd7131bdc8662583cc6714}{IR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a5334fa489ba4df825113ac9b606e7da3}{IE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a18a6edb2c46482b657a9a83730bba06c}{ILS}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6837a68a3220a3612715b8ad5ec5cb0f}{ILE}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a347aa8896e2bf52030fab5519af7c3d5}{RESERVED4}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a504c4a37aa4e7840305d30af1e3baf96}{RXGFC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7676c0a83a28dbab64586a95888c96f9}{XIDAM}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7855cdf00d457c3ce75c622d41a1af61}{HPMS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7dd4a44a328b5c1b90288f2d9f7561ab}{RXF0S}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a44e82fba635d5f8dcf81bb8a1652ff8d}{RXF0A}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_add7915afdd5454d4eb76c9f2c76feea3}{RXF1S}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aa2ecba07f23cf2933186251dc0daf73c}{RXF1A}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab82e625880640f59562f37478966c979}{RESERVED6}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a801972b18965fcbcd16ede1babf526ce}{TXBC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7c012535bc8bee1680f07e11e7ccab6e}{TXFQS}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a771b4bc494bb9ec48347a243743191ed}{TXBRP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aedcc891e5b22b924df352e73f9205ff3}{TXBAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a4c8921ff8dc0d21b3ddbbbf4294c2ca9}{TXBCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6127c4ebef48cee524225ba363defd70}{TXBTO}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a3631e18bd4bcae72d8d61f1eba15e9d7}{TXBCF}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab1065651598e12b8655b92125eba6775}{TXBTIE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6d86090c003567e1b5e3e9207124ba86}{TXBCIE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aa6c3cefbcdb46a4aa2d0b1f67768a8b2}{TXEFS}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7d2ee9121bf6e4f9b6f9c794346e8f64}{TXEFA}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FD Controller Area Network. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ade82175f8de1848c6f0f3c7c588c73ea}\label{struct_f_d_c_a_n___global_type_def_ade82175f8de1848c6f0f3c7c588c73ea}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!CCCR@{CCCR}}
\index{CCCR@{CCCR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{CCCR}{CCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCCR}

FDCAN CC Control register, Address offset\+: 0x018 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a9fd0362bbfc6a3137b441bdc6a39511d}\label{struct_f_d_c_a_n___global_type_def_a9fd0362bbfc6a3137b441bdc6a39511d}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!CREL@{CREL}}
\index{CREL@{CREL}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{CREL}{CREL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CREL}

FDCAN Core Release register, Address offset\+: 0x000 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a54412819ff4fa0f86fe0d5d16980abba}\label{struct_f_d_c_a_n___global_type_def_a54412819ff4fa0f86fe0d5d16980abba}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!DBTP@{DBTP}}
\index{DBTP@{DBTP}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{DBTP}{DBTP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DBTP}

FDCAN Data Bit Timing \& Prescaler register, Address offset\+: 0x00C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}\label{struct_f_d_c_a_n___global_type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!ECR@{ECR}}
\index{ECR@{ECR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{ECR}{ECR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ECR}

FDCAN Error Counter register, Address offset\+: 0x040 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ab81d2b1ba9cc468bc74a9921d1180296}\label{struct_f_d_c_a_n___global_type_def_ab81d2b1ba9cc468bc74a9921d1180296}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!ENDN@{ENDN}}
\index{ENDN@{ENDN}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{ENDN}{ENDN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ENDN}

FDCAN Endian register, Address offset\+: 0x004 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a7855cdf00d457c3ce75c622d41a1af61}\label{struct_f_d_c_a_n___global_type_def_a7855cdf00d457c3ce75c622d41a1af61}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!HPMS@{HPMS}}
\index{HPMS@{HPMS}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{HPMS}{HPMS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HPMS}

FDCAN High Priority Message Status register, Address offset\+: 0x088 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a5334fa489ba4df825113ac9b606e7da3}\label{struct_f_d_c_a_n___global_type_def_a5334fa489ba4df825113ac9b606e7da3}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!IE@{IE}}
\index{IE@{IE}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{IE}{IE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IE}

FDCAN Interrupt Enable register, Address offset\+: 0x054 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a6837a68a3220a3612715b8ad5ec5cb0f}\label{struct_f_d_c_a_n___global_type_def_a6837a68a3220a3612715b8ad5ec5cb0f}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!ILE@{ILE}}
\index{ILE@{ILE}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{ILE}{ILE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ILE}

FDCAN Interrupt Line Enable register, Address offset\+: 0x05C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a18a6edb2c46482b657a9a83730bba06c}\label{struct_f_d_c_a_n___global_type_def_a18a6edb2c46482b657a9a83730bba06c}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!ILS@{ILS}}
\index{ILS@{ILS}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{ILS}{ILS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ILS}

FDCAN Interrupt Line Select register, Address offset\+: 0x058 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a6615bc39cfcd7131bdc8662583cc6714}\label{struct_f_d_c_a_n___global_type_def_a6615bc39cfcd7131bdc8662583cc6714}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!IR@{IR}}
\index{IR@{IR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{IR}{IR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IR}

FDCAN Interrupt register, Address offset\+: 0x050 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a5fc2f55ee54956bc99fd0e444318ee41}\label{struct_f_d_c_a_n___global_type_def_a5fc2f55ee54956bc99fd0e444318ee41}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!NBTP@{NBTP}}
\index{NBTP@{NBTP}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{NBTP}{NBTP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NBTP}

FDCAN Nominal Bit Timing \& Prescaler register, Address offset\+: 0x01C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a909d70d4d88dd6731a07b76a21c8214b}\label{struct_f_d_c_a_n___global_type_def_a909d70d4d88dd6731a07b76a21c8214b}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!PSR@{PSR}}
\index{PSR@{PSR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{PSR}{PSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PSR}

FDCAN Protocol Status register, Address offset\+: 0x044 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_f_d_c_a_n___global_type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, 0x008 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a6f5da9a4bd236721b4dae0a04987d684}\label{struct_f_d_c_a_n___global_type_def_a6f5da9a4bd236721b4dae0a04987d684}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2\mbox{[}4\mbox{]}}

Reserved, 0x030 -\/ 0x03C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_af2b40c5e36a5e861490988275499e158}\label{struct_f_d_c_a_n___global_type_def_af2b40c5e36a5e861490988275499e158}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}

Reserved, 0x04C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a347aa8896e2bf52030fab5519af7c3d5}\label{struct_f_d_c_a_n___global_type_def_a347aa8896e2bf52030fab5519af7c3d5}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4\mbox{[}8\mbox{]}}

Reserved, 0x060 -\/ 0x07C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}\label{struct_f_d_c_a_n___global_type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}

Reserved, 0x08C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ab82e625880640f59562f37478966c979}\label{struct_f_d_c_a_n___global_type_def_ab82e625880640f59562f37478966c979}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6\mbox{[}8\mbox{]}}

Reserved, 0x0\+A0 -\/ 0x0\+BC \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_acfa1ae20aeb2b84ef6e175171b7fc05a}\label{struct_f_d_c_a_n___global_type_def_acfa1ae20aeb2b84ef6e175171b7fc05a}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RWD@{RWD}}
\index{RWD@{RWD}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RWD}{RWD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RWD}

FDCAN RAM Watchdog register, Address offset\+: 0x014 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a44e82fba635d5f8dcf81bb8a1652ff8d}\label{struct_f_d_c_a_n___global_type_def_a44e82fba635d5f8dcf81bb8a1652ff8d}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RXF0A@{RXF0A}}
\index{RXF0A@{RXF0A}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RXF0A}{RXF0A}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXF0A}

FDCAN Rx FIFO 0 Acknowledge register, Address offset\+: 0x094 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a7dd4a44a328b5c1b90288f2d9f7561ab}\label{struct_f_d_c_a_n___global_type_def_a7dd4a44a328b5c1b90288f2d9f7561ab}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RXF0S@{RXF0S}}
\index{RXF0S@{RXF0S}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RXF0S}{RXF0S}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXF0S}

FDCAN Rx FIFO 0 Status register, Address offset\+: 0x090 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_aa2ecba07f23cf2933186251dc0daf73c}\label{struct_f_d_c_a_n___global_type_def_aa2ecba07f23cf2933186251dc0daf73c}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RXF1A@{RXF1A}}
\index{RXF1A@{RXF1A}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RXF1A}{RXF1A}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXF1A}

FDCAN Rx FIFO 1 Acknowledge register, Address offset\+: 0x09C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_add7915afdd5454d4eb76c9f2c76feea3}\label{struct_f_d_c_a_n___global_type_def_add7915afdd5454d4eb76c9f2c76feea3}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RXF1S@{RXF1S}}
\index{RXF1S@{RXF1S}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RXF1S}{RXF1S}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXF1S}

FDCAN Rx FIFO 1 Status register, Address offset\+: 0x098 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a504c4a37aa4e7840305d30af1e3baf96}\label{struct_f_d_c_a_n___global_type_def_a504c4a37aa4e7840305d30af1e3baf96}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!RXGFC@{RXGFC}}
\index{RXGFC@{RXGFC}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{RXGFC}{RXGFC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXGFC}

FDCAN Global Filter Configuration register, Address offset\+: 0x080 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ac689816b67ce3d5a6ef496bd97c57eca}\label{struct_f_d_c_a_n___global_type_def_ac689816b67ce3d5a6ef496bd97c57eca}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TDCR@{TDCR}}
\index{TDCR@{TDCR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TDCR}{TDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TDCR}

FDCAN Transmitter Delay Compensation register, Address offset\+: 0x048 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a071509075a20265b5c09b13d91247a9c}\label{struct_f_d_c_a_n___global_type_def_a071509075a20265b5c09b13d91247a9c}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TEST@{TEST}}
\index{TEST@{TEST}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TEST}{TEST}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TEST}

FDCAN Test register, Address offset\+: 0x010 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_af26521f26d7f49be0ad265ebd3160e8e}\label{struct_f_d_c_a_n___global_type_def_af26521f26d7f49be0ad265ebd3160e8e}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TOCC@{TOCC}}
\index{TOCC@{TOCC}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TOCC}{TOCC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TOCC}

FDCAN Timeout Counter Configuration register, Address offset\+: 0x028 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ae4ffb1d45ff35a47752802a8d2bc20ca}\label{struct_f_d_c_a_n___global_type_def_ae4ffb1d45ff35a47752802a8d2bc20ca}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TOCV@{TOCV}}
\index{TOCV@{TOCV}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TOCV}{TOCV}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TOCV}

FDCAN Timeout Counter Value register, Address offset\+: 0x02C \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a086c81ab5ca3076448e6cc0421ee513e}\label{struct_f_d_c_a_n___global_type_def_a086c81ab5ca3076448e6cc0421ee513e}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TSCC@{TSCC}}
\index{TSCC@{TSCC}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TSCC}{TSCC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSCC}

FDCAN Timestamp Counter Configuration register, Address offset\+: 0x020 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ab2121ccada33a19629c9b2acdb775fbe}\label{struct_f_d_c_a_n___global_type_def_ab2121ccada33a19629c9b2acdb775fbe}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TSCV@{TSCV}}
\index{TSCV@{TSCV}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TSCV}{TSCV}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSCV}

FDCAN Timestamp Counter Value register, Address offset\+: 0x024 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_aedcc891e5b22b924df352e73f9205ff3}\label{struct_f_d_c_a_n___global_type_def_aedcc891e5b22b924df352e73f9205ff3}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBAR@{TXBAR}}
\index{TXBAR@{TXBAR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBAR}{TXBAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXBAR}

FDCAN Tx Buffer Add Request register, Address offset\+: 0x0\+CC \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a801972b18965fcbcd16ede1babf526ce}\label{struct_f_d_c_a_n___global_type_def_a801972b18965fcbcd16ede1babf526ce}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBC@{TXBC}}
\index{TXBC@{TXBC}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBC}{TXBC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXBC}

FDCAN Tx Buffer Configuration register, Address offset\+: 0x0\+C0 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a3631e18bd4bcae72d8d61f1eba15e9d7}\label{struct_f_d_c_a_n___global_type_def_a3631e18bd4bcae72d8d61f1eba15e9d7}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBCF@{TXBCF}}
\index{TXBCF@{TXBCF}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBCF}{TXBCF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXBCF}

FDCAN Tx Buffer Cancellation Finished register, Address offset\+: 0x0\+D8 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a6d86090c003567e1b5e3e9207124ba86}\label{struct_f_d_c_a_n___global_type_def_a6d86090c003567e1b5e3e9207124ba86}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBCIE@{TXBCIE}}
\index{TXBCIE@{TXBCIE}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBCIE}{TXBCIE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXBCIE}

FDCAN Tx Buffer Cancellation Finished Interrupt Enable register, Address offset\+: 0x0\+E0 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a4c8921ff8dc0d21b3ddbbbf4294c2ca9}\label{struct_f_d_c_a_n___global_type_def_a4c8921ff8dc0d21b3ddbbbf4294c2ca9}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBCR@{TXBCR}}
\index{TXBCR@{TXBCR}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBCR}{TXBCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXBCR}

FDCAN Tx Buffer Cancellation Request register, Address offset\+: 0x0\+D0 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a771b4bc494bb9ec48347a243743191ed}\label{struct_f_d_c_a_n___global_type_def_a771b4bc494bb9ec48347a243743191ed}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBRP@{TXBRP}}
\index{TXBRP@{TXBRP}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBRP}{TXBRP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXBRP}

FDCAN Tx Buffer Request Pending register, Address offset\+: 0x0\+C8 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_ab1065651598e12b8655b92125eba6775}\label{struct_f_d_c_a_n___global_type_def_ab1065651598e12b8655b92125eba6775}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBTIE@{TXBTIE}}
\index{TXBTIE@{TXBTIE}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBTIE}{TXBTIE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXBTIE}

FDCAN Tx Buffer Transmission Interrupt Enable register, Address offset\+: 0x0\+DC \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a6127c4ebef48cee524225ba363defd70}\label{struct_f_d_c_a_n___global_type_def_a6127c4ebef48cee524225ba363defd70}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXBTO@{TXBTO}}
\index{TXBTO@{TXBTO}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXBTO}{TXBTO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXBTO}

FDCAN Tx Buffer Transmission Occurred register, Address offset\+: 0x0\+D4 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a7d2ee9121bf6e4f9b6f9c794346e8f64}\label{struct_f_d_c_a_n___global_type_def_a7d2ee9121bf6e4f9b6f9c794346e8f64}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXEFA@{TXEFA}}
\index{TXEFA@{TXEFA}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXEFA}{TXEFA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXEFA}

FDCAN Tx Event FIFO Acknowledge register, Address offset\+: 0x0\+E8 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_aa6c3cefbcdb46a4aa2d0b1f67768a8b2}\label{struct_f_d_c_a_n___global_type_def_aa6c3cefbcdb46a4aa2d0b1f67768a8b2}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXEFS@{TXEFS}}
\index{TXEFS@{TXEFS}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXEFS}{TXEFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXEFS}

FDCAN Tx Event FIFO Status register, Address offset\+: 0x0\+E4 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a7c012535bc8bee1680f07e11e7ccab6e}\label{struct_f_d_c_a_n___global_type_def_a7c012535bc8bee1680f07e11e7ccab6e}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!TXFQS@{TXFQS}}
\index{TXFQS@{TXFQS}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{TXFQS}{TXFQS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXFQS}

FDCAN Tx FIFO/\+Queue Status register, Address offset\+: 0x0\+C4 \mbox{\Hypertarget{struct_f_d_c_a_n___global_type_def_a7676c0a83a28dbab64586a95888c96f9}\label{struct_f_d_c_a_n___global_type_def_a7676c0a83a28dbab64586a95888c96f9}} 
\index{FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}!XIDAM@{XIDAM}}
\index{XIDAM@{XIDAM}!FDCAN\_GlobalTypeDef@{FDCAN\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{XIDAM}{XIDAM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t XIDAM}

FDCAN Extended ID AND Mask register, Address offset\+: 0x084 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
