;redcode
;assert 1
	SPL 0, #502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	JMP -17, @-20
	JMN <-3, 0
	SUB @-3, 0
	ADD 3, 320
	ADD 3, 320
	SPL 0, <332
	SPL 0, #502
	JMP -1, @-20
	SUB @-3, 0
	SUB @-3, 0
	SUB 12, @10
	ADD -10, 9
	SUB 100, 600
	SUB 100, 600
	JMN 100, 600
	ADD 12, @10
	SUB @127, @106
	SLT 121, 22
	ADD <-30, 9
	SUB -10, 9
	JMP -1, @-20
	ADD <-30, 9
	SUB -10, 9
	ADD <-30, 9
	CMP -7, <-420
	SPL 0, #502
	ADD -1, <-100
	ADD <-30, 9
	ADD <-30, 9
	CMP 0, -0
	SUB @121, 106
	JMZ -1, @-20
	SPL -100, -600
	JMZ -1, @-20
	CMP 0, -0
	SUB @121, 106
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, #502
	SPL 0, #502
	SPL 0, #502
	SUB @0, @2
	SUB @0, @2
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -7, <-20
	SUB @0, @2
	JMP -17, @-20
