

================================================================
== Vitis HLS Report for 'normalization_and_padding8'
================================================================
* Date:           Sun Dec  1 17:06:12 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        SP_CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      796|      796|  7.960 us|  7.960 us|  796|  796|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_9_2  |      794|      794|        12|          1|          1|   784|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %padded_image, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_r, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%readreq_ln6 = readreq void @_ssdm_op_ReadReq, i32 %image_r, i32 2" [utils.cc:6]   --->   Operation 20 'readreq' 'readreq_ln6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%writereq_ln7 = writereq void @_ssdm_op_WriteReq, i32 %padded_image, i32 2" [utils.cc:7]   --->   Operation 21 'writereq' 'writereq_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln8 = store i10 0, i10 %indvar_flatten" [utils.cc:8]   --->   Operation 22 'store' 'store_ln8' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln8 = store i5 0, i5 %i" [utils.cc:8]   --->   Operation 23 'store' 'store_ln8' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln8 = store i5 0, i5 %j" [utils.cc:8]   --->   Operation 24 'store' 'store_ln8' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc" [utils.cc:8]   --->   Operation 25 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [utils.cc:8]   --->   Operation 26 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln8 = icmp_eq  i10 %indvar_flatten_load, i10 784" [utils.cc:8]   --->   Operation 28 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln8_2 = add i10 %indvar_flatten_load, i10 1" [utils.cc:8]   --->   Operation 29 'add' 'add_ln8_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %new.body.for.inc, void %for.end14" [utils.cc:8]   --->   Operation 30 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [utils.cc:9]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [utils.cc:8]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln8 = add i5 %i_load, i5 1" [utils.cc:8]   --->   Operation 33 'add' 'add_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%icmp_ln9 = icmp_eq  i5 %j_load, i5 28" [utils.cc:9]   --->   Operation 34 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.41ns)   --->   "%select_ln8 = select i1 %icmp_ln9, i5 0, i5 %j_load" [utils.cc:8]   --->   Operation 35 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.41ns)   --->   "%select_ln8_1 = select i1 %icmp_ln9, i5 %add_ln8, i5 %i_load" [utils.cc:8]   --->   Operation 36 'select' 'select_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln8_1, i5 0" [utils.cc:10]   --->   Operation 37 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln8_1, i2 0" [utils.cc:10]   --->   Operation 38 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i7 %tmp_2" [utils.cc:10]   --->   Operation 39 'zext' 'zext_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln10 = sub i10 %tmp, i10 %zext_ln10" [utils.cc:10]   --->   Operation 40 'sub' 'sub_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln8_1)   --->   "%select_ln8_2 = select i1 %icmp_ln9, i5 3, i5 2" [utils.cc:8]   --->   Operation 41 'select' 'select_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln8_1 = add i5 %i_load, i5 %select_ln8_2" [utils.cc:8]   --->   Operation 42 'add' 'add_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i5 %select_ln8" [utils.cc:10]   --->   Operation 43 'zext' 'zext_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln10_1 = add i10 %sub_ln10, i10 %zext_ln10_1" [utils.cc:10]   --->   Operation 44 'add' 'add_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln10_3 = zext i10 %add_ln10_1" [utils.cc:10]   --->   Operation 45 'zext' 'zext_ln10_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i32 %image_r, i64 0, i64 %zext_ln10_3" [utils.cc:10]   --->   Operation 46 'getelementptr' 'image_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.23ns)   --->   "%image_load = load i10 %image_addr" [utils.cc:10]   --->   Operation 47 'load' 'image_load' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln9 = add i5 %select_ln8, i5 1" [utils.cc:9]   --->   Operation 48 'add' 'add_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln9 = store i10 %add_ln8_2, i10 %indvar_flatten" [utils.cc:9]   --->   Operation 49 'store' 'store_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln9 = store i5 %select_ln8_1, i5 %i" [utils.cc:9]   --->   Operation 50 'store' 'store_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln9 = store i5 %add_ln9, i5 %j" [utils.cc:9]   --->   Operation 51 'store' 'store_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 52 [1/2] (1.23ns)   --->   "%image_load = load i10 %image_addr" [utils.cc:10]   --->   Operation 52 'load' 'image_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 53 [9/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 53 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 54 [8/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 54 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 55 [7/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 55 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 56 [6/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 56 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 57 [5/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 57 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 58 [4/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 58 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 59 [3/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 59 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 60 [2/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 60 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 61 [1/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 61 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.02>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_9_2_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 64 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [utils.cc:9]   --->   Operation 65 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln10 = add i5 %select_ln8, i5 2" [utils.cc:10]   --->   Operation 66 'add' 'add_ln10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln8_1, i5 %add_ln10" [utils.cc:10]   --->   Operation 67 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln10_2 = zext i10 %tmp_3" [utils.cc:10]   --->   Operation 68 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%padded_image_addr = getelementptr i32 %padded_image, i64 0, i64 %zext_ln10_2" [utils.cc:10]   --->   Operation 69 'getelementptr' 'padded_image_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln10 = store i32 %div, i10 %padded_image_addr" [utils.cc:10]   --->   Operation 70 'store' 'store_ln10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.inc" [utils.cc:9]   --->   Operation 71 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write, i32 %padded_image, i32 2" [utils.cc:14]   --->   Operation 72 'write' 'write_ln14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%read_ln14 = read void @_ssdm_op_Read, i32 %image_r, i32 2" [utils.cc:14]   --->   Operation 73 'read' 'read_ln14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln14 = ret" [utils.cc:14]   --->   Operation 74 'ret' 'ret_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=5; pingpong=1; private_global=0; MemPort=[13]; IO mode=mem_fifo:ce=0
Port [ padded_image]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=5; pingpong=1; private_global=0; MemPort=[03333333333333333]; IO mode=mem_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011111111111110]
i                     (alloca           ) [ 011111111111110]
indvar_flatten        (alloca           ) [ 011111111111110]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
readreq_ln6           (readreq          ) [ 000000000000000]
writereq_ln7          (writereq         ) [ 000000000000000]
store_ln8             (store            ) [ 000000000000000]
store_ln8             (store            ) [ 000000000000000]
store_ln8             (store            ) [ 000000000000000]
br_ln8                (br               ) [ 000000000000000]
indvar_flatten_load   (load             ) [ 000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000]
icmp_ln8              (icmp             ) [ 001111111111110]
add_ln8_2             (add              ) [ 000000000000000]
br_ln8                (br               ) [ 000000000000000]
j_load                (load             ) [ 000000000000000]
i_load                (load             ) [ 000000000000000]
add_ln8               (add              ) [ 000000000000000]
icmp_ln9              (icmp             ) [ 000000000000000]
select_ln8            (select           ) [ 001111111111110]
select_ln8_1          (select           ) [ 000000000000000]
tmp                   (bitconcatenate   ) [ 000000000000000]
tmp_2                 (bitconcatenate   ) [ 000000000000000]
zext_ln10             (zext             ) [ 000000000000000]
sub_ln10              (sub              ) [ 000000000000000]
select_ln8_2          (select           ) [ 000000000000000]
add_ln8_1             (add              ) [ 001111111111110]
zext_ln10_1           (zext             ) [ 000000000000000]
add_ln10_1            (add              ) [ 000000000000000]
zext_ln10_3           (zext             ) [ 000000000000000]
image_addr            (getelementptr    ) [ 001100000000000]
add_ln9               (add              ) [ 000000000000000]
store_ln9             (store            ) [ 000000000000000]
store_ln9             (store            ) [ 000000000000000]
store_ln9             (store            ) [ 000000000000000]
image_load            (load             ) [ 001011111111100]
div                   (fdiv             ) [ 001000000000010]
specloopname_ln0      (specloopname     ) [ 000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000]
specloopname_ln9      (specloopname     ) [ 000000000000000]
add_ln10              (add              ) [ 000000000000000]
tmp_3                 (bitconcatenate   ) [ 000000000000000]
zext_ln10_2           (zext             ) [ 000000000000000]
padded_image_addr     (getelementptr    ) [ 000000000000000]
store_ln10            (store            ) [ 000000000000000]
br_ln9                (br               ) [ 000000000000000]
write_ln14            (write            ) [ 000000000000000]
read_ln14             (read             ) [ 000000000000000]
ret_ln14              (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="padded_image">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padded_image"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_8_1_VITIS_LOOP_9_2_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="readreq_ln6_readreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="readreq_ln6/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="writereq_ln7_writereq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="writereq_ln7/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln14_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln14/14 "/>
</bind>
</comp>

<comp id="104" class="1004" name="read_ln14_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read_ln14/14 "/>
</bind>
</comp>

<comp id="112" class="1004" name="image_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_load/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="padded_image_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="padded_image_addr/13 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln10_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/13 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln8_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="10" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln8_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="5" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln8_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="1"/>
<pin id="160" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln8_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="0" index="1" bw="9" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln8_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_2/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="j_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="1"/>
<pin id="175" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="1"/>
<pin id="178" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln8_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln9_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="3" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln8_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln8_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="5" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln10_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sub_ln10_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="0"/>
<pin id="230" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln8_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="3" slack="0"/>
<pin id="236" dir="0" index="2" bw="3" slack="0"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_2/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln8_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="1" index="2" bw="5" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln10_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln10_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln10_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_3/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln9_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln9_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="10" slack="1"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln9_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="1"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln9_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="1"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln10_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="11"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/13 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="11"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln10_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_2/13 "/>
</bind>
</comp>

<comp id="300" class="1005" name="j_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="314" class="1005" name="indvar_flatten_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="324" class="1005" name="select_ln8_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="11"/>
<pin id="326" dir="1" index="1" bw="5" slack="11"/>
</pin_list>
<bind>
<opset="select_ln8 "/>
</bind>
</comp>

<comp id="329" class="1005" name="add_ln8_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="11"/>
<pin id="331" dir="1" index="1" bw="5" slack="11"/>
</pin_list>
<bind>
<opset="add_ln8_1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="image_addr_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="1"/>
<pin id="336" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="image_addr "/>
</bind>
</comp>

<comp id="339" class="1005" name="image_load_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_load "/>
</bind>
</comp>

<comp id="344" class="1005" name="div_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="64" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="66" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="158" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="173" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="173" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="204"><net_src comp="185" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="179" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="176" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="199" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="199" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="207" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="185" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="176" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="233" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="191" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="227" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="266"><net_src comp="191" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="167" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="199" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="262" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="303"><net_src comp="68" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="310"><net_src comp="72" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="317"><net_src comp="76" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="327"><net_src comp="191" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="332"><net_src comp="241" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="337"><net_src comp="112" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="342"><net_src comp="119" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="347"><net_src comp="138" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="132" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: padded_image | {1 13 14 }
 - Input state : 
	Port: normalization_and_padding8 : image_r | {1 2 3 14 }
  - Chain level:
	State 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
	State 2
		icmp_ln8 : 1
		add_ln8_2 : 1
		br_ln8 : 2
		add_ln8 : 1
		icmp_ln9 : 1
		select_ln8 : 2
		select_ln8_1 : 2
		tmp : 3
		tmp_2 : 3
		zext_ln10 : 4
		sub_ln10 : 5
		select_ln8_2 : 2
		add_ln8_1 : 3
		zext_ln10_1 : 3
		add_ln10_1 : 6
		zext_ln10_3 : 7
		image_addr : 8
		image_load : 9
		add_ln9 : 3
		store_ln9 : 2
		store_ln9 : 3
		store_ln9 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		tmp_3 : 1
		zext_ln10_2 : 2
		padded_image_addr : 3
		store_ln10 : 4
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln8_2_fu_167      |    0    |    17   |
|          |        add_ln8_fu_179       |    0    |    12   |
|    add   |       add_ln8_1_fu_241      |    0    |    12   |
|          |      add_ln10_1_fu_251      |    0    |    18   |
|          |        add_ln9_fu_262       |    0    |    12   |
|          |       add_ln10_fu_283       |    0    |    12   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln8_fu_161       |    0    |    17   |
|          |       icmp_ln9_fu_185       |    0    |    12   |
|----------|-----------------------------|---------|---------|
|    sub   |       sub_ln10_fu_227       |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          |      select_ln8_fu_191      |    0    |    5    |
|  select  |     select_ln8_1_fu_199     |    0    |    5    |
|          |     select_ln8_2_fu_233     |    0    |    3    |
|----------|-----------------------------|---------|---------|
|  readreq |  readreq_ln6_readreq_fu_80  |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writereq | writereq_ln7_writereq_fu_88 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln14_write_fu_96   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   read   |    read_ln14_read_fu_104    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   fdiv   |          grp_fu_138         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_207         |    0    |    0    |
|bitconcatenate|         tmp_2_fu_215        |    0    |    0    |
|          |         tmp_3_fu_288        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln10_fu_223      |    0    |    0    |
|   zext   |      zext_ln10_1_fu_247     |    0    |    0    |
|          |      zext_ln10_3_fu_257     |    0    |    0    |
|          |      zext_ln10_2_fu_295     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   143   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln8_1_reg_329  |    5   |
|      div_reg_344     |   32   |
|       i_reg_307      |    5   |
|  image_addr_reg_334  |   10   |
|  image_load_reg_339  |   32   |
|indvar_flatten_reg_314|   10   |
|       j_reg_300      |    5   |
|  select_ln8_reg_324  |    5   |
+----------------------+--------+
|         Total        |   104  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   143  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   104  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   104  |   152  |
+-----------+--------+--------+--------+
