// Seed: 853849671
module module_0;
  logic [7:0] id_1;
  assign id_1[-1] = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output supply1 id_1;
  assign id_1 = id_2 | id_2 ? 1'b0 : id_3;
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign id_2[-1'd0<<(1)] = -1;
endmodule
