Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Sep 15 02:09:23 2017
| Host         : WINDOWS-V42TLFG running 64-bit major release  (build 9200)
| Command      : report_methodology -file stopwatch_top_methodology_drc_routed.rpt -rpx stopwatch_top_methodology_drc_routed.rpx
| Design       : stopwatch_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on inc relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on stop relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on a relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on b relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on c relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on d relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on dp relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on e relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on f relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on g relative to clock(s) sys_clk_pin 
Related violations: <none>


