
---------- Begin Simulation Statistics ----------
final_tick                                26076584375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    205                       # Simulator instruction rate (inst/s)
host_mem_usage                                8690512                       # Number of bytes of host memory used
host_op_rate                                      211                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36252.62                       # Real time elapsed on the host
host_tick_rate                                 617766                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7435071                       # Number of instructions simulated
sim_ops                                       7637990                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022396                       # Number of seconds simulated
sim_ticks                                 22395651250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.485160                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  252775                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               264727                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                481                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5270                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            266961                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3893                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4683                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              790                       # Number of indirect misses.
system.cpu.branchPred.lookups                  302193                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13111                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          782                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1822925                       # Number of instructions committed
system.cpu.committedOps                       1860064                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.138369                       # CPI: cycles per instruction
system.cpu.discardedOps                         12874                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1041187                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             86707                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           467897                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1897082                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318637                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      355                       # number of quiesce instructions executed
system.cpu.numCycles                          5721012                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       355                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1285248     69.10%     69.10% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1099      0.06%     69.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::MemRead                  89738      4.82%     73.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite                483979     26.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1860064                       # Class of committed instruction
system.cpu.quiesceCycles                     30112030                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3823930                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          916                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        433014                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              149186                       # Transaction distribution
system.membus.trans_dist::ReadResp             153357                       # Transaction distribution
system.membus.trans_dist::WriteReq              67170                       # Transaction distribution
system.membus.trans_dist::WriteResp             67170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          234                       # Transaction distribution
system.membus.trans_dist::WriteClean               14                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3902                       # Transaction distribution
system.membus.trans_dist::ReadExReq               156                       # Transaction distribution
system.membus.trans_dist::ReadExResp              156                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3898                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           274                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       212271                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        212271                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       425778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       434010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       424542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       424542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 870059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       249408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       249408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        55529                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13889681                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            645332                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001441                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037935                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  644402     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     930      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              645332                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1051840958                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8353499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            11155468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1619000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6930440                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          887089919                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           20168250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2926282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       731571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3657853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       731571                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2926282                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3657853                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3657853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3657853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7315706                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335146                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335146                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6558                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       806914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       847874                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       992852                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1705308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12910596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13565956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15789113                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1648040500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1369114465                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    820522000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2926282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4389424                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5852565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13168271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5852565                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4389424                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10241988                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2926282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10241988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10241988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23410259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2194712                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10241988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2194712                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14631412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4389424                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1509222                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5898645                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2194712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14631412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3703933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20530057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       148783                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       148783                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        63488                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        63488                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        32824                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       382978                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       424542                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1049948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12255236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       257719                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       257719    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       257719                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    569927375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    807379000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1970838334                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17557694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29262824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2017658852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43894236                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43955498                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87849734                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2014732570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61513192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29262824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2105508586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4231169                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11705130                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    734497060                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    155092967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2926282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    904221439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    409679535                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    421384844                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    831064379                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11705130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1144176595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    576477811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2926282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1735285818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       249472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       251072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       249472                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       249472                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3898                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3923                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11139305                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        71442                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11210748                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11139305                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11139305                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11139305                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        71442                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11210748                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8781828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9547432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        15872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4079104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       137217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63736                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29324086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    392122020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2194712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1509222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1157368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             426307406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         708709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17557694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    155092967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5852565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       731571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2194712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182138218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         708709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     46881780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    547214987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8047277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       731571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3703933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1157368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            608445624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     16393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    191310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006466847500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              274107                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              67638                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149188                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63736                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149188                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    220                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3953                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4784776160                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  744840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8695186160                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32119.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58369.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        98                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   138856                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   59251                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149185                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63736                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  130198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    205                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.354770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   845.812662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.765301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          427      2.92%      2.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          453      3.10%      6.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          220      1.51%      7.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          187      1.28%      8.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          220      1.51%     10.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          218      1.49%     11.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          307      2.10%     13.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          175      1.20%     15.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12394     84.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14601                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     760.051020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1445.640061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           137     69.90%     69.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.51%     70.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      9.69%     80.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      1.02%     81.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.51%     81.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.51%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      3.57%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9      4.59%     90.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           11      5.61%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.51%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.51%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      3.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           196                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     325.183673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    105.748129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    426.669207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             81     41.33%     41.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      6.12%     47.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            25     12.76%     60.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      3.06%     63.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.02%     64.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.51%     64.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      2.55%     67.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      2.55%     69.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.02%     70.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.51%     71.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      1.02%     72.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.51%     72.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.51%     73.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.51%     73.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.51%     74.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.51%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           196                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9533952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4079104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9547432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4079104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       425.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    426.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22395515000                       # Total gap between requests
system.mem_ctrls.avgGap                     105180.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655572                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8770372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16960                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29272290.083549145609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 391610491.791347205639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2151846.332220412791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1509221.572647948749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1137363.665635755984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 757289.877873053658                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17557694.376045439392                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 155044386.128311425447                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5852564.792015146464                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 731570.599001893308                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2194711.797005679924                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       137217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          248                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    585515710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8010830955                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     46137615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34858195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17843685                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25088549250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31975830500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 335895252500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3502987125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  20992921625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1173812375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57023.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58380.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     60075.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65770.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44058.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 101163505.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5204399.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6189107.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1710442.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82003600.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1528401.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18478894835                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1211490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2705741915                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 710                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     53014542.253521                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    247174059.978484                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          355    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       395625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545301125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7256421875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18820162500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       857776                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           857776                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       857776                       # number of overall hits
system.cpu.icache.overall_hits::total          857776                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3898                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3898                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3898                       # number of overall misses
system.cpu.icache.overall_misses::total          3898                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    170335625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    170335625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    170335625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    170335625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       861674                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       861674                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       861674                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       861674                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004524                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004524                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004524                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004524                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43698.210621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43698.210621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43698.210621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43698.210621                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3898                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3898                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3898                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3898                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    164336500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    164336500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    164336500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    164336500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004524                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004524                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004524                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004524                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42159.184197                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42159.184197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42159.184197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42159.184197                       # average overall mshr miss latency
system.cpu.icache.replacements                   3712                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       857776                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          857776                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3898                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3898                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    170335625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    170335625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       861674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       861674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004524                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004524                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43698.210621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43698.210621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3898                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3898                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    164336500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    164336500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42159.184197                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42159.184197                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.682391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              895070                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3712                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            241.128772                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.682391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1727245                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1727245                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       147074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147074                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       147074                       # number of overall hits
system.cpu.dcache.overall_hits::total          147074                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          569                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            569                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          569                       # number of overall misses
system.cpu.dcache.overall_misses::total           569                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     43778500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     43778500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     43778500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     43778500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       147643                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       147643                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       147643                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       147643                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003854                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003854                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003854                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003854                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76939.367311                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76939.367311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76939.367311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76939.367311                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          234                       # number of writebacks
system.cpu.dcache.writebacks::total               234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32065125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32065125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32065125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32065125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8779000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8779000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002912                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002912                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002912                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002912                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74570.058140                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74570.058140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74570.058140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74570.058140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2149.082007                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2149.082007                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21530125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21530125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        92097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        92097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73733.304795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73733.304795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19851250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19851250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8779000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8779000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72449.817518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72449.817518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21784.119107                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21784.119107                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22248375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22248375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55546                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55546                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80319.043321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80319.043321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12213875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12213875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78294.070513                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78294.070513                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       212271                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       212271                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2210310750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2210310750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10412.683551                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10412.683551                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        53545                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        53545                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       158726                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       158726                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2146069833                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2146069833                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13520.594187                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13520.594187                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.251815                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7989                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               438                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.239726                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.251815                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2289170                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2289170                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26076584375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26076861250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    205                       # Simulator instruction rate (inst/s)
host_mem_usage                                8690512                       # Number of bytes of host memory used
host_op_rate                                      211                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36252.78                       # Real time elapsed on the host
host_tick_rate                                 617771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7435080                       # Number of instructions simulated
sim_ops                                       7638005                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022396                       # Number of seconds simulated
sim_ticks                                 22395928125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.484473                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  252777                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               264731                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5272                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            266961                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3893                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4683                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              790                       # Number of indirect misses.
system.cpu.branchPred.lookups                  302200                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13114                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          782                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1822934                       # Number of instructions committed
system.cpu.committedOps                       1860079                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.138597                       # CPI: cycles per instruction
system.cpu.discardedOps                         12881                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1041206                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             86707                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           467900                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1897463                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318614                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      355                       # number of quiesce instructions executed
system.cpu.numCycles                          5721455                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       355                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1285256     69.10%     69.10% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1099      0.06%     69.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::MemRead                  89744      4.82%     73.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite                483979     26.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1860079                       # Class of committed instruction
system.cpu.quiesceCycles                     30112030                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3823992                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          917                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        433023                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              149186                       # Transaction distribution
system.membus.trans_dist::ReadResp             153362                       # Transaction distribution
system.membus.trans_dist::WriteReq              67170                       # Transaction distribution
system.membus.trans_dist::WriteResp             67170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          236                       # Transaction distribution
system.membus.trans_dist::WriteClean               14                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3905                       # Transaction distribution
system.membus.trans_dist::ReadExReq               156                       # Transaction distribution
system.membus.trans_dist::ReadExResp              156                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3900                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           276                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       212271                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        212271                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       425784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       434016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       424542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       424542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 870073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       249600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       249600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        42048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        55785                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13890129                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            645336                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001441                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037935                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  644406     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     930      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              645336                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1051854958                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8353499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            11162843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1619000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6941940                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          887089919                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           20183250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2926246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       731562                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3657808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       731562                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2926246                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3657808                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3657808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3657808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7315616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335146                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335146                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6558                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       806914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       847874                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       992852                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1705308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12910596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13565956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15789113                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1648040500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1369114465                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    820522000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2926246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4389369                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5852492                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13168108                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5852492                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4389369                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10241862                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2926246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10241862                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10241862                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23409970                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2194685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10241862                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2194685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14631231                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4389369                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1509203                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5898572                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2194685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14631231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3703888                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20529803                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       148783                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       148783                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        63488                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        63488                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        32824                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       382978                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       424542                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1049948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12255236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       257719                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       257719    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       257719                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    569927375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    807379000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1970813969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17557477                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29262462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2017633909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43893693                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43954954                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87848648                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2014707662                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61512432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29262462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2105482556                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4231169                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11704985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    734487980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    155091050                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2926246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    904210260                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    409674471                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    421379634                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    831054105                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11704985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1144162450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    576470684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2926246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1735264365                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       249600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       251200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       249600                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       249600                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3900                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3925                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11144883                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        71442                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11216325                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11144883                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11144883                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11144883                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        71442                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11216325                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8781828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9547560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4079232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       137217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          250                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63738                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29323723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    392117172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2194685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1509203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1163069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             426307851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         714416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17557477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    155091050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5852492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       731562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2194685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182141681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         714416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     46881201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    547208222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8047177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       731562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3703888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1163069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            608449533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     16393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    191310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006466847500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              274113                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              67638                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63738                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63738                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    220                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3953                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4784776160                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  744850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8695238660                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32119.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58369.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        98                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   138858                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   59251                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149187                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63738                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  130198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    205                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.354770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   845.812662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.765301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          427      2.92%      2.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          453      3.10%      6.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          220      1.51%      7.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          187      1.28%      8.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          220      1.51%     10.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          218      1.49%     11.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          307      2.10%     13.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          175      1.20%     15.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12394     84.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14601                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     760.051020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1445.640061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           137     69.90%     69.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.51%     70.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      9.69%     80.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      1.02%     81.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.51%     81.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.51%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      3.57%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9      4.59%     90.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           11      5.61%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.51%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.51%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      3.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           196                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     325.183673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    105.748129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    426.669207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             81     41.33%     41.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      6.12%     47.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            25     12.76%     60.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      3.06%     63.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.02%     64.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.51%     64.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      2.55%     67.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      2.55%     69.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.02%     70.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.51%     71.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      1.02%     72.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.51%     72.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.51%     73.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.51%     73.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.51%     74.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.51%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           196                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9534080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4079104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9547560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4079232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       425.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    426.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22395882500                       # Total gap between requests
system.mem_ctrls.avgGap                     105180.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655572                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8770372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16960                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29271928.197885304689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 391605650.413293600082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2151819.729507191572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1509202.914536501281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1143064.929353089770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 757280.515696421964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17557477.314863458276                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 155042469.355129718781                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5852492.438287819736                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 731561.554785977467                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2194684.664357932284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       137217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          250                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    585515710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8010830955                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     46137615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34858195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17896185                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25088549250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31975830500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 335895252500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3502987125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  20992921625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1173812375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57023.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58380.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     60075.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65770.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43970.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 100354197.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5204399.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6189107.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1710442.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82003600.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1528401.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18478894835                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1211490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2706018790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 710                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     53014542.253521                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    247174059.978484                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          355    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       395625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545301125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7256698750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18820162500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       857788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           857788                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       857788                       # number of overall hits
system.cpu.icache.overall_hits::total          857788                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3900                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3900                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3900                       # number of overall misses
system.cpu.icache.overall_misses::total          3900                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    170466875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    170466875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    170466875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    170466875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       861688                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       861688                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       861688                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       861688                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004526                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004526                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004526                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004526                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43709.455128                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43709.455128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43709.455128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43709.455128                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3900                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3900                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3900                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3900                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    164462625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    164462625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    164462625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    164462625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004526                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004526                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004526                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004526                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42169.903846                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42169.903846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42169.903846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42169.903846                       # average overall mshr miss latency
system.cpu.icache.replacements                   3715                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       857788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          857788                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3900                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3900                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    170466875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    170466875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       861688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       861688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004526                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004526                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43709.455128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43709.455128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3900                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3900                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    164462625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    164462625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42169.903846                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42169.903846                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.682420                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2476184                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4153                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            596.239827                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.682420                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1727276                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1727276                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       147078                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147078                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       147078                       # number of overall hits
system.cpu.dcache.overall_hits::total          147078                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          571                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            571                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          571                       # number of overall misses
system.cpu.dcache.overall_misses::total           571                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     43898500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     43898500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     43898500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     43898500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       147649                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       147649                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       147649                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       147649                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003867                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003867                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003867                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003867                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76880.035026                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76880.035026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76880.035026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76880.035026                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          236                       # number of writebacks
system.cpu.dcache.writebacks::total               236                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32182375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32182375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32182375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32182375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8779000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8779000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002926                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002926                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002926                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002926                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74496.238426                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74496.238426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74496.238426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74496.238426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2149.082007                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2149.082007                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    426                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21650125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21650125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        92103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        92103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73639.880952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73639.880952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19968500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19968500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8779000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8779000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72349.637681                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72349.637681                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21784.119107                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21784.119107                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22248375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22248375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55546                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55546                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80319.043321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80319.043321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12213875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12213875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78294.070513                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78294.070513                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       212271                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       212271                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2210310750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2210310750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10412.683551                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10412.683551                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        53545                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        53545                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       158726                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       158726                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2146069833                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2146069833                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13520.594187                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13520.594187                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.251824                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              151430                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               944                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            160.413136                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.251824                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2289196                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2289196                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26076861250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
