// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "projeto_final")
  (DATE "11/29/2019 19:47:16")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE leds\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2149:2149:2149) (2485:2485:2485))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE leds\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2092:2092:2092) (2367:2367:2367))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2017:2017:2017) (2277:2277:2277))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2118:2118:2118) (2406:2406:2406))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2727:2727:2727) (3129:3129:3129))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2367:2367:2367) (2693:2693:2693))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2321:2321:2321) (2599:2599:2599))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1348:1348:1348) (1547:1547:1547))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2205:2205:2205) (2541:2541:2541))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1451:1451:1451) (1696:1696:1696))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1317:1317:1317) (1527:1527:1527))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1342:1342:1342) (1569:1569:1569))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2083:2083:2083) (2440:2440:2440))
        (IOPATH i o (2505:2505:2505) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2836:2836:2836) (3254:3254:3254))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1624:1624:1624) (1902:1902:1902))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1971:1971:1971) (2228:2228:2228))
        (IOPATH i o (1652:1652:1652) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1510:1510:1510) (1709:1709:1709))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE valor\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1629:1629:1629) (1857:1857:1857))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE a\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1386:1386:1386) (1552:1552:1552))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE a\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (302:302:302) (342:342:342))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE a\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (814:814:814) (909:909:909))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE a\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1140:1140:1140) (1292:1292:1292))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE b\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1611:1611:1611) (1803:1803:1803))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE b\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (326:326:326) (363:363:363))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE b\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (323:323:323) (366:366:366))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE b\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (729:729:729) (812:812:812))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE c\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (404:404:404) (452:452:452))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE c\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (154:154:154) (172:172:172))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE c\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (301:301:301) (333:333:333))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE c\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (900:900:900) (1032:1032:1032))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE d\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (567:567:567) (631:631:631))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE d\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (154:154:154) (173:173:173))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE d\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (331:331:331) (378:378:378))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE d\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1023:1023:1023) (1153:1153:1153))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE e\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (446:446:446) (494:494:494))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE e\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (298:298:298) (337:337:337))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE e\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (476:476:476) (538:538:538))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE e\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1169:1169:1169) (1332:1332:1332))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE f\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (462:462:462) (514:514:514))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE f\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (296:296:296) (335:335:335))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE f\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (324:324:324) (368:368:368))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE f\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (646:646:646) (721:721:721))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE g\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (452:452:452) (498:498:498))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE g\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (305:305:305) (347:347:347))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE g\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (307:307:307) (338:338:338))
        (IOPATH i o (2466:2466:2466) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE g\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (812:812:812) (894:894:894))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE botoes\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|resetar\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2500:2500:2500) (2838:2838:2838))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|resetar)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE botoes\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|ler_valor\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2504:2504:2504) (2844:2844:2844))
        (PORT datac (2333:2333:2333) (2649:2649:2649))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|ler_valor)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_lido\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (994:994:994) (1149:1149:1149))
        (PORT datad (622:622:622) (722:722:722))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_lido\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (634:634:634) (724:724:724))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_lido)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE botoes\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|constante\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2503:2503:2503) (2843:2843:2843))
        (PORT datab (2347:2347:2347) (2671:2671:2671))
        (PORT datad (2700:2700:2700) (3084:3084:3084))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|executar_operacao)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT asdata (281:281:281) (300:300:300))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|operacao_finalizada\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (437:437:437))
        (PORT datad (253:253:253) (317:317:317))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|operacao_finalizada)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2147:2147:2147) (2466:2466:2466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1423:1423:1423))
        (PORT asdata (2660:2660:2660) (2988:2988:2988))
        (PORT ena (1149:1149:1149) (1296:1296:1296))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|operacao\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1423:1423:1423))
        (PORT asdata (2584:2584:2584) (2917:2917:2917))
        (PORT ena (1149:1149:1149) (1296:1296:1296))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|operacao_atual\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2748:2748:2748) (3122:3122:3122))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1423:1423:1423))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1149:1149:1149) (1296:1296:1296))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1423:1423:1423))
        (PORT asdata (2691:2691:2691) (3038:3038:3038))
        (PORT ena (1149:1149:1149) (1296:1296:1296))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (132:132:132) (175:175:175))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (198:198:198))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|operacao\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (817:817:817) (956:956:956))
        (PORT datad (392:392:392) (445:445:445))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1389:1389:1389))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (420:420:420) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|operacao\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (190:190:190))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1389:1389:1389))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (420:420:420) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~38)
    (DELAY
      (ABSOLUTE
        (PORT datac (135:135:135) (181:181:181))
        (PORT datad (154:154:154) (197:197:197))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1206:1206:1206))
        (PORT asdata (1458:1458:1458) (1647:1647:1647))
        (PORT ena (1193:1193:1193) (1304:1304:1304))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1206:1206:1206))
        (PORT asdata (1090:1090:1090) (1229:1229:1229))
        (PORT ena (1193:1193:1193) (1304:1304:1304))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (255:255:255) (320:320:320))
        (PORT datac (154:154:154) (210:210:210))
        (PORT datad (576:576:576) (681:681:681))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (296:296:296))
        (PORT datac (572:572:572) (656:656:656))
        (PORT datad (561:561:561) (638:638:638))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|ler_escrever_brg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1190:1190:1190))
        (PORT datab (973:973:973) (1140:1140:1140))
        (PORT datac (966:966:966) (1142:1142:1142))
        (PORT datad (525:525:525) (627:627:627))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|ler_escrever_brg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1140:1140:1140))
        (PORT datab (2255:2255:2255) (2599:2599:2599))
        (PORT datad (841:841:841) (969:969:969))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|ler_escrever_brg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1392:1392:1392))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (838:838:838) (958:958:958))
        (PORT ena (2486:2486:2486) (2189:2189:2189))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[15\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (368:368:368) (444:444:444))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE acesso\|map_banco_regs\|saida\[15\]\~5clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (895:895:895) (1009:1009:1009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT asdata (2713:2713:2713) (3044:3044:3044))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|rb\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|rb\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (880:880:880) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (422:422:422))
        (PORT datab (1158:1158:1158) (1340:1340:1340))
        (PORT datac (774:774:774) (920:920:920))
        (PORT datad (725:725:725) (858:858:858))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT asdata (2755:2755:2755) (3097:3097:3097))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|ra\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT ena (880:880:880) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|seletor_brg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (857:857:857))
        (PORT datac (1382:1382:1382) (1591:1591:1591))
        (PORT datad (808:808:808) (928:928:928))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[15\]\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (PORT datab (167:167:167) (219:219:219))
        (PORT datad (202:202:202) (247:247:247))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|seletor_brg\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (853:853:853))
        (PORT datab (411:411:411) (462:462:462))
        (PORT datac (666:666:666) (782:782:782))
        (PORT datad (809:809:809) (963:963:963))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|seletor_brg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1274:1274:1274) (1463:1463:1463))
        (PORT ena (1019:1019:1019) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|operacao_atual\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2570:2570:2570) (2927:2927:2927))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|ra\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|ra\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (880:880:880) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT asdata (2588:2588:2588) (2915:2915:2915))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|rb\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT ena (880:880:880) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|seletor_brg\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (457:457:457))
        (PORT datab (599:599:599) (701:701:701))
        (PORT datad (1372:1372:1372) (1573:1573:1573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|seletor_brg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2887:2887:2887) (3260:3260:3260))
        (PORT sload (938:938:938) (1066:1066:1066))
        (PORT ena (1016:1016:1016) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|a_ula\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (420:420:420))
        (PORT datab (739:739:739) (857:857:857))
        (PORT datac (1209:1209:1209) (1418:1418:1418))
        (PORT datad (380:380:380) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1212:1212:1212))
        (PORT asdata (513:513:513) (560:560:560))
        (PORT ena (1091:1091:1091) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (421:421:421))
        (PORT datab (170:170:170) (228:228:228))
        (PORT datac (237:237:237) (308:308:308))
        (PORT datad (242:242:242) (298:298:298))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT asdata (2514:2514:2514) (2829:2829:2829))
        (PORT ena (811:811:811) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|constante\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (286:286:286))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|constante\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (469:469:469))
        (PORT datac (817:817:817) (956:956:956))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|constante\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (771:771:771) (840:840:840))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (167:167:167) (220:220:220))
        (PORT datac (140:140:140) (187:187:187))
        (PORT datad (961:961:961) (1113:1113:1113))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (629:629:629))
        (PORT datac (1146:1146:1146) (1312:1312:1312))
        (PORT datad (471:471:471) (540:540:540))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (282:282:282))
        (PORT datac (752:752:752) (868:868:868))
        (PORT datad (740:740:740) (870:870:870))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (927:927:927))
        (PORT datab (1082:1082:1082) (1249:1249:1249))
        (PORT datac (866:866:866) (1003:1003:1003))
        (PORT datad (317:317:317) (361:361:361))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1037:1037:1037) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (466:466:466) (536:536:536))
        (PORT datad (360:360:360) (428:428:428))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (731:731:731) (847:847:847))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (437:437:437))
        (PORT datab (202:202:202) (245:245:245))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT asdata (2676:2676:2676) (3029:3029:3029))
        (PORT ena (806:806:806) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|constante\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT ena (771:771:771) (840:840:840))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT asdata (2612:2612:2612) (2948:2948:2948))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|ra\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT ena (880:880:880) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|operacao_atual\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2551:2551:2551) (2898:2898:2898))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|rb\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|rb\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (880:880:880) (958:958:958))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|seletor_brg\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (1038:1038:1038))
        (PORT datab (753:753:753) (878:878:878))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|seletor_brg\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2396:2396:2396) (2722:2722:2722))
        (PORT datab (479:479:479) (563:563:563))
        (PORT datac (2326:2326:2326) (2639:2639:2639))
        (PORT datad (639:639:639) (744:744:744))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|seletor_brg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1020:1020:1020) (1122:1122:1122))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (289:289:289))
        (PORT datac (408:408:408) (496:496:496))
        (PORT datad (396:396:396) (482:482:482))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (370:370:370) (445:445:445))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[0\]\~1clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1005:1005:1005) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (858:858:858) (995:995:995))
        (PORT datad (1060:1060:1060) (1090:1090:1090))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[7\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (401:401:401) (419:419:419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[7\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (292:292:292))
        (PORT datab (473:473:473) (562:562:562))
        (PORT datad (154:154:154) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|operacao_atual\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2394:2394:2394) (2718:2718:2718))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|constante\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (271:271:271))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|constante\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (771:771:771) (840:840:840))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (755:755:755) (878:878:878))
        (PORT datac (1163:1163:1163) (1318:1318:1318))
        (PORT datad (471:471:471) (539:539:539))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1024:1024:1024) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (831:831:831))
        (PORT datab (714:714:714) (843:843:843))
        (PORT datad (576:576:576) (682:682:682))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (324:324:324))
        (PORT datab (172:172:172) (232:232:232))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1212:1212:1212))
        (PORT asdata (504:504:504) (545:545:545))
        (PORT ena (1091:1091:1091) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (1039:1039:1039))
        (PORT datab (537:537:537) (633:633:633))
        (PORT datac (1140:1140:1140) (1328:1328:1328))
        (PORT datad (519:519:519) (612:612:612))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (646:646:646))
        (PORT datab (528:528:528) (622:622:622))
        (PORT datac (1146:1146:1146) (1334:1334:1334))
        (PORT datad (671:671:671) (783:783:783))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|operacao_atual\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2628:2628:2628) (2992:2992:2992))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|constante\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|constante\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (771:771:771) (840:840:840))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (507:507:507))
        (PORT datac (406:406:406) (495:495:495))
        (PORT datad (338:338:338) (405:405:405))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (950:950:950))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (1060:1060:1060) (1090:1090:1090))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[6\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (403:403:403) (423:423:423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT asdata (2768:2768:2768) (3143:3143:3143))
        (PORT ena (806:806:806) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|constante\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT ena (771:771:771) (840:840:840))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (557:557:557))
        (PORT datac (640:640:640) (757:757:757))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1212:1212:1212))
        (PORT asdata (645:645:645) (707:707:707))
        (PORT ena (1091:1091:1091) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1212:1212:1212))
        (PORT asdata (526:526:526) (576:576:576))
        (PORT ena (1091:1091:1091) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (466:466:466) (536:536:536))
        (PORT datad (617:617:617) (709:709:709))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (441:441:441))
        (PORT datab (277:277:277) (322:322:322))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (351:351:351))
        (PORT datab (356:356:356) (438:438:438))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1442:1442:1442))
        (PORT datab (399:399:399) (480:480:480))
        (PORT datac (524:524:524) (629:629:629))
        (PORT datad (651:651:651) (755:755:755))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (448:448:448))
        (PORT datab (380:380:380) (458:458:458))
        (PORT datac (365:365:365) (444:444:444))
        (PORT datad (522:522:522) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (459:459:459))
        (PORT datab (542:542:542) (644:644:644))
        (PORT datac (364:364:364) (443:443:443))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[2\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (875:875:875))
        (PORT datac (183:183:183) (217:217:217))
        (PORT datad (334:334:334) (389:389:389))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[2\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (634:634:634))
        (PORT datab (543:543:543) (650:650:650))
        (PORT datac (1094:1094:1094) (1284:1284:1284))
        (PORT datad (343:343:343) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (936:936:936))
        (PORT datab (2074:2074:2074) (2388:2388:2388))
        (PORT datac (775:775:775) (922:922:922))
        (PORT datad (313:313:313) (355:355:355))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1197:1197:1197))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (PORT datad (514:514:514) (607:607:607))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[14\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (784:784:784) (917:917:917))
        (PORT datac (931:931:931) (1095:1095:1095))
        (PORT datad (516:516:516) (609:609:609))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[14\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (598:598:598))
        (PORT datab (1496:1496:1496) (1758:1758:1758))
        (PORT datad (725:725:725) (858:858:858))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (705:705:705))
        (PORT datac (483:483:483) (586:586:586))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|wren_ram\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (933:933:933))
        (PORT datab (962:962:962) (1117:1117:1117))
        (PORT datac (1161:1161:1161) (1341:1341:1341))
        (PORT datad (195:195:195) (228:228:228))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|wren_ram\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1496:1496:1496))
        (PORT datab (1416:1416:1416) (1612:1612:1612))
        (PORT datad (724:724:724) (846:846:846))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|wren_ram)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|addr_ram\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (620:620:620))
        (PORT datab (284:284:284) (324:324:324))
        (PORT datac (850:850:850) (998:998:998))
        (PORT datad (923:923:923) (1071:1071:1071))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT asdata (496:496:496) (547:547:547))
        (PORT ena (983:983:983) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|decode3\|w_anode900w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (521:521:521))
        (PORT datab (207:207:207) (283:283:283))
        (PORT datac (155:155:155) (210:210:210))
        (PORT datad (188:188:188) (247:247:247))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|rden_decode\|w_anode995w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (335:335:335))
        (PORT datad (180:180:180) (237:237:237))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (533:533:533))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (440:440:440))
        (PORT datab (272:272:272) (343:343:343))
        (PORT datac (918:918:918) (1061:1061:1061))
        (PORT datad (470:470:470) (563:563:563))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1020:1020:1020))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT asdata (286:286:286) (308:308:308))
        (PORT ena (1121:1121:1121) (1243:1243:1243))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT asdata (284:284:284) (305:305:305))
        (PORT ena (1121:1121:1121) (1243:1243:1243))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|addr_ram\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (434:434:434) (486:486:486))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1083:1083:1083) (1200:1200:1200))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT asdata (368:368:368) (402:402:402))
        (PORT ena (983:983:983) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1211:1211:1211))
        (PORT asdata (838:838:838) (932:932:932))
        (PORT ena (1059:1059:1059) (1171:1171:1171))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[7\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (557:557:557))
        (PORT datad (240:240:240) (295:295:295))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[4\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (919:919:919))
        (PORT datab (579:579:579) (673:673:673))
        (PORT datac (1539:1539:1539) (1758:1758:1758))
        (PORT datad (829:829:829) (944:944:944))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[4\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (418:418:418))
        (PORT datab (173:173:173) (233:233:233))
        (PORT datac (231:231:231) (300:300:300))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[4\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1355:1355:1355))
        (PORT datab (927:927:927) (1070:1070:1070))
        (PORT datac (822:822:822) (962:962:962))
        (PORT datad (793:793:793) (899:899:899))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (621:621:621))
        (PORT datab (941:941:941) (1096:1096:1096))
        (PORT datac (304:304:304) (345:345:345))
        (PORT datad (2113:2113:2113) (2422:2422:2422))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1050:1050:1050) (1169:1169:1169))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (588:588:588) (676:676:676))
        (PORT datac (454:454:454) (538:538:538))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1110:1110:1110))
        (PORT datab (1067:1067:1067) (1229:1229:1229))
        (PORT datac (180:180:180) (214:214:214))
        (PORT datad (2083:2083:2083) (2371:2371:2371))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1098:1098:1098) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[9\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (191:191:191))
        (PORT datab (788:788:788) (908:908:908))
        (PORT datac (1271:1271:1271) (1465:1465:1465))
        (PORT datad (820:820:820) (954:954:954))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (549:549:549))
        (PORT datac (358:358:358) (432:432:432))
        (PORT datad (550:550:550) (652:652:652))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (814:814:814) (950:950:950))
        (PORT datac (1012:1012:1012) (1048:1048:1048))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[2\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (809:809:809) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT asdata (332:332:332) (385:385:385))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (473:473:473) (543:543:543))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (906:906:906) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT asdata (521:521:521) (568:568:568))
        (PORT ena (1121:1121:1121) (1243:1243:1243))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[6\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (768:768:768))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (465:465:465) (535:535:535))
        (PORT datad (693:693:693) (780:780:780))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (334:334:334))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1020:1020:1020))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (899:899:899))
        (PORT datab (547:547:547) (648:648:648))
        (PORT datac (2193:2193:2193) (2512:2512:2512))
        (PORT datad (345:345:345) (400:400:400))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1081:1081:1081) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (472:472:472) (543:543:543))
        (PORT datac (296:296:296) (353:353:353))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (740:740:740) (817:817:817))
        (PORT ena (1051:1051:1051) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (579:579:579))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (580:580:580))
        (PORT datab (516:516:516) (606:606:606))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (580:580:580))
        (PORT datac (349:349:349) (404:404:404))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (558:558:558))
        (PORT datad (339:339:339) (399:399:399))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (348:348:348))
        (PORT datab (614:614:614) (733:733:733))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (452:452:452))
        (PORT datab (289:289:289) (341:341:341))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (345:345:345))
        (PORT datab (382:382:382) (470:470:470))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (730:730:730))
        (PORT datab (338:338:338) (395:395:395))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (616:616:616))
        (PORT datab (336:336:336) (397:397:397))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[7\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (505:505:505))
        (PORT datab (495:495:495) (593:593:593))
        (PORT datac (529:529:529) (630:630:630))
        (PORT datad (407:407:407) (497:497:497))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (334:334:334))
        (PORT datab (258:258:258) (323:323:323))
        (PORT datac (2079:2079:2079) (2382:2382:2382))
        (PORT datad (702:702:702) (794:794:794))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1083:1083:1083) (1196:1196:1196))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[12\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (597:597:597) (698:698:698))
        (PORT datac (156:156:156) (211:211:211))
        (PORT datad (994:994:994) (1161:1161:1161))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (862:862:862))
        (PORT datab (784:784:784) (929:929:929))
        (PORT datac (2207:2207:2207) (2534:2534:2534))
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1047:1047:1047) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (707:707:707))
        (PORT datab (504:504:504) (619:619:619))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (710:710:710))
        (PORT datab (399:399:399) (454:454:454))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (741:741:741))
        (PORT datab (448:448:448) (517:517:517))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[11\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (506:506:506))
        (PORT datab (495:495:495) (593:593:593))
        (PORT datac (528:528:528) (629:629:629))
        (PORT datad (409:409:409) (500:500:500))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (436:436:436))
        (PORT datad (364:364:364) (434:434:434))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (176:176:176) (233:233:233))
        (PORT datac (213:213:213) (264:264:264))
        (PORT datad (470:470:470) (551:551:551))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (620:620:620))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (304:304:304) (347:347:347))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (381:381:381))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (353:353:353) (418:418:418))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (214:214:214))
        (PORT datab (171:171:171) (229:229:229))
        (PORT datac (539:539:539) (638:638:638))
        (PORT datad (467:467:467) (546:546:546))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (482:482:482))
        (PORT datac (322:322:322) (381:381:381))
        (PORT datad (325:325:325) (376:376:376))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (404:404:404) (489:489:489))
        (PORT datad (394:394:394) (475:475:475))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[11\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (611:611:611))
        (PORT datab (527:527:527) (625:625:625))
        (PORT datac (342:342:342) (398:398:398))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[11\]\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (606:606:606))
        (PORT datab (516:516:516) (610:610:610))
        (PORT datac (153:153:153) (209:209:209))
        (PORT datad (502:502:502) (587:587:587))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[11\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (618:618:618))
        (PORT datac (523:523:523) (626:626:626))
        (PORT datad (331:331:331) (382:382:382))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (410:410:410))
        (PORT datab (377:377:377) (457:457:457))
        (PORT datac (492:492:492) (575:575:575))
        (PORT datad (509:509:509) (595:595:595))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (434:434:434))
        (PORT datab (237:237:237) (296:296:296))
        (PORT datac (374:374:374) (445:445:445))
        (PORT datad (506:506:506) (590:590:590))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (215:215:215))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (504:504:504) (596:596:596))
        (PORT datad (316:316:316) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[11\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (363:363:363) (436:436:436))
        (PORT datac (107:107:107) (131:131:131))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[11\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (420:420:420))
        (PORT datab (528:528:528) (607:607:607))
        (PORT datac (468:468:468) (541:541:541))
        (PORT datad (476:476:476) (549:549:549))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[11\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1118:1118:1118))
        (PORT datab (766:766:766) (899:899:899))
        (PORT datac (836:836:836) (956:956:956))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[11\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (194:194:194))
        (PORT datab (614:614:614) (738:738:738))
        (PORT datac (1227:1227:1227) (1424:1424:1424))
        (PORT datad (772:772:772) (887:887:887))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[11\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1187:1187:1187))
        (PORT datab (271:271:271) (313:313:313))
        (PORT datac (772:772:772) (902:902:902))
        (PORT datad (1390:1390:1390) (1562:1562:1562))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[11\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (1006:1006:1006))
        (PORT datac (1450:1450:1450) (1640:1640:1640))
        (PORT datad (385:385:385) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE acesso\|map_ula\|s\[15\]\~182clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (979:979:979) (1078:1078:1078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[11\])
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (333:333:333))
        (PORT datac (1040:1040:1040) (1073:1073:1073))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (131:131:131))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (946:946:946) (1042:1042:1042))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|addr_ram\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (396:396:396))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1113:1113:1113) (1235:1235:1235))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|addr_ram\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (343:343:343))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1051:1051:1051) (1184:1184:1184))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|addr_ram\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (304:304:304))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1083:1083:1083) (1200:1200:1200))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|addr_ram\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (174:174:174) (201:201:201))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1054:1054:1054) (1180:1180:1180))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|addr_ram\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (363:363:363) (429:429:429))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1113:1113:1113) (1235:1235:1235))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1367:1367:1367))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1712:1712:1712))
        (PORT d[1] (1363:1363:1363) (1618:1618:1618))
        (PORT d[2] (1036:1036:1036) (1201:1201:1201))
        (PORT d[3] (1139:1139:1139) (1345:1345:1345))
        (PORT d[4] (1272:1272:1272) (1512:1512:1512))
        (PORT d[5] (1587:1587:1587) (1885:1885:1885))
        (PORT d[6] (1288:1288:1288) (1503:1503:1503))
        (PORT d[7] (1355:1355:1355) (1609:1609:1609))
        (PORT d[8] (1181:1181:1181) (1374:1374:1374))
        (PORT d[9] (714:714:714) (836:836:836))
        (PORT d[10] (1058:1058:1058) (1232:1232:1232))
        (PORT d[11] (896:896:896) (1055:1055:1055))
        (PORT d[12] (1294:1294:1294) (1530:1530:1530))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (1016:1016:1016))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT d[0] (1223:1223:1223) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|decode3\|w_anode890w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (525:525:525))
        (PORT datab (200:200:200) (274:274:274))
        (PORT datac (157:157:157) (213:213:213))
        (PORT datad (184:184:184) (239:239:239))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|rden_decode\|w_anode984w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (325:325:325))
        (PORT datab (209:209:209) (285:285:285))
        (PORT datad (190:190:190) (249:249:249))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1357:1357:1357))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1850:1850:1850))
        (PORT d[1] (1366:1366:1366) (1624:1624:1624))
        (PORT d[2] (1042:1042:1042) (1207:1207:1207))
        (PORT d[3] (1061:1061:1061) (1248:1248:1248))
        (PORT d[4] (1265:1265:1265) (1504:1504:1504))
        (PORT d[5] (1412:1412:1412) (1683:1683:1683))
        (PORT d[6] (1148:1148:1148) (1337:1337:1337))
        (PORT d[7] (1355:1355:1355) (1613:1613:1613))
        (PORT d[8] (1193:1193:1193) (1386:1386:1386))
        (PORT d[9] (720:720:720) (843:843:843))
        (PORT d[10] (1234:1234:1234) (1435:1435:1435))
        (PORT d[11] (906:906:906) (1064:1064:1064))
        (PORT d[12] (1115:1115:1115) (1325:1325:1325))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1321:1321:1321))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT d[0] (1502:1502:1502) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[11\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (1018:1018:1018))
        (PORT datab (871:871:871) (1026:1026:1026))
        (PORT datac (343:343:343) (387:387:387))
        (PORT datad (500:500:500) (568:568:568))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|decode3\|w_anode823w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (524:524:524))
        (PORT datab (199:199:199) (268:268:268))
        (PORT datac (157:157:157) (212:212:212))
        (PORT datad (186:186:186) (247:247:247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|rden_decode\|w_anode911w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (333:333:333))
        (PORT datad (182:182:182) (242:242:242))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2368:2368:2368))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2446:2446:2446))
        (PORT d[1] (1711:1711:1711) (2010:2010:2010))
        (PORT d[2] (1627:1627:1627) (1884:1884:1884))
        (PORT d[3] (1379:1379:1379) (1627:1627:1627))
        (PORT d[4] (1737:1737:1737) (2070:2070:2070))
        (PORT d[5] (1613:1613:1613) (1918:1918:1918))
        (PORT d[6] (1561:1561:1561) (1821:1821:1821))
        (PORT d[7] (1439:1439:1439) (1712:1712:1712))
        (PORT d[8] (1407:1407:1407) (1643:1643:1643))
        (PORT d[9] (1365:1365:1365) (1574:1574:1574))
        (PORT d[10] (1045:1045:1045) (1219:1219:1219))
        (PORT d[11] (1379:1379:1379) (1606:1606:1606))
        (PORT d[12] (1199:1199:1199) (1434:1434:1434))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1336:1336:1336))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (1267:1267:1267) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|decode3\|w_anode840w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (334:334:334))
        (PORT datab (622:622:622) (734:734:734))
        (PORT datac (732:732:732) (839:839:839))
        (PORT datad (181:181:181) (237:237:237))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|rden_decode\|w_anode929w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (336:336:336))
        (PORT datab (193:193:193) (266:266:266))
        (PORT datad (179:179:179) (236:236:236))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2507:2507:2507))
        (PORT clk (1365:1365:1365) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2442:2442:2442))
        (PORT d[1] (1662:1662:1662) (1953:1953:1953))
        (PORT d[2] (1529:1529:1529) (1809:1809:1809))
        (PORT d[3] (1599:1599:1599) (1904:1904:1904))
        (PORT d[4] (1740:1740:1740) (2083:2083:2083))
        (PORT d[5] (1756:1756:1756) (2080:2080:2080))
        (PORT d[6] (1529:1529:1529) (1778:1778:1778))
        (PORT d[7] (1447:1447:1447) (1722:1722:1722))
        (PORT d[8] (1569:1569:1569) (1824:1824:1824))
        (PORT d[9] (1205:1205:1205) (1391:1391:1391))
        (PORT d[10] (1073:1073:1073) (1253:1253:1253))
        (PORT d[11] (1384:1384:1384) (1612:1612:1612))
        (PORT d[12] (1298:1298:1298) (1557:1557:1557))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1670:1670:1670))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1389:1389:1389))
        (PORT d[0] (1621:1621:1621) (1776:1776:1776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (844:844:844))
        (PORT datab (536:536:536) (637:637:637))
        (PORT datac (778:778:778) (889:889:889))
        (PORT datad (862:862:862) (988:988:988))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|decode3\|w_anode860w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (525:525:525))
        (PORT datab (198:198:198) (272:272:272))
        (PORT datac (157:157:157) (213:213:213))
        (PORT datad (183:183:183) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|rden_decode\|w_anode951w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (330:330:330))
        (PORT datab (203:203:203) (277:277:277))
        (PORT datad (185:185:185) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (2232:2232:2232))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2279:2279:2279))
        (PORT d[1] (1859:1859:1859) (2196:2196:2196))
        (PORT d[2] (1343:1343:1343) (1586:1586:1586))
        (PORT d[3] (1399:1399:1399) (1651:1651:1651))
        (PORT d[4] (1537:1537:1537) (1808:1808:1808))
        (PORT d[5] (1178:1178:1178) (1410:1410:1410))
        (PORT d[6] (1767:1767:1767) (2058:2058:2058))
        (PORT d[7] (1447:1447:1447) (1719:1719:1719))
        (PORT d[8] (1887:1887:1887) (2189:2189:2189))
        (PORT d[9] (2491:2491:2491) (2881:2881:2881))
        (PORT d[10] (1599:1599:1599) (1861:1861:1861))
        (PORT d[11] (2335:2335:2335) (2690:2690:2690))
        (PORT d[12] (982:982:982) (1169:1169:1169))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1366:1366:1366))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (1704:1704:1704) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|decode3\|w_anode850w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (519:519:519))
        (PORT datab (210:210:210) (286:286:286))
        (PORT datac (154:154:154) (209:209:209))
        (PORT datad (191:191:191) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|rden_decode\|w_anode940w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (208:208:208) (284:284:284))
        (PORT datad (189:189:189) (247:247:247))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (2351:2351:2351))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2406:2406:2406))
        (PORT d[1] (1658:1658:1658) (1944:1944:1944))
        (PORT d[2] (1449:1449:1449) (1680:1680:1680))
        (PORT d[3] (1394:1394:1394) (1651:1651:1651))
        (PORT d[4] (1576:1576:1576) (1886:1886:1886))
        (PORT d[5] (1677:1677:1677) (2004:2004:2004))
        (PORT d[6] (1154:1154:1154) (1335:1335:1335))
        (PORT d[7] (1430:1430:1430) (1705:1705:1705))
        (PORT d[8] (1219:1219:1219) (1426:1426:1426))
        (PORT d[9] (1065:1065:1065) (1238:1238:1238))
        (PORT d[10] (874:874:874) (1025:1025:1025))
        (PORT d[11] (1383:1383:1383) (1606:1606:1606))
        (PORT d[12] (1377:1377:1377) (1638:1638:1638))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1771:1771:1771))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT d[0] (1781:1781:1781) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[11\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (841:841:841))
        (PORT datab (537:537:537) (637:637:637))
        (PORT datac (888:888:888) (1033:1033:1033))
        (PORT datad (814:814:814) (928:928:928))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[11\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (895:895:895))
        (PORT datac (89:89:89) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|decode3\|w_anode870w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (519:519:519))
        (PORT datab (211:211:211) (286:286:286))
        (PORT datac (154:154:154) (209:209:209))
        (PORT datad (192:192:192) (250:250:250))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|rden_decode\|w_anode962w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (329:329:329))
        (PORT datab (206:206:206) (281:281:281))
        (PORT datad (187:187:187) (245:245:245))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1806:1806:1806))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (2080:2080:2080))
        (PORT d[1] (1591:1591:1591) (1886:1886:1886))
        (PORT d[2] (1001:1001:1001) (1199:1199:1199))
        (PORT d[3] (1319:1319:1319) (1554:1554:1554))
        (PORT d[4] (1042:1042:1042) (1249:1249:1249))
        (PORT d[5] (1163:1163:1163) (1382:1382:1382))
        (PORT d[6] (2356:2356:2356) (2713:2713:2713))
        (PORT d[7] (1611:1611:1611) (1904:1904:1904))
        (PORT d[8] (2261:2261:2261) (2592:2592:2592))
        (PORT d[9] (3104:3104:3104) (3610:3610:3610))
        (PORT d[10] (2184:2184:2184) (2552:2552:2552))
        (PORT d[11] (2768:2768:2768) (3198:3198:3198))
        (PORT d[12] (1393:1393:1393) (1660:1660:1660))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1348:1348:1348))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (PORT d[0] (1539:1539:1539) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|decode3\|w_anode880w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (520:520:520))
        (PORT datab (208:208:208) (284:284:284))
        (PORT datac (155:155:155) (209:209:209))
        (PORT datad (190:190:190) (248:248:248))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|rden_decode\|w_anode973w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (328:328:328))
        (PORT datab (206:206:206) (282:282:282))
        (PORT datad (188:188:188) (246:246:246))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1560:1560:1560))
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1719:1719:1719))
        (PORT d[1] (1400:1400:1400) (1668:1668:1668))
        (PORT d[2] (1298:1298:1298) (1525:1525:1525))
        (PORT d[3] (1314:1314:1314) (1536:1536:1536))
        (PORT d[4] (1092:1092:1092) (1313:1313:1313))
        (PORT d[5] (1206:1206:1206) (1432:1432:1432))
        (PORT d[6] (2032:2032:2032) (2341:2341:2341))
        (PORT d[7] (1279:1279:1279) (1523:1523:1523))
        (PORT d[8] (2079:2079:2079) (2396:2396:2396))
        (PORT d[9] (2921:2921:2921) (3403:3403:3403))
        (PORT d[10] (1871:1871:1871) (2200:2200:2200))
        (PORT d[11] (2588:2588:2588) (2995:2995:2995))
        (PORT d[12] (1199:1199:1199) (1435:1435:1435))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1704:1704:1704))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (PORT d[0] (1932:1932:1932) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (834:834:834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (820:820:820) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (820:820:820) (835:835:835))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (820:820:820) (835:835:835))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1507:1507:1507))
        (PORT datab (920:920:920) (1100:1100:1100))
        (PORT datac (335:335:335) (376:376:376))
        (PORT datad (525:525:525) (596:596:596))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[11\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (895:895:895))
        (PORT datab (700:700:700) (792:792:792))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (810:810:810) (934:934:934))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (158:158:158))
        (PORT datab (976:976:976) (1138:1138:1138))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (233:233:233) (298:298:298))
        (PORT datac (574:574:574) (658:658:658))
        (PORT datad (330:330:330) (379:379:379))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (926:926:926) (1070:1070:1070))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (3092:3092:3092) (3501:3501:3501))
        (PORT sload (938:938:938) (1070:1070:1070))
        (PORT ena (956:956:956) (1046:1046:1046))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (304:304:304))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (1050:1050:1050) (1087:1087:1087))
        (PORT datad (1808:1808:1808) (2083:2083:2083))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (548:548:548))
        (PORT datac (357:357:357) (431:431:431))
        (PORT datad (551:551:551) (653:653:653))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (687:687:687) (796:796:796))
        (PORT datac (165:165:165) (195:195:195))
        (PORT datad (1042:1042:1042) (1071:1071:1071))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[3\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1012:1012:1012) (1140:1140:1140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (1090:1090:1090) (1139:1139:1139))
        (PORT datac (2633:2633:2633) (3041:3041:3041))
        (PORT datad (468:468:468) (548:548:548))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (453:453:453))
        (PORT datac (421:421:421) (523:523:523))
        (PORT datad (553:553:553) (656:656:656))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (866:866:866) (1004:1004:1004))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (1009:1009:1009) (1038:1038:1038))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[1\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (956:956:956) (1066:1066:1066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1145:1145:1145))
        (PORT datab (228:228:228) (287:287:287))
        (PORT datac (2511:2511:2511) (2892:2892:2892))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[11\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (648:648:648))
        (PORT datab (680:680:680) (793:793:793))
        (PORT datac (334:334:334) (381:381:381))
        (PORT datad (329:329:329) (378:378:378))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (600:600:600))
        (PORT datac (672:672:672) (791:791:791))
        (PORT datad (555:555:555) (658:658:658))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datac (717:717:717) (808:808:808))
        (PORT datad (1048:1048:1048) (1077:1077:1077))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[5\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (968:968:968) (1078:1078:1078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2357:2357:2357) (2720:2720:2720))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (218:218:218) (275:275:275))
        (PORT datad (1049:1049:1049) (1076:1076:1076))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[11\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (650:650:650))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (2046:2046:2046))
        (PORT datab (1085:1085:1085) (1134:1134:1134))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (217:217:217) (267:267:267))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (145:145:145))
        (PORT datab (2154:2154:2154) (2493:2493:2493))
        (PORT datac (1044:1044:1044) (1079:1079:1079))
        (PORT datad (212:212:212) (262:262:262))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (454:454:454))
        (PORT datac (421:421:421) (524:524:524))
        (PORT datad (553:553:553) (655:655:655))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (814:814:814) (945:945:945))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (1015:1015:1015) (1047:1047:1047))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[4\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (894:894:894) (969:969:969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1111:1111:1111))
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (2268:2268:2268) (2629:2629:2629))
        (PORT datad (361:361:361) (430:430:430))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (645:645:645))
        (PORT datac (691:691:691) (822:822:822))
        (PORT datad (813:813:813) (944:944:944))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (519:519:519))
        (PORT datac (1058:1058:1058) (1094:1094:1094))
        (PORT datad (102:102:102) (118:118:118))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE acesso\|map_banco_regs\|registrador_escolhido\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1160:1160:1160) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2520:2520:2520) (2915:2915:2915))
        (PORT datab (315:315:315) (378:378:378))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (1065:1065:1065) (1100:1100:1100))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[11\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (651:651:651))
        (PORT datab (682:682:682) (795:795:795))
        (PORT datac (331:331:331) (378:378:378))
        (PORT datad (171:171:171) (195:195:195))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[11\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (406:406:406))
        (PORT datab (684:684:684) (800:800:800))
        (PORT datac (289:289:289) (324:324:324))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[11\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (800:800:800) (964:964:964))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[11\])
    (DELAY
      (ABSOLUTE
        (PORT datab (122:122:122) (153:153:153))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1039:1039:1039) (1069:1069:1069))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT asdata (938:938:938) (1033:1033:1033))
        (PORT ena (1062:1062:1062) (1177:1177:1177))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[12\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (504:504:504))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (213:213:213) (267:267:267))
        (PORT datad (769:769:769) (884:884:884))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datac (519:519:519) (615:615:615))
        (PORT datad (243:243:243) (302:302:302))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (209:209:209))
        (PORT datac (387:387:387) (468:468:468))
        (PORT datad (166:166:166) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (655:655:655))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (291:291:291))
        (PORT datab (217:217:217) (279:279:279))
        (PORT datad (384:384:384) (461:461:461))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (460:460:460))
        (PORT datac (379:379:379) (453:453:453))
        (PORT datad (520:520:520) (607:607:607))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (327:327:327))
        (PORT datac (518:518:518) (614:614:614))
        (PORT datad (386:386:386) (463:463:463))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[12\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (745:745:745))
        (PORT datab (460:460:460) (526:526:526))
        (PORT datac (449:449:449) (514:514:514))
        (PORT datad (456:456:456) (517:517:517))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (496:496:496))
        (PORT datab (353:353:353) (425:425:425))
        (PORT datac (376:376:376) (447:447:447))
        (PORT datad (520:520:520) (609:609:609))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (496:496:496))
        (PORT datab (391:391:391) (469:469:469))
        (PORT datac (482:482:482) (560:560:560))
        (PORT datad (488:488:488) (569:569:569))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (494:494:494))
        (PORT datab (388:388:388) (466:466:466))
        (PORT datac (541:541:541) (651:651:651))
        (PORT datad (502:502:502) (589:589:589))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (652:652:652))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[12\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (537:537:537))
        (PORT datab (295:295:295) (338:338:338))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (593:593:593) (675:675:675))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[12\]\~179)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (595:595:595))
        (PORT datac (626:626:626) (735:735:735))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (290:290:290))
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (409:409:409) (495:495:495))
        (PORT datad (399:399:399) (481:481:481))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (635:635:635))
        (PORT datab (407:407:407) (492:492:492))
        (PORT datac (381:381:381) (467:467:467))
        (PORT datad (503:503:503) (584:584:584))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (322:322:322))
        (PORT datac (323:323:323) (379:379:379))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[12\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (723:723:723))
        (PORT datab (583:583:583) (671:671:671))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (434:434:434) (493:493:493))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[12\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (724:724:724))
        (PORT datab (600:600:600) (700:700:700))
        (PORT datac (875:875:875) (1001:1001:1001))
        (PORT datad (995:995:995) (1163:1163:1163))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[12\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1465:1465:1465))
        (PORT datab (281:281:281) (332:332:332))
        (PORT datac (600:600:600) (698:698:698))
        (PORT datad (1194:1194:1194) (1409:1409:1409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (341:341:341))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (741:741:741))
        (PORT datab (797:797:797) (916:916:916))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[12\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (357:357:357))
        (PORT datac (709:709:709) (806:806:806))
        (PORT datad (1549:1549:1549) (1743:1743:1743))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (348:348:348))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (1054:1054:1054) (1084:1084:1084))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT asdata (643:643:643) (710:710:710))
        (PORT ena (906:906:906) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1170:1170:1170))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (774:774:774) (900:900:900))
        (PORT d[1] (1622:1622:1622) (1924:1924:1924))
        (PORT d[2] (1404:1404:1404) (1674:1674:1674))
        (PORT d[3] (1220:1220:1220) (1460:1460:1460))
        (PORT d[4] (1693:1693:1693) (2025:2025:2025))
        (PORT d[5] (886:886:886) (1034:1034:1034))
        (PORT d[6] (809:809:809) (943:943:943))
        (PORT d[7] (1299:1299:1299) (1535:1535:1535))
        (PORT d[8] (890:890:890) (1039:1039:1039))
        (PORT d[9] (1331:1331:1331) (1526:1526:1526))
        (PORT d[10] (1006:1006:1006) (1166:1166:1166))
        (PORT d[11] (1136:1136:1136) (1307:1307:1307))
        (PORT d[12] (1544:1544:1544) (1840:1840:1840))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1569:1569:1569))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT d[0] (1637:1637:1637) (1805:1805:1805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1173:1173:1173))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (751:751:751) (872:872:872))
        (PORT d[1] (1402:1402:1402) (1674:1674:1674))
        (PORT d[2] (1201:1201:1201) (1439:1439:1439))
        (PORT d[3] (1191:1191:1191) (1424:1424:1424))
        (PORT d[4] (1510:1510:1510) (1799:1799:1799))
        (PORT d[5] (894:894:894) (1043:1043:1043))
        (PORT d[6] (803:803:803) (940:940:940))
        (PORT d[7] (1323:1323:1323) (1565:1565:1565))
        (PORT d[8] (878:878:878) (1024:1024:1024))
        (PORT d[9] (1296:1296:1296) (1485:1485:1485))
        (PORT d[10] (1191:1191:1191) (1376:1376:1376))
        (PORT d[11] (1321:1321:1321) (1515:1515:1515))
        (PORT d[12] (1730:1730:1730) (2050:2050:2050))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1448:1448:1448))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT d[0] (1641:1641:1641) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[12\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (1113:1113:1113))
        (PORT datab (926:926:926) (1070:1070:1070))
        (PORT datac (365:365:365) (426:426:426))
        (PORT datad (187:187:187) (219:219:219))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (837:837:837) (961:961:961))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (564:564:564) (656:656:656))
        (PORT d[1] (516:516:516) (605:605:605))
        (PORT d[2] (1395:1395:1395) (1658:1658:1658))
        (PORT d[3] (1199:1199:1199) (1431:1431:1431))
        (PORT d[4] (1692:1692:1692) (2010:2010:2010))
        (PORT d[5] (714:714:714) (836:836:836))
        (PORT d[6] (633:633:633) (748:748:748))
        (PORT d[7] (1267:1267:1267) (1509:1509:1509))
        (PORT d[8] (837:837:837) (969:969:969))
        (PORT d[9] (1315:1315:1315) (1507:1507:1507))
        (PORT d[10] (1361:1361:1361) (1572:1572:1572))
        (PORT d[11] (1534:1534:1534) (1769:1769:1769))
        (PORT d[12] (557:557:557) (651:651:651))
        (PORT clk (1385:1385:1385) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1245:1245:1245))
        (PORT clk (1385:1385:1385) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1410:1410:1410))
        (PORT d[0] (1390:1390:1390) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (969:969:969))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (746:746:746) (869:869:869))
        (PORT d[1] (1450:1450:1450) (1733:1733:1733))
        (PORT d[2] (1365:1365:1365) (1622:1622:1622))
        (PORT d[3] (1174:1174:1174) (1401:1401:1401))
        (PORT d[4] (1528:1528:1528) (1828:1828:1828))
        (PORT d[5] (873:873:873) (1015:1015:1015))
        (PORT d[6] (794:794:794) (928:928:928))
        (PORT d[7] (944:944:944) (1131:1131:1131))
        (PORT d[8] (847:847:847) (983:983:983))
        (PORT d[9] (1323:1323:1323) (1513:1513:1513))
        (PORT d[10] (1199:1199:1199) (1385:1385:1385))
        (PORT d[11] (1501:1501:1501) (1724:1724:1724))
        (PORT d[12] (1731:1731:1731) (2051:2051:2051))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1615:1615:1615))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT d[0] (1672:1672:1672) (1842:1842:1842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[12\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (1085:1085:1085))
        (PORT datab (978:978:978) (1136:1136:1136))
        (PORT datac (348:348:348) (406:406:406))
        (PORT datad (361:361:361) (417:417:417))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (655:655:655) (753:753:753))
        (PORT clk (1384:1384:1384) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (556:556:556) (647:647:647))
        (PORT d[1] (1466:1466:1466) (1742:1742:1742))
        (PORT d[2] (1407:1407:1407) (1674:1674:1674))
        (PORT d[3] (1192:1192:1192) (1424:1424:1424))
        (PORT d[4] (1701:1701:1701) (2019:2019:2019))
        (PORT d[5] (682:682:682) (792:792:792))
        (PORT d[6] (757:757:757) (885:885:885))
        (PORT d[7] (1123:1123:1123) (1341:1341:1341))
        (PORT d[8] (862:862:862) (1002:1002:1002))
        (PORT d[9] (1474:1474:1474) (1685:1685:1685))
        (PORT d[10] (1373:1373:1373) (1584:1584:1584))
        (PORT d[11] (1519:1519:1519) (1745:1745:1745))
        (PORT d[12] (560:560:560) (662:662:662))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1556:1556:1556))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT d[0] (1575:1575:1575) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (987:987:987) (1103:1103:1103))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (3270:3270:3270))
        (PORT d[1] (1394:1394:1394) (1661:1661:1661))
        (PORT d[2] (1221:1221:1221) (1453:1453:1453))
        (PORT d[3] (1389:1389:1389) (1643:1643:1643))
        (PORT d[4] (1272:1272:1272) (1514:1514:1514))
        (PORT d[5] (1770:1770:1770) (2127:2127:2127))
        (PORT d[6] (2707:2707:2707) (3175:3175:3175))
        (PORT d[7] (1282:1282:1282) (1511:1511:1511))
        (PORT d[8] (1970:1970:1970) (2293:2293:2293))
        (PORT d[9] (2107:2107:2107) (2445:2445:2445))
        (PORT d[10] (1626:1626:1626) (1907:1907:1907))
        (PORT d[11] (2291:2291:2291) (2658:2658:2658))
        (PORT d[12] (2118:2118:2118) (2488:2488:2488))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1453:1453:1453))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT d[0] (1919:1919:1919) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[12\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (1128:1128:1128))
        (PORT datab (737:737:737) (894:894:894))
        (PORT datac (314:314:314) (365:365:365))
        (PORT datad (679:679:679) (766:766:766))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[12\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (1126:1126:1126))
        (PORT datac (175:175:175) (211:211:211))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1512:1512:1512))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (3211:3211:3211))
        (PORT d[1] (1592:1592:1592) (1891:1891:1891))
        (PORT d[2] (1273:1273:1273) (1514:1514:1514))
        (PORT d[3] (1384:1384:1384) (1638:1638:1638))
        (PORT d[4] (1473:1473:1473) (1750:1750:1750))
        (PORT d[5] (2306:2306:2306) (2747:2747:2747))
        (PORT d[6] (2603:2603:2603) (3033:3033:3033))
        (PORT d[7] (1095:1095:1095) (1289:1289:1289))
        (PORT d[8] (1656:1656:1656) (1942:1942:1942))
        (PORT d[9] (2246:2246:2246) (2601:2601:2601))
        (PORT d[10] (1594:1594:1594) (1877:1877:1877))
        (PORT d[11] (2096:2096:2096) (2434:2434:2434))
        (PORT d[12] (1776:1776:1776) (2102:2102:2102))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1389:1389:1389))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1349:1349:1349) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1500:1500:1500))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (3084:3084:3084))
        (PORT d[1] (1225:1225:1225) (1466:1466:1466))
        (PORT d[2] (1220:1220:1220) (1454:1454:1454))
        (PORT d[3] (1359:1359:1359) (1601:1601:1601))
        (PORT d[4] (1429:1429:1429) (1696:1696:1696))
        (PORT d[5] (2330:2330:2330) (2779:2779:2779))
        (PORT d[6] (2612:2612:2612) (3042:3042:3042))
        (PORT d[7] (1094:1094:1094) (1292:1292:1292))
        (PORT d[8] (1651:1651:1651) (1946:1946:1946))
        (PORT d[9] (2126:2126:2126) (2461:2461:2461))
        (PORT d[10] (1620:1620:1620) (1887:1887:1887))
        (PORT d[11] (2108:2108:2108) (2448:2448:2448))
        (PORT d[12] (1948:1948:1948) (2294:2294:2294))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1289:1289:1289))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT d[0] (1596:1596:1596) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[12\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (1128:1128:1128))
        (PORT datab (738:738:738) (895:895:895))
        (PORT datac (912:912:912) (1049:1049:1049))
        (PORT datad (838:838:838) (944:944:944))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[12\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1124:1124:1124))
        (PORT datab (338:338:338) (401:401:401))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (419:419:419))
        (PORT datab (372:372:372) (444:444:444))
        (PORT datad (338:338:338) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2766:2766:2766) (3123:3123:3123))
        (PORT sload (873:873:873) (992:992:992))
        (PORT ena (1076:1076:1076) (1196:1196:1196))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (142:142:142))
        (PORT datab (1814:1814:1814) (2106:2106:2106))
        (PORT datac (1055:1055:1055) (1091:1091:1091))
        (PORT datad (372:372:372) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (145:145:145))
        (PORT datab (2526:2526:2526) (2902:2902:2902))
        (PORT datac (375:375:375) (443:443:443))
        (PORT datad (1084:1084:1084) (1117:1117:1117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (236:236:236))
        (PORT datab (238:238:238) (299:299:299))
        (PORT datac (1093:1093:1093) (1132:1132:1132))
        (PORT datad (2536:2536:2536) (2910:2910:2910))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[12\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (648:648:648))
        (PORT datab (657:657:657) (768:768:768))
        (PORT datac (190:190:190) (225:225:225))
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (141:141:141))
        (PORT datab (2523:2523:2523) (2911:2911:2911))
        (PORT datac (1076:1076:1076) (1113:1113:1113))
        (PORT datad (372:372:372) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[12\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (519:519:519) (626:626:626))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (222:222:222))
        (PORT datab (1670:1670:1670) (1937:1937:1937))
        (PORT datac (1061:1061:1061) (1101:1101:1101))
        (PORT datad (405:405:405) (485:485:485))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1110:1110:1110))
        (PORT datab (180:180:180) (218:218:218))
        (PORT datac (2322:2322:2322) (2662:2662:2662))
        (PORT datad (407:407:407) (487:487:487))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (404:404:404))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (2533:2533:2533) (2902:2902:2902))
        (PORT datad (1077:1077:1077) (1111:1111:1111))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (141:141:141))
        (PORT datab (2339:2339:2339) (2682:2682:2682))
        (PORT datac (1058:1058:1058) (1094:1094:1094))
        (PORT datad (142:142:142) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[12\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (631:631:631))
        (PORT datab (554:554:554) (665:665:665))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[12\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (890:890:890))
        (PORT datab (363:363:363) (423:423:423))
        (PORT datac (330:330:330) (382:382:382))
        (PORT datad (321:321:321) (376:376:376))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[12\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (922:922:922) (1065:1065:1065))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (157:157:157))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (1056:1056:1056) (1089:1089:1089))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1212:1212:1212))
        (PORT asdata (375:375:375) (406:406:406))
        (PORT ena (1091:1091:1091) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (623:623:623))
        (PORT datab (378:378:378) (458:458:458))
        (PORT datac (495:495:495) (587:587:587))
        (PORT datad (475:475:475) (566:566:566))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (468:468:468))
        (PORT datac (340:340:340) (404:404:404))
        (PORT datad (668:668:668) (781:781:781))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (619:619:619))
        (PORT datac (280:280:280) (317:317:317))
        (PORT datad (432:432:432) (487:487:487))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (473:473:473))
        (PORT datac (376:376:376) (456:456:456))
        (PORT datad (384:384:384) (460:460:460))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (516:516:516) (610:610:610))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (494:494:494))
        (PORT datab (388:388:388) (466:466:466))
        (PORT datac (593:593:593) (714:714:714))
        (PORT datad (530:530:530) (625:625:625))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[7\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (642:642:642))
        (PORT datac (611:611:611) (720:720:720))
        (PORT datad (218:218:218) (254:254:254))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[7\]\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (505:505:505))
        (PORT datab (424:424:424) (519:519:519))
        (PORT datac (530:530:530) (631:631:631))
        (PORT datad (482:482:482) (570:570:570))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (146:146:146) (195:195:195))
        (PORT datad (382:382:382) (460:460:460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (414:414:414) (500:500:500))
        (PORT datad (119:119:119) (137:137:137))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[7\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (739:739:739))
        (PORT datab (236:236:236) (279:279:279))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (424:424:424) (485:485:485))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[7\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (358:358:358))
        (PORT datab (135:135:135) (165:165:165))
        (PORT datac (327:327:327) (380:380:380))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[7\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (291:291:291))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (448:448:448) (514:514:514))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[7\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1246:1246:1246))
        (PORT datab (808:808:808) (943:943:943))
        (PORT datac (508:508:508) (583:583:583))
        (PORT datad (1391:1391:1391) (1590:1590:1590))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[7\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (776:776:776))
        (PORT datab (1423:1423:1423) (1638:1638:1638))
        (PORT datac (753:753:753) (873:873:873))
        (PORT datad (1002:1002:1002) (1141:1141:1141))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[7\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (1323:1323:1323) (1496:1496:1496))
        (PORT datac (709:709:709) (804:804:804))
        (PORT datad (1222:1222:1222) (1416:1416:1416))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[7\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (1046:1046:1046))
        (PORT datab (1447:1447:1447) (1636:1636:1636))
        (PORT datac (269:269:269) (308:308:308))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (325:325:325))
        (PORT datac (113:113:113) (133:133:133))
        (PORT datad (1040:1040:1040) (1069:1069:1069))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|addr_ram\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (312:312:312) (351:351:351))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1051:1051:1051) (1184:1184:1184))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1498:1498:1498))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2669:2669:2669))
        (PORT d[1] (1573:1573:1573) (1867:1867:1867))
        (PORT d[2] (1277:1277:1277) (1526:1526:1526))
        (PORT d[3] (1524:1524:1524) (1792:1792:1792))
        (PORT d[4] (1483:1483:1483) (1756:1756:1756))
        (PORT d[5] (2118:2118:2118) (2529:2529:2529))
        (PORT d[6] (2466:2466:2466) (2883:2883:2883))
        (PORT d[7] (953:953:953) (1137:1137:1137))
        (PORT d[8] (1630:1630:1630) (1910:1910:1910))
        (PORT d[9] (2063:2063:2063) (2397:2397:2397))
        (PORT d[10] (1439:1439:1439) (1685:1685:1685))
        (PORT d[11] (2022:2022:2022) (2343:2343:2343))
        (PORT d[12] (1767:1767:1767) (2091:2091:2091))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1307:1307:1307) (1450:1450:1450))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (1476:1476:1476) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1689:1689:1689))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (2007:2007:2007))
        (PORT d[1] (1319:1319:1319) (1552:1552:1552))
        (PORT d[2] (1033:1033:1033) (1235:1235:1235))
        (PORT d[3] (1012:1012:1012) (1207:1207:1207))
        (PORT d[4] (1397:1397:1397) (1654:1654:1654))
        (PORT d[5] (1530:1530:1530) (1857:1857:1857))
        (PORT d[6] (2905:2905:2905) (3389:3389:3389))
        (PORT d[7] (1322:1322:1322) (1567:1567:1567))
        (PORT d[8] (2050:2050:2050) (2411:2411:2411))
        (PORT d[9] (2282:2282:2282) (2651:2651:2651))
        (PORT d[10] (1846:1846:1846) (2168:2168:2168))
        (PORT d[11] (2259:2259:2259) (2619:2619:2619))
        (PORT d[12] (1749:1749:1749) (2058:2058:2058))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1382:1382:1382))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT d[0] (1424:1424:1424) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (933:933:933))
        (PORT datab (1077:1077:1077) (1236:1236:1236))
        (PORT datac (896:896:896) (1051:1051:1051))
        (PORT datad (901:901:901) (1046:1046:1046))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1622:1622:1622))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2479:2479:2479))
        (PORT d[1] (1517:1517:1517) (1789:1789:1789))
        (PORT d[2] (1211:1211:1211) (1441:1441:1441))
        (PORT d[3] (1353:1353:1353) (1600:1600:1600))
        (PORT d[4] (1264:1264:1264) (1506:1506:1506))
        (PORT d[5] (2038:2038:2038) (2415:2415:2415))
        (PORT d[6] (2695:2695:2695) (3155:3155:3155))
        (PORT d[7] (1446:1446:1446) (1691:1691:1691))
        (PORT d[8] (2385:2385:2385) (2788:2788:2788))
        (PORT d[9] (2130:2130:2130) (2468:2468:2468))
        (PORT d[10] (1645:1645:1645) (1930:1930:1930))
        (PORT d[11] (2859:2859:2859) (3310:3310:3310))
        (PORT d[12] (1801:1801:1801) (2126:2126:2126))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1397:1397:1397))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT d[0] (1709:1709:1709) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1358:1358:1358))
        (PORT clk (1310:1310:1310) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1866:1866:1866))
        (PORT d[1] (1171:1171:1171) (1399:1399:1399))
        (PORT d[2] (1270:1270:1270) (1498:1498:1498))
        (PORT d[3] (1054:1054:1054) (1241:1241:1241))
        (PORT d[4] (1085:1085:1085) (1297:1297:1297))
        (PORT d[5] (1403:1403:1403) (1672:1672:1672))
        (PORT d[6] (1170:1170:1170) (1367:1367:1367))
        (PORT d[7] (1544:1544:1544) (1824:1824:1824))
        (PORT d[8] (1200:1200:1200) (1393:1393:1393))
        (PORT d[9] (909:909:909) (1060:1060:1060))
        (PORT d[10] (2610:2610:2610) (3058:3058:3058))
        (PORT d[11] (915:915:915) (1074:1074:1074))
        (PORT d[12] (1500:1500:1500) (1767:1767:1767))
        (PORT clk (1308:1308:1308) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1145:1145:1145))
        (PORT clk (1308:1308:1308) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1333:1333:1333))
        (PORT d[0] (1375:1375:1375) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1316:1316:1316))
        (PORT datab (1114:1114:1114) (1292:1292:1292))
        (PORT datac (735:735:735) (856:856:856))
        (PORT datad (805:805:805) (915:915:915))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1686:1686:1686))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1129:1129:1129))
        (PORT d[1] (1642:1642:1642) (1953:1953:1953))
        (PORT d[2] (1390:1390:1390) (1661:1661:1661))
        (PORT d[3] (1396:1396:1396) (1651:1651:1651))
        (PORT d[4] (1735:1735:1735) (2073:2073:2073))
        (PORT d[5] (1064:1064:1064) (1240:1240:1240))
        (PORT d[6] (1942:1942:1942) (2231:2231:2231))
        (PORT d[7] (1111:1111:1111) (1322:1322:1322))
        (PORT d[8] (1251:1251:1251) (1461:1461:1461))
        (PORT d[9] (1701:1701:1701) (1958:1958:1958))
        (PORT d[10] (1339:1339:1339) (1539:1539:1539))
        (PORT d[11] (1322:1322:1322) (1512:1512:1512))
        (PORT d[12] (1372:1372:1372) (1646:1646:1646))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1587:1587:1587))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT d[0] (1470:1470:1470) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1943:1943:1943))
        (PORT clk (1316:1316:1316) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1317:1317:1317))
        (PORT d[1] (1246:1246:1246) (1447:1447:1447))
        (PORT d[2] (1514:1514:1514) (1749:1749:1749))
        (PORT d[3] (958:958:958) (1146:1146:1146))
        (PORT d[4] (1232:1232:1232) (1468:1468:1468))
        (PORT d[5] (1527:1527:1527) (1841:1841:1841))
        (PORT d[6] (2096:2096:2096) (2447:2447:2447))
        (PORT d[7] (1327:1327:1327) (1581:1581:1581))
        (PORT d[8] (1380:1380:1380) (1600:1600:1600))
        (PORT d[9] (2164:2164:2164) (2493:2493:2493))
        (PORT d[10] (2610:2610:2610) (3054:3054:3054))
        (PORT d[11] (2194:2194:2194) (2507:2507:2507))
        (PORT d[12] (1256:1256:1256) (1506:1506:1506))
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1408:1408:1408))
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (PORT d[0] (1394:1394:1394) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1286:1286:1286))
        (PORT datab (733:733:733) (891:891:891))
        (PORT datac (824:824:824) (951:951:951))
        (PORT datad (795:795:795) (903:903:903))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1476:1476:1476))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1104:1104:1104))
        (PORT d[1] (1488:1488:1488) (1782:1782:1782))
        (PORT d[2] (1413:1413:1413) (1684:1684:1684))
        (PORT d[3] (1380:1380:1380) (1637:1637:1637))
        (PORT d[4] (1563:1563:1563) (1879:1879:1879))
        (PORT d[5] (1076:1076:1076) (1254:1254:1254))
        (PORT d[6] (1963:1963:1963) (2256:2256:2256))
        (PORT d[7] (1089:1089:1089) (1297:1297:1297))
        (PORT d[8] (1241:1241:1241) (1451:1451:1451))
        (PORT d[9] (1336:1336:1336) (1528:1528:1528))
        (PORT d[10] (1724:1724:1724) (1987:1987:1987))
        (PORT d[11] (1327:1327:1327) (1523:1523:1523))
        (PORT d[12] (1524:1524:1524) (1814:1814:1814))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1485:1485:1485))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (1944:1944:1944) (2145:2145:2145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1646:1646:1646))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2674:2674:2674))
        (PORT d[1] (1551:1551:1551) (1840:1840:1840))
        (PORT d[2] (1461:1461:1461) (1735:1735:1735))
        (PORT d[3] (1551:1551:1551) (1828:1828:1828))
        (PORT d[4] (1642:1642:1642) (1935:1935:1935))
        (PORT d[5] (1945:1945:1945) (2328:2328:2328))
        (PORT d[6] (2515:2515:2515) (2936:2936:2936))
        (PORT d[7] (1168:1168:1168) (1387:1387:1387))
        (PORT d[8] (1602:1602:1602) (1882:1882:1882))
        (PORT d[9] (2092:2092:2092) (2423:2423:2423))
        (PORT d[10] (1431:1431:1431) (1680:1680:1680))
        (PORT d[11] (2224:2224:2224) (2575:2575:2575))
        (PORT d[12] (1569:1569:1569) (1860:1860:1860))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1516:1516:1516))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT d[0] (1731:1731:1731) (1918:1918:1918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (931:931:931))
        (PORT datab (1078:1078:1078) (1237:1237:1237))
        (PORT datac (803:803:803) (916:916:916))
        (PORT datad (961:961:961) (1124:1124:1124))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (645:645:645) (755:755:755))
        (PORT datac (181:181:181) (219:219:219))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (646:646:646) (755:755:755))
        (PORT datac (162:162:162) (190:190:190))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (734:734:734))
        (PORT datab (127:127:127) (159:159:159))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2648:2648:2648) (2991:2991:2991))
        (PORT sload (1256:1256:1256) (1425:1425:1425))
        (PORT ena (1081:1081:1081) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (2120:2120:2120))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1054:1054:1054) (1091:1091:1091))
        (PORT datad (141:141:141) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1111:1111:1111))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (2322:2322:2322) (2662:2662:2662))
        (PORT datad (385:385:385) (461:461:461))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2555:2555:2555) (2936:2936:2936))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (377:377:377) (453:453:453))
        (PORT datad (1081:1081:1081) (1116:1116:1116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (2173:2173:2173) (2510:2510:2510))
        (PORT datac (1053:1053:1053) (1087:1087:1087))
        (PORT datad (377:377:377) (450:450:450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (427:427:427))
        (PORT datab (754:754:754) (876:876:876))
        (PORT datac (834:834:834) (982:982:982))
        (PORT datad (341:341:341) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[6\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (345:345:345))
        (PORT datab (753:753:753) (874:874:874))
        (PORT datac (320:320:320) (366:366:366))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2372:2372:2372) (2714:2714:2714))
        (PORT datab (1091:1091:1091) (1135:1135:1135))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (390:390:390) (471:471:471))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1141:1141:1141))
        (PORT datab (2508:2508:2508) (2855:2855:2855))
        (PORT datac (380:380:380) (452:452:452))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (238:238:238))
        (PORT datab (752:752:752) (874:874:874))
        (PORT datac (835:835:835) (982:982:982))
        (PORT datad (345:345:345) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1697:1697:1697) (1984:1984:1984))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1044:1044:1044) (1078:1078:1078))
        (PORT datad (235:235:235) (289:289:289))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2495:2495:2495) (2865:2865:2865))
        (PORT datab (251:251:251) (312:312:312))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (1054:1054:1054) (1082:1082:1082))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (850:850:850) (1003:1003:1003))
        (PORT datac (172:172:172) (200:200:200))
        (PORT datad (171:171:171) (195:195:195))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[6\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (917:917:917) (1060:1060:1060))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (151:151:151))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1045:1045:1045) (1076:1076:1076))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (746:746:746))
        (PORT datab (681:681:681) (806:806:806))
        (PORT datac (462:462:462) (530:530:530))
        (PORT datad (2123:2123:2123) (2436:2436:2436))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1068:1068:1068) (1177:1177:1177))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[6\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (770:770:770))
        (PORT datab (477:477:477) (565:565:565))
        (PORT datac (1232:1232:1232) (1429:1429:1429))
        (PORT datad (593:593:593) (683:683:683))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (793:793:793))
        (PORT datac (300:300:300) (359:359:359))
        (PORT datad (389:389:389) (468:468:468))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (616:616:616) (719:719:719))
        (PORT datad (464:464:464) (532:532:532))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (214:214:214))
        (PORT datab (402:402:402) (486:486:486))
        (PORT datac (538:538:538) (638:638:638))
        (PORT datad (160:160:160) (208:208:208))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (660:660:660))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (321:321:321) (366:366:366))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (623:623:623))
        (PORT datab (361:361:361) (429:429:429))
        (PORT datac (560:560:560) (645:645:645))
        (PORT datad (493:493:493) (586:586:586))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (396:396:396) (480:480:480))
        (PORT datad (506:506:506) (595:595:595))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (619:619:619))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (465:465:465) (539:539:539))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[6\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (732:732:732))
        (PORT datab (239:239:239) (282:282:282))
        (PORT datac (107:107:107) (130:130:130))
        (PORT datad (448:448:448) (524:524:524))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[6\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (401:401:401))
        (PORT datab (133:133:133) (163:163:163))
        (PORT datac (288:288:288) (337:337:337))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[6\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (291:291:291))
        (PORT datab (328:328:328) (375:375:375))
        (PORT datac (301:301:301) (356:356:356))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[6\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (468:468:468))
        (PORT datab (421:421:421) (484:484:484))
        (PORT datac (1263:1263:1263) (1451:1451:1451))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[6\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (883:883:883))
        (PORT datab (1389:1389:1389) (1571:1571:1571))
        (PORT datac (1022:1022:1022) (1176:1176:1176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (121:121:121) (153:153:153))
        (PORT datac (382:382:382) (428:428:428))
        (PORT datad (1047:1047:1047) (1076:1076:1076))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|addr_ram\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (324:324:324) (372:372:372))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1113:1113:1113) (1235:1235:1235))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1346:1346:1346))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (2060:2060:2060))
        (PORT d[1] (1598:1598:1598) (1893:1893:1893))
        (PORT d[2] (1014:1014:1014) (1214:1214:1214))
        (PORT d[3] (1325:1325:1325) (1561:1561:1561))
        (PORT d[4] (1062:1062:1062) (1276:1276:1276))
        (PORT d[5] (1175:1175:1175) (1395:1395:1395))
        (PORT d[6] (2379:2379:2379) (2741:2741:2741))
        (PORT d[7] (1735:1735:1735) (2045:2045:2045))
        (PORT d[8] (2239:2239:2239) (2573:2573:2573))
        (PORT d[9] (1037:1037:1037) (1198:1198:1198))
        (PORT d[10] (2208:2208:2208) (2579:2579:2579))
        (PORT d[11] (2762:2762:2762) (3186:3186:3186))
        (PORT d[12] (1374:1374:1374) (1634:1634:1634))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1971:1971:1971))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (1710:1710:1710) (1911:1911:1911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1748:1748:1748))
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1880:1880:1880))
        (PORT d[1] (1226:1226:1226) (1471:1471:1471))
        (PORT d[2] (1326:1326:1326) (1562:1562:1562))
        (PORT d[3] (1306:1306:1306) (1530:1530:1530))
        (PORT d[4] (1253:1253:1253) (1491:1491:1491))
        (PORT d[5] (1020:1020:1020) (1220:1220:1220))
        (PORT d[6] (2001:2001:2001) (2310:2310:2310))
        (PORT d[7] (1547:1547:1547) (1815:1815:1815))
        (PORT d[8] (2056:2056:2056) (2369:2369:2369))
        (PORT d[9] (2900:2900:2900) (3372:3372:3372))
        (PORT d[10] (2012:2012:2012) (2355:2355:2355))
        (PORT d[11] (2413:2413:2413) (2788:2788:2788))
        (PORT d[12] (1165:1165:1165) (1393:1393:1393))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1410:1410:1410))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (PORT d[0] (1418:1418:1418) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (834:834:834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (820:820:820) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (820:820:820) (835:835:835))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (820:820:820) (835:835:835))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (645:645:645))
        (PORT datab (666:666:666) (782:782:782))
        (PORT datac (865:865:865) (991:991:991))
        (PORT datad (1000:1000:1000) (1144:1144:1144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1747:1747:1747))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2878:2878:2878))
        (PORT d[1] (1591:1591:1591) (1890:1890:1890))
        (PORT d[2] (1276:1276:1276) (1525:1525:1525))
        (PORT d[3] (1556:1556:1556) (1837:1837:1837))
        (PORT d[4] (1489:1489:1489) (1771:1771:1771))
        (PORT d[5] (2133:2133:2133) (2550:2550:2550))
        (PORT d[6] (2590:2590:2590) (3019:3019:3019))
        (PORT d[7] (1076:1076:1076) (1264:1264:1264))
        (PORT d[8] (1624:1624:1624) (1902:1902:1902))
        (PORT d[9] (2227:2227:2227) (2575:2575:2575))
        (PORT d[10] (1604:1604:1604) (1885:1885:1885))
        (PORT d[11] (2094:2094:2094) (2436:2436:2436))
        (PORT d[12] (1762:1762:1762) (2081:2081:2081))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1517:1517:1517))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1355:1355:1355) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1564:1564:1564))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2853:2853:2853))
        (PORT d[1] (1580:1580:1580) (1880:1880:1880))
        (PORT d[2] (1426:1426:1426) (1689:1689:1689))
        (PORT d[3] (1560:1560:1560) (1842:1842:1842))
        (PORT d[4] (1618:1618:1618) (1906:1906:1906))
        (PORT d[5] (2109:2109:2109) (2519:2519:2519))
        (PORT d[6] (2487:2487:2487) (2901:2901:2901))
        (PORT d[7] (938:938:938) (1119:1119:1119))
        (PORT d[8] (1606:1606:1606) (1881:1881:1881))
        (PORT d[9] (2194:2194:2194) (2544:2544:2544))
        (PORT d[10] (1451:1451:1451) (1703:1703:1703))
        (PORT d[11] (2166:2166:2166) (2507:2507:2507))
        (PORT d[12] (1739:1739:1739) (2054:2054:2054))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1296:1296:1296))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (1633:1633:1633) (1801:1801:1801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (651:651:651))
        (PORT datab (662:662:662) (779:779:779))
        (PORT datac (1045:1045:1045) (1221:1221:1221))
        (PORT datad (933:933:933) (1077:1077:1077))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1317:1317:1317))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1358:1358:1358))
        (PORT d[1] (1221:1221:1221) (1427:1427:1427))
        (PORT d[2] (1329:1329:1329) (1540:1540:1540))
        (PORT d[3] (971:971:971) (1159:1159:1159))
        (PORT d[4] (948:948:948) (1124:1124:1124))
        (PORT d[5] (1518:1518:1518) (1829:1829:1829))
        (PORT d[6] (1916:1916:1916) (2237:2237:2237))
        (PORT d[7] (1346:1346:1346) (1601:1601:1601))
        (PORT d[8] (2333:2333:2333) (2740:2740:2740))
        (PORT d[9] (2267:2267:2267) (2623:2623:2623))
        (PORT d[10] (2440:2440:2440) (2864:2864:2864))
        (PORT d[11] (2261:2261:2261) (2618:2618:2618))
        (PORT d[12] (1219:1219:1219) (1458:1458:1458))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1680:1680:1680))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (PORT d[0] (1836:1836:1836) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (1027:1027:1027))
        (PORT clk (1356:1356:1356) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1537:1537:1537))
        (PORT d[1] (906:906:906) (1066:1066:1066))
        (PORT d[2] (1307:1307:1307) (1514:1514:1514))
        (PORT d[3] (947:947:947) (1123:1123:1123))
        (PORT d[4] (1116:1116:1116) (1316:1316:1316))
        (PORT d[5] (1552:1552:1552) (1870:1870:1870))
        (PORT d[6] (2049:2049:2049) (2382:2382:2382))
        (PORT d[7] (1185:1185:1185) (1398:1398:1398))
        (PORT d[8] (2145:2145:2145) (2527:2527:2527))
        (PORT d[9] (2724:2724:2724) (3164:3164:3164))
        (PORT d[10] (2420:2420:2420) (2842:2842:2842))
        (PORT d[11] (2248:2248:2248) (2597:2597:2597))
        (PORT d[12] (1230:1230:1230) (1469:1469:1469))
        (PORT clk (1354:1354:1354) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1421:1421:1421))
        (PORT clk (1354:1354:1354) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1379:1379:1379))
        (PORT d[0] (2014:2014:2014) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (647:647:647))
        (PORT datab (665:665:665) (781:781:781))
        (PORT datac (655:655:655) (759:759:759))
        (PORT datad (877:877:877) (1006:1006:1006))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1166:1166:1166))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1533:1533:1533))
        (PORT d[1] (1067:1067:1067) (1245:1245:1245))
        (PORT d[2] (1339:1339:1339) (1552:1552:1552))
        (PORT d[3] (1138:1138:1138) (1348:1348:1348))
        (PORT d[4] (1098:1098:1098) (1297:1297:1297))
        (PORT d[5] (1545:1545:1545) (1866:1866:1866))
        (PORT d[6] (1903:1903:1903) (2222:2222:2222))
        (PORT d[7] (1201:1201:1201) (1422:1422:1422))
        (PORT d[8] (1528:1528:1528) (1763:1763:1763))
        (PORT d[9] (2435:2435:2435) (2813:2813:2813))
        (PORT d[10] (2439:2439:2439) (2864:2864:2864))
        (PORT d[11] (2078:2078:2078) (2402:2402:2402))
        (PORT d[12] (1183:1183:1183) (1415:1415:1415))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1459:1459:1459))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (PORT d[0] (1790:1790:1790) (1933:1933:1933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1007:1007:1007) (1185:1185:1185))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (2006:2006:2006))
        (PORT d[1] (1178:1178:1178) (1395:1395:1395))
        (PORT d[2] (1032:1032:1032) (1234:1234:1234))
        (PORT d[3] (995:995:995) (1187:1187:1187))
        (PORT d[4] (1239:1239:1239) (1480:1480:1480))
        (PORT d[5] (1552:1552:1552) (1876:1876:1876))
        (PORT d[6] (2892:2892:2892) (3372:3372:3372))
        (PORT d[7] (1171:1171:1171) (1397:1397:1397))
        (PORT d[8] (2181:2181:2181) (2554:2554:2554))
        (PORT d[9] (2435:2435:2435) (2815:2815:2815))
        (PORT d[10] (1841:1841:1841) (2162:2162:2162))
        (PORT d[11] (2317:2317:2317) (2691:2691:2691))
        (PORT d[12] (1764:1764:1764) (2094:2094:2094))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1608:1608:1608))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT d[0] (2004:2004:2004) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (650:650:650))
        (PORT datab (663:663:663) (780:780:780))
        (PORT datac (895:895:895) (1037:1037:1037))
        (PORT datad (896:896:896) (1042:1042:1042))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (936:936:936) (1084:1084:1084))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1215:1215:1215))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (1038:1038:1038) (1187:1187:1187))
        (PORT datad (435:435:435) (491:491:491))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2686:2686:2686) (3031:3031:3031))
        (PORT sload (1228:1228:1228) (1382:1382:1382))
        (PORT ena (1032:1032:1032) (1122:1122:1122))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1805:1805:1805) (2085:2085:2085))
        (PORT datab (185:185:185) (220:220:220))
        (PORT datac (1045:1045:1045) (1077:1077:1077))
        (PORT datad (378:378:378) (450:450:450))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (2424:2424:2424) (2773:2773:2773))
        (PORT datac (1078:1078:1078) (1115:1115:1115))
        (PORT datad (391:391:391) (467:467:467))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (411:411:411))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (2618:2618:2618) (2995:2995:2995))
        (PORT datad (1077:1077:1077) (1112:1112:1112))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (417:417:417))
        (PORT datab (547:547:547) (648:648:648))
        (PORT datac (173:173:173) (204:204:204))
        (PORT datad (335:335:335) (386:386:386))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2511:2511:2511) (2881:2881:2881))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (1069:1069:1069) (1103:1103:1103))
        (PORT datad (377:377:377) (449:449:449))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (690:690:690) (823:823:823))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (225:225:225))
        (PORT datab (1665:1665:1665) (1936:1936:1936))
        (PORT datac (1046:1046:1046) (1081:1081:1081))
        (PORT datad (146:146:146) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (145:145:145))
        (PORT datab (2510:2510:2510) (2858:2858:2858))
        (PORT datac (382:382:382) (455:455:455))
        (PORT datad (1080:1080:1080) (1115:1115:1115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2173:2173:2173) (2513:2513:2513))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1048:1048:1048) (1080:1080:1080))
        (PORT datad (387:387:387) (461:461:461))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (840:840:840))
        (PORT datab (550:550:550) (651:651:651))
        (PORT datac (189:189:189) (222:222:222))
        (PORT datad (326:326:326) (374:374:374))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2266:2266:2266) (2604:2604:2604))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1056:1056:1056) (1093:1093:1093))
        (PORT datad (144:144:144) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[7\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (781:781:781))
        (PORT datab (347:347:347) (407:407:407))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (329:329:329) (377:377:377))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[7\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (787:787:787) (909:909:909))
        (PORT datac (159:159:159) (186:186:186))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (1047:1047:1047) (1076:1076:1076))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1214:1214:1214))
        (PORT asdata (663:663:663) (740:740:740))
        (PORT ena (944:944:944) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[8\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (557:557:557))
        (PORT datab (918:918:918) (1090:1090:1090))
        (PORT datad (693:693:693) (780:780:780))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (334:334:334))
        (PORT datab (258:258:258) (324:324:324))
        (PORT datac (2085:2085:2085) (2391:2391:2391))
        (PORT datad (468:468:468) (542:542:542))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1083:1083:1083) (1196:1196:1196))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[8\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (334:334:334))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (897:897:897) (1039:1039:1039))
        (PORT datad (996:996:996) (1163:1163:1163))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (502:502:502))
        (PORT datab (150:150:150) (202:202:202))
        (PORT datad (366:366:366) (438:438:438))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (527:527:527))
        (PORT datac (538:538:538) (637:637:637))
        (PORT datad (325:325:325) (371:371:371))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[8\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (656:656:656))
        (PORT datab (668:668:668) (777:777:777))
        (PORT datac (180:180:180) (215:215:215))
        (PORT datad (486:486:486) (559:559:559))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (441:441:441))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (321:321:321) (377:377:377))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[8\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (427:427:427))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (173:173:173) (202:202:202))
        (PORT datad (324:324:324) (379:379:379))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[8\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (374:374:374))
        (PORT datab (180:180:180) (218:218:218))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[8\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (338:338:338))
        (PORT datab (685:685:685) (798:798:798))
        (PORT datac (1236:1236:1236) (1413:1413:1413))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (587:587:587) (675:675:675))
        (PORT datad (367:367:367) (437:437:437))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (519:519:519))
        (PORT datab (913:913:913) (1059:1059:1059))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[8\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (860:860:860))
        (PORT datac (901:901:901) (1050:1050:1050))
        (PORT datad (1540:1540:1540) (1728:1728:1728))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (357:357:357))
        (PORT datac (110:110:110) (135:135:135))
        (PORT datad (1039:1039:1039) (1067:1067:1067))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (624:624:624) (713:713:713))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (906:906:906) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1602:1602:1602))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (2191:2191:2191))
        (PORT d[1] (1347:1347:1347) (1597:1597:1597))
        (PORT d[2] (1200:1200:1200) (1430:1430:1430))
        (PORT d[3] (1335:1335:1335) (1573:1573:1573))
        (PORT d[4] (1406:1406:1406) (1670:1670:1670))
        (PORT d[5] (1914:1914:1914) (2281:2281:2281))
        (PORT d[6] (2697:2697:2697) (3150:3150:3150))
        (PORT d[7] (1353:1353:1353) (1609:1609:1609))
        (PORT d[8] (1677:1677:1677) (1975:1975:1975))
        (PORT d[9] (2302:2302:2302) (2659:2659:2659))
        (PORT d[10] (1665:1665:1665) (1958:1958:1958))
        (PORT d[11] (2707:2707:2707) (3146:3146:3146))
        (PORT d[12] (1969:1969:1969) (2313:2313:2313))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1544:1544:1544))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (1713:1713:1713) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1314:1314:1314))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2194:2194:2194))
        (PORT d[1] (1336:1336:1336) (1583:1583:1583))
        (PORT d[2] (1197:1197:1197) (1425:1425:1425))
        (PORT d[3] (1180:1180:1180) (1407:1407:1407))
        (PORT d[4] (1409:1409:1409) (1672:1672:1672))
        (PORT d[5] (1920:1920:1920) (2288:2288:2288))
        (PORT d[6] (2106:2106:2106) (2449:2449:2449))
        (PORT d[7] (1362:1362:1362) (1620:1620:1620))
        (PORT d[8] (2375:2375:2375) (2775:2775:2775))
        (PORT d[9] (2291:2291:2291) (2648:2648:2648))
        (PORT d[10] (1646:1646:1646) (1930:1930:1930))
        (PORT d[11] (2705:2705:2705) (3143:3143:3143))
        (PORT d[12] (1976:1976:1976) (2325:2325:2325))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1184:1184:1184))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (1398:1398:1398) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (905:905:905))
        (PORT datab (1376:1376:1376) (1620:1620:1620))
        (PORT datac (340:340:340) (393:393:393))
        (PORT datad (189:189:189) (222:222:222))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (878:878:878) (1014:1014:1014))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (784:784:784) (922:922:922))
        (PORT d[1] (1177:1177:1177) (1413:1413:1413))
        (PORT d[2] (1190:1190:1190) (1430:1430:1430))
        (PORT d[3] (1166:1166:1166) (1398:1398:1398))
        (PORT d[4] (1271:1271:1271) (1485:1485:1485))
        (PORT d[5] (1837:1837:1837) (2202:2202:2202))
        (PORT d[6] (869:869:869) (999:999:999))
        (PORT d[7] (1367:1367:1367) (1628:1628:1628))
        (PORT d[8] (1213:1213:1213) (1394:1394:1394))
        (PORT d[9] (2250:2250:2250) (2601:2601:2601))
        (PORT d[10] (2195:2195:2195) (2599:2599:2599))
        (PORT d[11] (1873:1873:1873) (2146:2146:2146))
        (PORT d[12] (1587:1587:1587) (1877:1877:1877))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1215:1215:1215))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (PORT d[0] (1324:1324:1324) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1401:1401:1401))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2385:2385:2385))
        (PORT d[1] (1410:1410:1410) (1680:1680:1680))
        (PORT d[2] (1211:1211:1211) (1442:1442:1442))
        (PORT d[3] (1191:1191:1191) (1421:1421:1421))
        (PORT d[4] (1599:1599:1599) (1883:1883:1883))
        (PORT d[5] (2037:2037:2037) (2415:2415:2415))
        (PORT d[6] (2696:2696:2696) (3149:3149:3149))
        (PORT d[7] (1440:1440:1440) (1685:1685:1685))
        (PORT d[8] (1850:1850:1850) (2176:2176:2176))
        (PORT d[9] (2123:2123:2123) (2461:2461:2461))
        (PORT d[10] (1656:1656:1656) (1947:1947:1947))
        (PORT d[11] (2464:2464:2464) (2856:2856:2856))
        (PORT d[12] (1790:1790:1790) (2111:2111:2111))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1417:1417:1417))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1787:1787:1787) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (535:535:535))
        (PORT datab (851:851:851) (1009:1009:1009))
        (PORT datac (1057:1057:1057) (1209:1209:1209))
        (PORT datad (908:908:908) (1050:1050:1050))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (707:707:707) (822:822:822))
        (PORT clk (1356:1356:1356) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (772:772:772) (906:906:906))
        (PORT d[1] (1332:1332:1332) (1585:1585:1585))
        (PORT d[2] (1190:1190:1190) (1429:1429:1429))
        (PORT d[3] (1163:1163:1163) (1387:1387:1387))
        (PORT d[4] (1232:1232:1232) (1469:1469:1469))
        (PORT d[5] (852:852:852) (986:986:986))
        (PORT d[6] (1015:1015:1015) (1163:1163:1163))
        (PORT d[7] (1482:1482:1482) (1750:1750:1750))
        (PORT d[8] (1221:1221:1221) (1407:1407:1407))
        (PORT d[9] (2257:2257:2257) (2612:2612:2612))
        (PORT d[10] (1742:1742:1742) (2004:2004:2004))
        (PORT d[11] (2017:2017:2017) (2310:2310:2310))
        (PORT d[12] (1606:1606:1606) (1903:1903:1903))
        (PORT clk (1354:1354:1354) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1248:1248:1248))
        (PORT clk (1354:1354:1354) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1379:1379:1379))
        (PORT d[0] (1177:1177:1177) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1405:1405:1405))
        (PORT clk (1326:1326:1326) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1966:1966:1966))
        (PORT d[1] (1147:1147:1147) (1367:1367:1367))
        (PORT d[2] (1173:1173:1173) (1394:1394:1394))
        (PORT d[3] (1169:1169:1169) (1387:1387:1387))
        (PORT d[4] (1219:1219:1219) (1456:1456:1456))
        (PORT d[5] (1735:1735:1735) (2080:2080:2080))
        (PORT d[6] (2823:2823:2823) (3294:3294:3294))
        (PORT d[7] (1149:1149:1149) (1373:1373:1373))
        (PORT d[8] (2035:2035:2035) (2387:2387:2387))
        (PORT d[9] (2454:2454:2454) (2850:2850:2850))
        (PORT d[10] (1820:1820:1820) (2138:2138:2138))
        (PORT d[11] (2512:2512:2512) (2916:2916:2916))
        (PORT d[12] (1751:1751:1751) (2059:2059:2059))
        (PORT clk (1324:1324:1324) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1629:1629:1629))
        (PORT clk (1324:1324:1324) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (PORT d[0] (2191:2191:2191) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1327:1327:1327))
        (PORT datab (1074:1074:1074) (1229:1229:1229))
        (PORT datac (445:445:445) (508:508:508))
        (PORT datad (974:974:974) (1128:1128:1128))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datac (775:775:775) (904:904:904))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (973:973:973))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (591:591:591) (696:696:696))
        (PORT d[1] (1357:1357:1357) (1615:1615:1615))
        (PORT d[2] (1386:1386:1386) (1659:1659:1659))
        (PORT d[3] (1158:1158:1158) (1385:1385:1385))
        (PORT d[4] (1415:1415:1415) (1679:1679:1679))
        (PORT d[5] (692:692:692) (804:804:804))
        (PORT d[6] (1044:1044:1044) (1197:1197:1197))
        (PORT d[7] (1475:1475:1475) (1742:1742:1742))
        (PORT d[8] (1054:1054:1054) (1221:1221:1221))
        (PORT d[9] (2250:2250:2250) (2601:2601:2601))
        (PORT d[10] (1720:1720:1720) (1976:1976:1976))
        (PORT d[11] (1845:1845:1845) (2112:2112:2112))
        (PORT d[12] (1599:1599:1599) (1894:1894:1894))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (738:738:738) (782:782:782))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (1265:1265:1265) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1405:1405:1405))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2374:2374:2374))
        (PORT d[1] (1219:1219:1219) (1460:1460:1460))
        (PORT d[2] (1221:1221:1221) (1453:1453:1453))
        (PORT d[3] (1379:1379:1379) (1629:1629:1629))
        (PORT d[4] (1611:1611:1611) (1905:1905:1905))
        (PORT d[5] (2030:2030:2030) (2407:2407:2407))
        (PORT d[6] (2707:2707:2707) (3160:3160:3160))
        (PORT d[7] (1442:1442:1442) (1690:1690:1690))
        (PORT d[8] (1983:1983:1983) (2313:2313:2313))
        (PORT d[9] (2112:2112:2112) (2448:2448:2448))
        (PORT d[10] (1651:1651:1651) (1941:1941:1941))
        (PORT d[11] (2878:2878:2878) (3334:3334:3334))
        (PORT d[12] (1795:1795:1795) (2122:2122:2122))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1634:1634:1634))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT d[0] (1842:1842:1842) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (900:900:900))
        (PORT datab (1077:1077:1077) (1239:1239:1239))
        (PORT datac (491:491:491) (552:552:552))
        (PORT datad (752:752:752) (869:869:869))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (740:740:740))
        (PORT datab (792:792:792) (923:923:923))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (519:519:519) (585:585:585))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (423:423:423))
        (PORT datab (124:124:124) (156:156:156))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2815:2815:2815) (3163:3163:3163))
        (PORT sload (1508:1508:1508) (1694:1694:1694))
        (PORT ena (1082:1082:1082) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (2105:2105:2105) (2422:2422:2422))
        (PORT datac (1048:1048:1048) (1084:1084:1084))
        (PORT datad (144:144:144) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1684:1684:1684) (1954:1954:1954))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1061:1061:1061) (1101:1101:1101))
        (PORT datad (220:220:220) (266:266:266))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1110:1110:1110))
        (PORT datab (2284:2284:2284) (2648:2648:2648))
        (PORT datac (167:167:167) (197:197:197))
        (PORT datad (460:460:460) (535:535:535))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2485:2485:2485) (2840:2840:2840))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1061:1061:1061) (1101:1101:1101))
        (PORT datad (461:461:461) (537:537:537))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[8\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (745:745:745))
        (PORT datab (583:583:583) (690:690:690))
        (PORT datac (385:385:385) (430:430:430))
        (PORT datad (314:314:314) (353:353:353))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[8\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (581:581:581) (689:689:689))
        (PORT datac (319:319:319) (364:364:364))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2496:2496:2496) (2858:2858:2858))
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (311:311:311) (367:367:367))
        (PORT datad (1094:1094:1094) (1131:1131:1131))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (222:222:222))
        (PORT datab (1090:1090:1090) (1139:1139:1139))
        (PORT datac (2642:2642:2642) (3062:3062:3062))
        (PORT datad (462:462:462) (537:537:537))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[8\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (744:744:744))
        (PORT datab (582:582:582) (689:689:689))
        (PORT datac (320:320:320) (366:366:366))
        (PORT datad (316:316:316) (358:358:358))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (145:145:145))
        (PORT datab (1648:1648:1648) (1911:1911:1911))
        (PORT datac (230:230:230) (286:286:286))
        (PORT datad (1036:1036:1036) (1065:1065:1065))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (309:309:309))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (2437:2437:2437) (2769:2769:2769))
        (PORT datad (1047:1047:1047) (1076:1076:1076))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[8\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (821:821:821) (957:957:957))
        (PORT datac (185:185:185) (219:219:219))
        (PORT datad (173:173:173) (200:200:200))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[8\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (854:854:854))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (160:160:160) (185:185:185))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[8\])
    (DELAY
      (ABSOLUTE
        (PORT datab (119:119:119) (149:149:149))
        (PORT datac (90:90:90) (113:113:113))
        (PORT datad (1037:1037:1037) (1067:1067:1067))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1214:1214:1214))
        (PORT asdata (701:701:701) (783:783:783))
        (PORT ena (944:944:944) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (629:629:629))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datad (279:279:279) (320:320:320))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (288:288:288))
        (PORT datab (181:181:181) (237:237:237))
        (PORT datac (533:533:533) (632:632:632))
        (PORT datad (467:467:467) (546:546:546))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (797:797:797) (926:926:926))
        (PORT datac (341:341:341) (400:400:400))
        (PORT datad (328:328:328) (382:382:382))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[9\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (610:610:610))
        (PORT datab (526:526:526) (623:623:623))
        (PORT datac (365:365:365) (438:438:438))
        (PORT datad (459:459:459) (523:523:523))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (127:127:127) (167:167:167))
        (PORT datad (387:387:387) (465:465:465))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (443:443:443))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (292:292:292))
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (404:404:404) (490:490:490))
        (PORT datad (395:395:395) (476:476:476))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (491:491:491))
        (PORT datab (156:156:156) (211:211:211))
        (PORT datac (406:406:406) (491:491:491))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (806:806:806))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (181:181:181) (215:215:215))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[9\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (363:363:363) (436:436:436))
        (PORT datac (109:109:109) (133:133:133))
        (PORT datad (164:164:164) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[9\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (667:667:667))
        (PORT datab (766:766:766) (905:905:905))
        (PORT datac (589:589:589) (677:677:677))
        (PORT datad (507:507:507) (584:584:584))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[9\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (977:977:977))
        (PORT datab (1328:1328:1328) (1502:1502:1502))
        (PORT datac (1062:1062:1062) (1207:1207:1207))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[9\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (828:828:828))
        (PORT datab (768:768:768) (899:899:899))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1312:1312:1312) (1479:1479:1479))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (622:622:622) (741:741:741))
        (PORT datac (586:586:586) (680:680:680))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (487:487:487))
        (PORT datab (454:454:454) (524:524:524))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[9\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (322:322:322))
        (PORT datac (1028:1028:1028) (1156:1156:1156))
        (PORT datad (1484:1484:1484) (1679:1679:1679))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (394:394:394))
        (PORT datac (110:110:110) (135:135:135))
        (PORT datad (1039:1039:1039) (1068:1068:1068))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (108:108:108) (128:128:128))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (938:938:938) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1648:1648:1648))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1973:1973:1973))
        (PORT d[1] (1302:1302:1302) (1531:1531:1531))
        (PORT d[2] (1006:1006:1006) (1207:1207:1207))
        (PORT d[3] (1172:1172:1172) (1391:1391:1391))
        (PORT d[4] (1072:1072:1072) (1289:1289:1289))
        (PORT d[5] (1735:1735:1735) (2084:2084:2084))
        (PORT d[6] (2721:2721:2721) (3181:3181:3181))
        (PORT d[7] (1133:1133:1133) (1355:1355:1355))
        (PORT d[8] (2018:2018:2018) (2369:2369:2369))
        (PORT d[9] (2453:2453:2453) (2843:2843:2843))
        (PORT d[10] (1845:1845:1845) (2170:2170:2170))
        (PORT d[11] (2490:2490:2490) (2888:2888:2888))
        (PORT d[12] (1757:1757:1757) (2079:2079:2079))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1405:1405:1405))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT d[0] (1700:1700:1700) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1106:1106:1106))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1146:1146:1146))
        (PORT d[1] (1169:1169:1169) (1402:1402:1402))
        (PORT d[2] (1503:1503:1503) (1734:1734:1734))
        (PORT d[3] (937:937:937) (1118:1118:1118))
        (PORT d[4] (1104:1104:1104) (1301:1301:1301))
        (PORT d[5] (1521:1521:1521) (1829:1829:1829))
        (PORT d[6] (2067:2067:2067) (2402:2402:2402))
        (PORT d[7] (1174:1174:1174) (1411:1411:1411))
        (PORT d[8] (1528:1528:1528) (1764:1764:1764))
        (PORT d[9] (2269:2269:2269) (2623:2623:2623))
        (PORT d[10] (1918:1918:1918) (2200:2200:2200))
        (PORT d[11] (2084:2084:2084) (2417:2417:2417))
        (PORT d[12] (1409:1409:1409) (1675:1675:1675))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1500:1500:1500))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (1725:1725:1725) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (985:985:985))
        (PORT datab (679:679:679) (799:799:799))
        (PORT datac (1017:1017:1017) (1167:1167:1167))
        (PORT datad (915:915:915) (1036:1036:1036))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1658:1658:1658))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1660:1660:1660))
        (PORT d[1] (1005:1005:1005) (1202:1202:1202))
        (PORT d[2] (1013:1013:1013) (1212:1212:1212))
        (PORT d[3] (1135:1135:1135) (1345:1345:1345))
        (PORT d[4] (1209:1209:1209) (1443:1443:1443))
        (PORT d[5] (1560:1560:1560) (1880:1880:1880))
        (PORT d[6] (2735:2735:2735) (3201:3201:3201))
        (PORT d[7] (1263:1263:1263) (1498:1498:1498))
        (PORT d[8] (1864:1864:1864) (2197:2197:2197))
        (PORT d[9] (2437:2437:2437) (2830:2830:2830))
        (PORT d[10] (1843:1843:1843) (2164:2164:2164))
        (PORT d[11] (2352:2352:2352) (2738:2738:2738))
        (PORT d[12] (1615:1615:1615) (1926:1926:1926))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1679:1679:1679))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT d[0] (1842:1842:1842) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (795:795:795) (928:928:928))
        (PORT clk (1350:1350:1350) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (2069:2069:2069))
        (PORT d[1] (1548:1548:1548) (1833:1833:1833))
        (PORT d[2] (870:870:870) (1017:1017:1017))
        (PORT d[3] (620:620:620) (738:738:738))
        (PORT d[4] (1051:1051:1051) (1257:1257:1257))
        (PORT d[5] (1579:1579:1579) (1873:1873:1873))
        (PORT d[6] (963:963:963) (1123:1123:1123))
        (PORT d[7] (1540:1540:1540) (1824:1824:1824))
        (PORT d[8] (1016:1016:1016) (1185:1185:1185))
        (PORT d[9] (539:539:539) (637:637:637))
        (PORT d[10] (1048:1048:1048) (1221:1221:1221))
        (PORT d[11] (723:723:723) (858:858:858))
        (PORT d[12] (1314:1314:1314) (1550:1550:1550))
        (PORT clk (1348:1348:1348) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1113:1113:1113))
        (PORT clk (1348:1348:1348) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (PORT d[0] (1286:1286:1286) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (985:985:985))
        (PORT datab (680:680:680) (800:800:800))
        (PORT datac (1003:1003:1003) (1159:1159:1159))
        (PORT datad (703:703:703) (784:784:784))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (978:978:978) (1135:1135:1135))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (2116:2116:2116))
        (PORT d[1] (1709:1709:1709) (2013:2013:2013))
        (PORT d[2] (675:675:675) (795:795:795))
        (PORT d[3] (588:588:588) (699:699:699))
        (PORT d[4] (1068:1068:1068) (1284:1284:1284))
        (PORT d[5] (983:983:983) (1182:1182:1182))
        (PORT d[6] (791:791:791) (925:925:925))
        (PORT d[7] (1561:1561:1561) (1849:1849:1849))
        (PORT d[8] (842:842:842) (987:987:987))
        (PORT d[9] (351:351:351) (421:421:421))
        (PORT d[10] (878:878:878) (1031:1031:1031))
        (PORT d[11] (682:682:682) (813:813:813))
        (PORT d[12] (1505:1505:1505) (1769:1769:1769))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (754:754:754) (807:807:807))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d[0] (1236:1236:1236) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (952:952:952) (1102:1102:1102))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1944:1944:1944))
        (PORT d[1] (1546:1546:1546) (1828:1828:1828))
        (PORT d[2] (863:863:863) (1010:1010:1010))
        (PORT d[3] (609:609:609) (723:723:723))
        (PORT d[4] (1060:1060:1060) (1276:1276:1276))
        (PORT d[5] (1746:1746:1746) (2062:2062:2062))
        (PORT d[6] (1106:1106:1106) (1290:1290:1290))
        (PORT d[7] (1540:1540:1540) (1820:1820:1820))
        (PORT d[8] (1003:1003:1003) (1172:1172:1172))
        (PORT d[9] (531:531:531) (627:627:627))
        (PORT d[10] (875:875:875) (1025:1025:1025))
        (PORT d[11] (546:546:546) (652:652:652))
        (PORT d[12] (1487:1487:1487) (1747:1747:1747))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (660:660:660) (701:701:701))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT d[0] (1219:1219:1219) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (611:611:611))
        (PORT datab (526:526:526) (630:630:630))
        (PORT datac (358:358:358) (415:415:415))
        (PORT datad (503:503:503) (570:570:570))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1648:1648:1648))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1996:1996:1996))
        (PORT d[1] (1309:1309:1309) (1539:1539:1539))
        (PORT d[2] (1027:1027:1027) (1233:1233:1233))
        (PORT d[3] (1172:1172:1172) (1393:1393:1393))
        (PORT d[4] (1222:1222:1222) (1458:1458:1458))
        (PORT d[5] (1742:1742:1742) (2088:2088:2088))
        (PORT d[6] (2815:2815:2815) (3287:3287:3287))
        (PORT d[7] (1162:1162:1162) (1387:1387:1387))
        (PORT d[8] (2013:2013:2013) (2356:2356:2356))
        (PORT d[9] (2468:2468:2468) (2869:2869:2869))
        (PORT d[10] (1834:1834:1834) (2143:2143:2143))
        (PORT d[11] (2532:2532:2532) (2949:2949:2949))
        (PORT d[12] (1894:1894:1894) (2229:2229:2229))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1385:1385:1385))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT d[0] (1871:1871:1871) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1462:1462:1462))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (2001:2001:2001))
        (PORT d[1] (1166:1166:1166) (1380:1380:1380))
        (PORT d[2] (1176:1176:1176) (1398:1398:1398))
        (PORT d[3] (969:969:969) (1156:1156:1156))
        (PORT d[4] (1222:1222:1222) (1458:1458:1458))
        (PORT d[5] (1559:1559:1559) (1879:1879:1879))
        (PORT d[6] (2898:2898:2898) (3381:3381:3381))
        (PORT d[7] (1162:1162:1162) (1387:1387:1387))
        (PORT d[8] (2019:2019:2019) (2367:2367:2367))
        (PORT d[9] (2296:2296:2296) (2670:2670:2670))
        (PORT d[10] (1849:1849:1849) (2171:2171:2171))
        (PORT d[11] (2483:2483:2483) (2883:2883:2883))
        (PORT d[12] (1727:1727:1727) (2034:2034:2034))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1935:1935:1935))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT d[0] (2021:2021:2021) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (249:249:249))
        (PORT datab (1218:1218:1218) (1445:1445:1445))
        (PORT datac (878:878:878) (1033:1033:1033))
        (PORT datad (365:365:365) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1225:1225:1225))
        (PORT datac (529:529:529) (597:597:597))
        (PORT datad (656:656:656) (765:765:765))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1226:1226:1226))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (876:876:876))
        (PORT datab (124:124:124) (156:156:156))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (3099:3099:3099) (3520:3520:3520))
        (PORT sload (1214:1214:1214) (1389:1389:1389))
        (PORT ena (1038:1038:1038) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (142:142:142))
        (PORT datab (2441:2441:2441) (2798:2798:2798))
        (PORT datac (1036:1036:1036) (1070:1070:1070))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (141:141:141))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (2425:2425:2425) (2781:2781:2781))
        (PORT datad (1047:1047:1047) (1076:1076:1076))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2515:2515:2515) (2910:2910:2910))
        (PORT datab (278:278:278) (351:351:351))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (1069:1069:1069) (1105:1105:1105))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (141:141:141))
        (PORT datab (279:279:279) (352:352:352))
        (PORT datac (2493:2493:2493) (2886:2886:2886))
        (PORT datad (1068:1068:1068) (1103:1103:1103))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[9\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (645:645:645))
        (PORT datab (524:524:524) (622:622:622))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (95:95:95) (116:116:116))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[9\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (510:510:510) (613:613:613))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (191:191:191) (226:226:226))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2217:2217:2217) (2568:2568:2568))
        (PORT datab (1058:1058:1058) (1097:1097:1097))
        (PORT datac (260:260:260) (331:331:331))
        (PORT datad (326:326:326) (373:373:373))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (145:145:145))
        (PORT datab (1794:1794:1794) (2090:2090:2090))
        (PORT datac (1040:1040:1040) (1073:1073:1073))
        (PORT datad (236:236:236) (294:294:294))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (476:476:476))
        (PORT datab (113:113:113) (141:141:141))
        (PORT datac (1064:1064:1064) (1104:1104:1104))
        (PORT datad (2633:2633:2633) (3041:3041:3041))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2280:2280:2280) (2641:2641:2641))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (375:375:375) (457:457:457))
        (PORT datad (1049:1049:1049) (1085:1085:1085))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[9\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (644:644:644))
        (PORT datab (525:525:525) (624:624:624))
        (PORT datac (181:181:181) (212:212:212))
        (PORT datad (169:169:169) (194:194:194))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[9\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (637:637:637))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (304:304:304) (347:347:347))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (854:854:854))
        (PORT datab (175:175:175) (210:210:210))
        (PORT datad (317:317:317) (365:365:365))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (151:151:151))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1038:1038:1038) (1068:1068:1068))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT asdata (666:666:666) (736:736:736))
        (PORT ena (1062:1062:1062) (1177:1177:1177))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[10\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (1013:1013:1013))
        (PORT datab (591:591:591) (681:681:681))
        (PORT datac (342:342:342) (406:406:406))
        (PORT datad (737:737:737) (854:854:854))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[10\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1443:1443:1443))
        (PORT datab (644:644:644) (756:756:756))
        (PORT datac (843:843:843) (962:962:962))
        (PORT datad (766:766:766) (889:889:889))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (588:588:588))
        (PORT datab (398:398:398) (481:481:481))
        (PORT datac (377:377:377) (457:457:457))
        (PORT datad (519:519:519) (607:607:607))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (491:491:491))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[10\]\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (415:415:415))
        (PORT datab (400:400:400) (481:481:481))
        (PORT datac (722:722:722) (850:850:850))
        (PORT datad (651:651:651) (754:754:754))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[10\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (388:388:388))
        (PORT datab (510:510:510) (598:598:598))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[10\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (429:429:429))
        (PORT datab (572:572:572) (656:656:656))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (309:309:309) (352:352:352))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[10\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1282:1282:1282) (1477:1477:1477))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[10\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1653:1653:1653))
        (PORT datac (860:860:860) (1021:1021:1021))
        (PORT datad (673:673:673) (759:759:759))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[10\])
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (366:366:366))
        (PORT datac (1041:1041:1041) (1073:1073:1073))
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (470:470:470) (549:549:549))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1020:1020:1020))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (864:864:864) (999:999:999))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (2066:2066:2066))
        (PORT d[1] (1686:1686:1686) (1975:1975:1975))
        (PORT d[2] (1439:1439:1439) (1688:1688:1688))
        (PORT d[3] (759:759:759) (890:890:890))
        (PORT d[4] (971:971:971) (1166:1166:1166))
        (PORT d[5] (1594:1594:1594) (1892:1892:1892))
        (PORT d[6] (971:971:971) (1131:1131:1131))
        (PORT d[7] (1376:1376:1376) (1638:1638:1638))
        (PORT d[8] (1023:1023:1023) (1193:1193:1193))
        (PORT d[9] (540:540:540) (638:638:638))
        (PORT d[10] (1060:1060:1060) (1236:1236:1236))
        (PORT d[11] (744:744:744) (886:886:886))
        (PORT d[12] (1313:1313:1313) (1549:1549:1549))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (1058:1058:1058))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (PORT d[0] (1230:1230:1230) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (885:885:885) (1022:1022:1022))
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (2045:2045:2045))
        (PORT d[1] (1385:1385:1385) (1648:1648:1648))
        (PORT d[2] (924:924:924) (1107:1107:1107))
        (PORT d[3] (789:789:789) (930:930:930))
        (PORT d[4] (1272:1272:1272) (1511:1511:1511))
        (PORT d[5] (1593:1593:1593) (1891:1891:1891))
        (PORT d[6] (984:984:984) (1151:1151:1151))
        (PORT d[7] (1376:1376:1376) (1637:1637:1637))
        (PORT d[8] (1294:1294:1294) (1498:1498:1498))
        (PORT d[9] (714:714:714) (841:841:841))
        (PORT d[10] (1057:1057:1057) (1231:1231:1231))
        (PORT d[11] (732:732:732) (867:867:867))
        (PORT d[12] (1295:1295:1295) (1527:1527:1527))
        (PORT clk (1337:1337:1337) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (886:886:886) (968:968:968))
        (PORT clk (1337:1337:1337) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (PORT d[0] (1213:1213:1213) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[10\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (828:828:828))
        (PORT datab (709:709:709) (844:844:844))
        (PORT datac (331:331:331) (372:372:372))
        (PORT datad (494:494:494) (565:565:565))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1432:1432:1432))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2112:2112:2112))
        (PORT d[1] (1767:1767:1767) (2084:2084:2084))
        (PORT d[2] (1015:1015:1015) (1204:1204:1204))
        (PORT d[3] (1176:1176:1176) (1391:1391:1391))
        (PORT d[4] (1085:1085:1085) (1304:1304:1304))
        (PORT d[5] (1195:1195:1195) (1422:1422:1422))
        (PORT d[6] (2342:2342:2342) (2690:2690:2690))
        (PORT d[7] (1769:1769:1769) (2087:2087:2087))
        (PORT d[8] (2429:2429:2429) (2790:2790:2790))
        (PORT d[9] (1210:1210:1210) (1395:1395:1395))
        (PORT d[10] (2218:2218:2218) (2594:2594:2594))
        (PORT d[11] (1052:1052:1052) (1220:1220:1220))
        (PORT d[12] (811:811:811) (978:978:978))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1564:1564:1564))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT d[0] (1886:1886:1886) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1381:1381:1381))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1902:1902:1902))
        (PORT d[1] (1567:1567:1567) (1855:1855:1855))
        (PORT d[2] (991:991:991) (1196:1196:1196))
        (PORT d[3] (1307:1307:1307) (1540:1540:1540))
        (PORT d[4] (1060:1060:1060) (1274:1274:1274))
        (PORT d[5] (1015:1015:1015) (1220:1220:1220))
        (PORT d[6] (2178:2178:2178) (2510:2510:2510))
        (PORT d[7] (1581:1581:1581) (1864:1864:1864))
        (PORT d[8] (2258:2258:2258) (2586:2586:2586))
        (PORT d[9] (3091:3091:3091) (3594:3594:3594))
        (PORT d[10] (2035:2035:2035) (2387:2387:2387))
        (PORT d[11] (2743:2743:2743) (3166:3166:3166))
        (PORT d[12] (1389:1389:1389) (1654:1654:1654))
        (PORT clk (1318:1318:1318) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1385:1385:1385))
        (PORT clk (1318:1318:1318) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1343:1343:1343))
        (PORT d[0] (1444:1444:1444) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[10\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1050:1050:1050))
        (PORT datab (1262:1262:1262) (1502:1502:1502))
        (PORT datac (332:332:332) (373:373:373))
        (PORT datad (514:514:514) (585:585:585))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1231:1231:1231))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1913:1913:1913))
        (PORT d[1] (1503:1503:1503) (1767:1767:1767))
        (PORT d[2] (1264:1264:1264) (1491:1491:1491))
        (PORT d[3] (1060:1060:1060) (1247:1247:1247))
        (PORT d[4] (1084:1084:1084) (1295:1295:1295))
        (PORT d[5] (1411:1411:1411) (1682:1682:1682))
        (PORT d[6] (1395:1395:1395) (1610:1610:1610))
        (PORT d[7] (1177:1177:1177) (1408:1408:1408))
        (PORT d[8] (1324:1324:1324) (1537:1537:1537))
        (PORT d[9] (896:896:896) (1044:1044:1044))
        (PORT d[10] (1240:1240:1240) (1443:1443:1443))
        (PORT d[11] (927:927:927) (1093:1093:1093))
        (PORT d[12] (1270:1270:1270) (1495:1495:1495))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (904:904:904) (1007:1007:1007))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (1417:1417:1417) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1422:1422:1422))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1895:1895:1895))
        (PORT d[1] (1147:1147:1147) (1357:1357:1357))
        (PORT d[2] (1091:1091:1091) (1295:1295:1295))
        (PORT d[3] (1182:1182:1182) (1379:1379:1379))
        (PORT d[4] (986:986:986) (1174:1174:1174))
        (PORT d[5] (1729:1729:1729) (2029:2029:2029))
        (PORT d[6] (1498:1498:1498) (1734:1734:1734))
        (PORT d[7] (1342:1342:1342) (1595:1595:1595))
        (PORT d[8] (1387:1387:1387) (1606:1606:1606))
        (PORT d[9] (2776:2776:2776) (3237:3237:3237))
        (PORT d[10] (2440:2440:2440) (2868:2868:2868))
        (PORT d[11] (1108:1108:1108) (1300:1300:1300))
        (PORT d[12] (1476:1476:1476) (1735:1735:1735))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1391:1391:1391))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT d[0] (1515:1515:1515) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (1024:1024:1024))
        (PORT datab (875:875:875) (1031:1031:1031))
        (PORT datac (331:331:331) (371:371:371))
        (PORT datad (525:525:525) (601:601:601))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1423:1423:1423))
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (2120:2120:2120))
        (PORT d[1] (966:966:966) (1155:1155:1155))
        (PORT d[2] (1084:1084:1084) (1288:1288:1288))
        (PORT d[3] (1033:1033:1033) (1214:1214:1214))
        (PORT d[4] (1055:1055:1055) (1260:1260:1260))
        (PORT d[5] (1385:1385:1385) (1646:1646:1646))
        (PORT d[6] (1345:1345:1345) (1568:1568:1568))
        (PORT d[7] (1352:1352:1352) (1607:1607:1607))
        (PORT d[8] (1388:1388:1388) (1607:1607:1607))
        (PORT d[9] (2788:2788:2788) (3252:3252:3252))
        (PORT d[10] (2418:2418:2418) (2842:2842:2842))
        (PORT d[11] (1096:1096:1096) (1281:1281:1281))
        (PORT d[12] (1330:1330:1330) (1576:1576:1576))
        (PORT clk (1337:1337:1337) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1577:1577:1577))
        (PORT clk (1337:1337:1337) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (PORT d[0] (2152:2152:2152) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (692:692:692) (806:806:806))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (2091:2091:2091))
        (PORT d[1] (1568:1568:1568) (1858:1858:1858))
        (PORT d[2] (1616:1616:1616) (1886:1886:1886))
        (PORT d[3] (612:612:612) (728:728:728))
        (PORT d[4] (1068:1068:1068) (1285:1285:1285))
        (PORT d[5] (971:971:971) (1163:1163:1163))
        (PORT d[6] (804:804:804) (946:946:946))
        (PORT d[7] (1560:1560:1560) (1848:1848:1848))
        (PORT d[8] (843:843:843) (987:987:987))
        (PORT d[9] (529:529:529) (631:631:631))
        (PORT d[10] (886:886:886) (1042:1042:1042))
        (PORT d[11] (559:559:559) (671:671:671))
        (PORT d[12] (1504:1504:1504) (1768:1768:1768))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (765:765:765) (823:823:823))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (962:962:962) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (938:938:938))
        (PORT datab (784:784:784) (936:936:936))
        (PORT datac (837:837:837) (957:957:957))
        (PORT datad (611:611:611) (688:688:688))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (1173:1173:1173) (1377:1377:1377))
        (PORT datac (604:604:604) (692:692:692))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[10\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (698:698:698))
        (PORT datab (1172:1172:1172) (1376:1376:1376))
        (PORT datac (752:752:752) (857:857:857))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (592:592:592))
        (PORT datab (124:124:124) (155:155:155))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (3060:3060:3060) (3464:3464:3464))
        (PORT sload (1193:1193:1193) (1353:1353:1353))
        (PORT ena (1067:1067:1067) (1192:1192:1192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1834:1834:1834) (2143:2143:2143))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1052:1052:1052) (1088:1088:1088))
        (PORT datad (249:249:249) (304:304:304))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2384:2384:2384) (2762:2762:2762))
        (PORT datab (245:245:245) (310:310:310))
        (PORT datac (293:293:293) (337:337:337))
        (PORT datad (1083:1083:1083) (1120:1120:1120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2484:2484:2484) (2840:2840:2840))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (414:414:414) (504:504:504))
        (PORT datad (1077:1077:1077) (1116:1116:1116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[10\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (766:766:766))
        (PORT datab (386:386:386) (476:476:476))
        (PORT datac (172:172:172) (198:198:198))
        (PORT datad (329:329:329) (371:371:371))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2371:2371:2371) (2713:2713:2713))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1074:1074:1074) (1111:1111:1111))
        (PORT datad (372:372:372) (440:440:440))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (271:271:271))
        (PORT datab (823:823:823) (966:966:966))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (287:287:287) (329:329:329))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1740:1740:1740) (2041:2041:2041))
        (PORT datab (1083:1083:1083) (1131:1131:1131))
        (PORT datac (694:694:694) (787:787:787))
        (PORT datad (229:229:229) (284:284:284))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2173:2173:2173) (2493:2493:2493))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (1056:1056:1056) (1094:1094:1094))
        (PORT datad (142:142:142) (179:179:179))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (2284:2284:2284) (2648:2648:2648))
        (PORT datac (415:415:415) (504:504:504))
        (PORT datad (1048:1048:1048) (1084:1084:1084))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2522:2522:2522) (2917:2917:2917))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (395:395:395) (479:479:479))
        (PORT datad (1064:1064:1064) (1099:1099:1099))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (767:767:767))
        (PORT datab (384:384:384) (475:475:475))
        (PORT datac (346:346:346) (395:395:395))
        (PORT datad (328:328:328) (376:376:376))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (767:767:767))
        (PORT datab (196:196:196) (234:234:234))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[10\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (779:779:779) (915:915:915))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[10\])
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (161:161:161))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1041:1041:1041) (1070:1070:1070))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1213:1213:1213))
        (PORT asdata (689:689:689) (760:760:760))
        (PORT ena (1062:1062:1062) (1177:1177:1177))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (459:459:459))
        (PORT datac (479:479:479) (565:565:565))
        (PORT datad (381:381:381) (458:458:458))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (517:517:517) (611:611:611))
        (PORT datad (346:346:346) (401:401:401))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (628:628:628))
        (PORT datab (541:541:541) (643:643:643))
        (PORT datac (364:364:364) (443:443:443))
        (PORT datad (726:726:726) (864:864:864))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (490:490:490) (577:577:577))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (289:289:289) (333:333:333))
        (PORT datad (530:530:530) (623:623:623))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[4\]\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (506:506:506))
        (PORT datab (428:428:428) (523:523:523))
        (PORT datac (482:482:482) (564:564:564))
        (PORT datad (203:203:203) (236:236:236))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[4\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (148:148:148))
        (PORT datab (227:227:227) (269:269:269))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (444:444:444) (507:507:507))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[4\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (568:568:568))
        (PORT datab (129:129:129) (157:157:157))
        (PORT datac (333:333:333) (380:380:380))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[4\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (634:634:634))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (1534:1534:1534) (1752:1752:1752))
        (PORT datad (471:471:471) (563:563:563))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[4\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (409:409:409))
        (PORT datac (983:983:983) (1130:1130:1130))
        (PORT datad (1460:1460:1460) (1648:1648:1648))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (124:124:124) (156:156:156))
        (PORT datac (466:466:466) (531:531:531))
        (PORT datad (1049:1049:1049) (1077:1077:1077))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|addr_ram\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (345:345:345) (395:395:395))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1083:1083:1083) (1200:1200:1200))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1911:1911:1911))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2331:2331:2331))
        (PORT d[1] (1938:1938:1938) (2276:2276:2276))
        (PORT d[2] (1368:1368:1368) (1613:1613:1613))
        (PORT d[3] (1351:1351:1351) (1595:1595:1595))
        (PORT d[4] (1278:1278:1278) (1525:1525:1525))
        (PORT d[5] (1155:1155:1155) (1368:1368:1368))
        (PORT d[6] (1793:1793:1793) (2093:2093:2093))
        (PORT d[7] (1861:1861:1861) (2196:2196:2196))
        (PORT d[8] (2263:2263:2263) (2617:2617:2617))
        (PORT d[9] (1389:1389:1389) (1597:1597:1597))
        (PORT d[10] (2122:2122:2122) (2454:2454:2454))
        (PORT d[11] (2415:2415:2415) (2801:2801:2801))
        (PORT d[12] (759:759:759) (925:925:925))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1442:1442:1442))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT d[0] (1696:1696:1696) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1324:1324:1324))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (2047:2047:2047))
        (PORT d[1] (1355:1355:1355) (1605:1605:1605))
        (PORT d[2] (1244:1244:1244) (1468:1468:1468))
        (PORT d[3] (868:868:868) (1023:1023:1023))
        (PORT d[4] (1068:1068:1068) (1269:1269:1269))
        (PORT d[5] (1234:1234:1234) (1484:1484:1484))
        (PORT d[6] (1336:1336:1336) (1551:1551:1551))
        (PORT d[7] (1549:1549:1549) (1835:1835:1835))
        (PORT d[8] (1380:1380:1380) (1597:1597:1597))
        (PORT d[9] (918:918:918) (1069:1069:1069))
        (PORT d[10] (1420:1420:1420) (1648:1648:1648))
        (PORT d[11] (1087:1087:1087) (1271:1271:1271))
        (PORT d[12] (1481:1481:1481) (1744:1744:1744))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1116:1116:1116))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT d[0] (1324:1324:1324) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1160:1160:1160))
        (PORT datab (813:813:813) (948:948:948))
        (PORT datac (921:921:921) (1058:1058:1058))
        (PORT datad (954:954:954) (1084:1084:1084))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1514:1514:1514))
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1717:1717:1717))
        (PORT d[1] (1407:1407:1407) (1675:1675:1675))
        (PORT d[2] (1132:1132:1132) (1340:1340:1340))
        (PORT d[3] (1175:1175:1175) (1384:1384:1384))
        (PORT d[4] (1073:1073:1073) (1290:1290:1290))
        (PORT d[5] (1211:1211:1211) (1435:1435:1435))
        (PORT d[6] (2205:2205:2205) (2546:2546:2546))
        (PORT d[7] (1573:1573:1573) (1855:1855:1855))
        (PORT d[8] (2234:2234:2234) (2569:2569:2569))
        (PORT d[9] (3085:3085:3085) (3587:3587:3587))
        (PORT d[10] (2031:2031:2031) (2380:2380:2380))
        (PORT d[11] (2596:2596:2596) (3004:3004:3004))
        (PORT d[12] (1385:1385:1385) (1651:1651:1651))
        (PORT clk (1312:1312:1312) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1789:1789:1789))
        (PORT clk (1312:1312:1312) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1337:1337:1337))
        (PORT d[0] (1615:1615:1615) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1549:1549:1549))
        (PORT clk (1291:1291:1291) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1879:1879:1879))
        (PORT d[1] (1226:1226:1226) (1471:1471:1471))
        (PORT d[2] (1005:1005:1005) (1199:1199:1199))
        (PORT d[3] (1317:1317:1317) (1543:1543:1543))
        (PORT d[4] (1242:1242:1242) (1480:1480:1480))
        (PORT d[5] (1194:1194:1194) (1419:1419:1419))
        (PORT d[6] (2012:2012:2012) (2323:2323:2323))
        (PORT d[7] (1393:1393:1393) (1640:1640:1640))
        (PORT d[8] (2075:2075:2075) (2382:2382:2382))
        (PORT d[9] (2914:2914:2914) (3395:3395:3395))
        (PORT d[10] (1876:1876:1876) (2204:2204:2204))
        (PORT d[11] (2562:2562:2562) (2959:2959:2959))
        (PORT d[12] (1180:1180:1180) (1411:1411:1411))
        (PORT clk (1289:1289:1289) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1566:1566:1566))
        (PORT clk (1289:1289:1289) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1314:1314:1314))
        (PORT d[0] (1943:1943:1943) (2166:2166:2166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (811:811:811) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (812:812:812) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (812:812:812) (826:826:826))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (812:812:812) (826:826:826))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1242:1242:1242))
        (PORT datab (1272:1272:1272) (1505:1505:1505))
        (PORT datac (333:333:333) (374:374:374))
        (PORT datad (513:513:513) (583:583:583))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (2206:2206:2206))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1553:1553:1553))
        (PORT d[1] (1038:1038:1038) (1216:1216:1216))
        (PORT d[2] (1331:1331:1331) (1544:1544:1544))
        (PORT d[3] (885:885:885) (1039:1039:1039))
        (PORT d[4] (1089:1089:1089) (1280:1280:1280))
        (PORT d[5] (1564:1564:1564) (1889:1889:1889))
        (PORT d[6] (1863:1863:1863) (2175:2175:2175))
        (PORT d[7] (1089:1089:1089) (1299:1299:1299))
        (PORT d[8] (2317:2317:2317) (2725:2725:2725))
        (PORT d[9] (2273:2273:2273) (2629:2629:2629))
        (PORT d[10] (2445:2445:2445) (2875:2875:2875))
        (PORT d[11] (2238:2238:2238) (2585:2585:2585))
        (PORT d[12] (1206:1206:1206) (1439:1439:1439))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1447:1447:1447))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (PORT d[0] (1679:1679:1679) (1807:1807:1807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1733:1733:1733))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2280:2280:2280))
        (PORT d[1] (1762:1762:1762) (2076:2076:2076))
        (PORT d[2] (1194:1194:1194) (1419:1419:1419))
        (PORT d[3] (1205:1205:1205) (1426:1426:1426))
        (PORT d[4] (1085:1085:1085) (1302:1302:1302))
        (PORT d[5] (963:963:963) (1147:1147:1147))
        (PORT d[6] (1801:1801:1801) (2099:2099:2099))
        (PORT d[7] (1759:1759:1759) (2074:2074:2074))
        (PORT d[8] (2436:2436:2436) (2797:2797:2797))
        (PORT d[9] (1217:1217:1217) (1403:1403:1403))
        (PORT d[10] (2135:2135:2135) (2470:2470:2470))
        (PORT d[11] (1196:1196:1196) (1383:1383:1383))
        (PORT d[12] (797:797:797) (958:958:958))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1302:1302:1302))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (1349:1349:1349) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[13\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (1126:1126:1126))
        (PORT datab (813:813:813) (947:947:947))
        (PORT datac (785:785:785) (909:909:909))
        (PORT datad (699:699:699) (805:805:805))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (2203:2203:2203))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1552:1552:1552))
        (PORT d[1] (903:903:903) (1062:1062:1062))
        (PORT d[2] (1015:1015:1015) (1178:1178:1178))
        (PORT d[3] (940:940:940) (1116:1116:1116))
        (PORT d[4] (1106:1106:1106) (1301:1301:1301))
        (PORT d[5] (1696:1696:1696) (2033:2033:2033))
        (PORT d[6] (1887:1887:1887) (2196:2196:2196))
        (PORT d[7] (1212:1212:1212) (1430:1430:1430))
        (PORT d[8] (2273:2273:2273) (2658:2658:2658))
        (PORT d[9] (2438:2438:2438) (2814:2814:2814))
        (PORT d[10] (2261:2261:2261) (2661:2661:2661))
        (PORT d[11] (2231:2231:2231) (2568:2568:2568))
        (PORT d[12] (1222:1222:1222) (1457:1457:1457))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1250:1250:1250))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT d[0] (1895:1895:1895) (2112:2112:2112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2396:2396:2396))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1342:1342:1342))
        (PORT d[1] (1212:1212:1212) (1401:1401:1401))
        (PORT d[2] (1485:1485:1485) (1713:1713:1713))
        (PORT d[3] (970:970:970) (1158:1158:1158))
        (PORT d[4] (1088:1088:1088) (1283:1283:1283))
        (PORT d[5] (1472:1472:1472) (1786:1786:1786))
        (PORT d[6] (2024:2024:2024) (2358:2358:2358))
        (PORT d[7] (1358:1358:1358) (1619:1619:1619))
        (PORT d[8] (2334:2334:2334) (2741:2741:2741))
        (PORT d[9] (2266:2266:2266) (2622:2622:2622))
        (PORT d[10] (2616:2616:2616) (3064:3064:3064))
        (PORT d[11] (2211:2211:2211) (2530:2530:2530))
        (PORT d[12] (1246:1246:1246) (1495:1495:1495))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1672:1672:1672))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (1699:1699:1699) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[13\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (1126:1126:1126))
        (PORT datab (813:813:813) (947:947:947))
        (PORT datac (746:746:746) (859:859:859))
        (PORT datad (794:794:794) (903:903:903))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[13\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (616:616:616) (719:719:719))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[13\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (631:631:631) (741:741:741))
        (PORT datac (699:699:699) (814:814:814))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (884:884:884))
        (PORT datab (361:361:361) (419:419:419))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2801:2801:2801) (3164:3164:3164))
        (PORT sload (1119:1119:1119) (1271:1271:1271))
        (PORT ena (1064:1064:1064) (1185:1185:1185))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (1664:1664:1664) (1923:1923:1923))
        (PORT datac (1036:1036:1036) (1069:1069:1069))
        (PORT datad (140:140:140) (176:176:176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2498:2498:2498) (2861:2861:2861))
        (PORT datab (1107:1107:1107) (1154:1154:1154))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (374:374:374) (445:445:445))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (2507:2507:2507) (2898:2898:2898))
        (PORT datac (358:358:358) (427:427:427))
        (PORT datad (1077:1077:1077) (1116:1116:1116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[13\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (660:660:660))
        (PORT datab (573:573:573) (676:676:676))
        (PORT datac (190:190:190) (222:222:222))
        (PORT datad (320:320:320) (360:360:360))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (303:303:303))
        (PORT datab (106:106:106) (137:137:137))
        (PORT datac (2448:2448:2448) (2818:2818:2818))
        (PORT datad (1047:1047:1047) (1076:1076:1076))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[13\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (558:558:558) (664:664:664))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2224:2224:2224) (2540:2540:2540))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1036:1036:1036) (1069:1069:1069))
        (PORT datad (226:226:226) (277:277:277))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (145:145:145))
        (PORT datab (1670:1670:1670) (1937:1937:1937))
        (PORT datac (1063:1063:1063) (1103:1103:1103))
        (PORT datad (366:366:366) (432:432:432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1126:1126:1126))
        (PORT datab (2504:2504:2504) (2897:2897:2897))
        (PORT datac (358:358:358) (427:427:427))
        (PORT datad (172:172:172) (196:196:196))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2279:2279:2279) (2641:2641:2641))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (361:361:361) (431:431:431))
        (PORT datad (1049:1049:1049) (1085:1085:1085))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[13\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (658:658:658))
        (PORT datab (571:571:571) (674:674:674))
        (PORT datac (315:315:315) (354:354:354))
        (PORT datad (297:297:297) (335:335:335))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[13\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (228:228:228))
        (PORT datab (569:569:569) (672:672:672))
        (PORT datac (282:282:282) (326:326:326))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[13\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (886:886:886) (1017:1017:1017))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (152:152:152))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (1037:1037:1037) (1067:1067:1067))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1212:1212:1212))
        (PORT asdata (690:690:690) (766:766:766))
        (PORT ena (1091:1091:1091) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (1109:1109:1109))
        (PORT datab (1065:1065:1065) (1227:1227:1227))
        (PORT datac (2067:2067:2067) (2369:2369:2369))
        (PORT datad (303:303:303) (347:347:347))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1098:1098:1098) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~41)
    (DELAY
      (ABSOLUTE
        (PORT datac (588:588:588) (673:673:673))
        (PORT datad (366:366:366) (442:442:442))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (735:735:735))
        (PORT datab (622:622:622) (715:715:715))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (705:705:705))
        (PORT datab (478:478:478) (555:555:555))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[14\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (939:939:939))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (816:816:816) (951:951:951))
        (PORT datad (599:599:599) (706:706:706))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[14\]\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (766:766:766))
        (PORT datab (1011:1011:1011) (1185:1185:1185))
        (PORT datac (768:768:768) (898:898:898))
        (PORT datad (587:587:587) (697:697:697))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (520:520:520))
        (PORT datab (159:159:159) (214:214:214))
        (PORT datad (400:400:400) (479:479:479))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (292:292:292))
        (PORT datab (399:399:399) (482:482:482))
        (PORT datad (400:400:400) (479:479:479))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (805:805:805))
        (PORT datab (468:468:468) (541:541:541))
        (PORT datac (178:178:178) (216:216:216))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (742:742:742))
        (PORT datab (532:532:532) (633:633:633))
        (PORT datac (318:318:318) (374:374:374))
        (PORT datad (449:449:449) (525:525:525))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (815:815:815))
        (PORT datab (121:121:121) (151:151:151))
        (PORT datac (348:348:348) (414:414:414))
        (PORT datad (449:449:449) (515:515:515))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (734:734:734))
        (PORT datab (533:533:533) (643:643:643))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (158:158:158) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[14\]\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (402:402:402))
        (PORT datab (506:506:506) (584:584:584))
        (PORT datac (1719:1719:1719) (2020:2020:2020))
        (PORT datad (323:323:323) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[14\]\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (990:990:990))
        (PORT datab (744:744:744) (883:883:883))
        (PORT datac (582:582:582) (665:665:665))
        (PORT datad (597:597:597) (703:703:703))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[14\]\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (948:948:948))
        (PORT datac (263:263:263) (301:301:301))
        (PORT datad (283:283:283) (326:326:326))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (266:266:266))
        (PORT datac (104:104:104) (127:127:127))
        (PORT datad (1047:1047:1047) (1076:1076:1076))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (339:339:339) (391:391:391))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1096:1096:1096) (1226:1226:1226))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1725:1725:1725))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2704:2704:2704))
        (PORT d[1] (1662:1662:1662) (1976:1976:1976))
        (PORT d[2] (1576:1576:1576) (1870:1870:1870))
        (PORT d[3] (1382:1382:1382) (1646:1646:1646))
        (PORT d[4] (1668:1668:1668) (1996:1996:1996))
        (PORT d[5] (1248:1248:1248) (1446:1446:1446))
        (PORT d[6] (1761:1761:1761) (2020:2020:2020))
        (PORT d[7] (1300:1300:1300) (1534:1534:1534))
        (PORT d[8] (1432:1432:1432) (1669:1669:1669))
        (PORT d[9] (1666:1666:1666) (1913:1913:1913))
        (PORT d[10] (1377:1377:1377) (1597:1597:1597))
        (PORT d[11] (1694:1694:1694) (1948:1948:1948))
        (PORT d[12] (1501:1501:1501) (1796:1796:1796))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1347:1347:1347))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT d[0] (1439:1439:1439) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1690:1690:1690))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1318:1318:1318))
        (PORT d[1] (1653:1653:1653) (1968:1968:1968))
        (PORT d[2] (1537:1537:1537) (1819:1819:1819))
        (PORT d[3] (1375:1375:1375) (1640:1640:1640))
        (PORT d[4] (1724:1724:1724) (2054:2054:2054))
        (PORT d[5] (1225:1225:1225) (1418:1418:1418))
        (PORT d[6] (1776:1776:1776) (2040:2040:2040))
        (PORT d[7] (1132:1132:1132) (1355:1355:1355))
        (PORT d[8] (1223:1223:1223) (1410:1410:1410))
        (PORT d[9] (1687:1687:1687) (1937:1937:1937))
        (PORT d[10] (1571:1571:1571) (1821:1821:1821))
        (PORT d[11] (1698:1698:1698) (1948:1948:1948))
        (PORT d[12] (1371:1371:1371) (1645:1645:1645))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1418:1418:1418))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT d[0] (1460:1460:1460) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[14\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1288:1288:1288))
        (PORT datab (832:832:832) (967:967:967))
        (PORT datac (718:718:718) (870:870:870))
        (PORT datad (834:834:834) (960:960:960))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1889:1889:1889))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2786:2786:2786) (3248:3248:3248))
        (PORT d[1] (1219:1219:1219) (1460:1460:1460))
        (PORT d[2] (1221:1221:1221) (1454:1454:1454))
        (PORT d[3] (1204:1204:1204) (1429:1429:1429))
        (PORT d[4] (1473:1473:1473) (1754:1754:1754))
        (PORT d[5] (1885:1885:1885) (2244:2244:2244))
        (PORT d[6] (2680:2680:2680) (3130:3130:3130))
        (PORT d[7] (1268:1268:1268) (1490:1490:1490))
        (PORT d[8] (1976:1976:1976) (2305:2305:2305))
        (PORT d[9] (2108:2108:2108) (2442:2442:2442))
        (PORT d[10] (1649:1649:1649) (1935:1935:1935))
        (PORT d[11] (2291:2291:2291) (2657:2657:2657))
        (PORT d[12] (1614:1614:1614) (1917:1917:1917))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1423:1423:1423))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT d[0] (1702:1702:1702) (1861:1861:1861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1742:1742:1742))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1320:1320:1320))
        (PORT d[1] (1666:1666:1666) (1984:1984:1984))
        (PORT d[2] (1569:1569:1569) (1860:1860:1860))
        (PORT d[3] (1362:1362:1362) (1610:1610:1610))
        (PORT d[4] (1863:1863:1863) (2216:2216:2216))
        (PORT d[5] (1238:1238:1238) (1433:1433:1433))
        (PORT d[6] (1763:1763:1763) (2027:2027:2027))
        (PORT d[7] (1127:1127:1127) (1342:1342:1342))
        (PORT d[8] (1424:1424:1424) (1655:1655:1655))
        (PORT d[9] (1500:1500:1500) (1722:1722:1722))
        (PORT d[10] (1398:1398:1398) (1626:1626:1626))
        (PORT d[11] (1514:1514:1514) (1737:1737:1737))
        (PORT d[12] (1187:1187:1187) (1427:1427:1427))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1641:1641:1641))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (PORT d[0] (1662:1662:1662) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[14\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1289:1289:1289))
        (PORT datab (734:734:734) (893:893:893))
        (PORT datac (951:951:951) (1101:1101:1101))
        (PORT datad (872:872:872) (1006:1006:1006))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[14\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (734:734:734) (845:845:845))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (506:506:506) (586:586:586))
        (PORT clk (1378:1378:1378) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (557:557:557) (654:654:654))
        (PORT d[1] (531:531:531) (635:635:635))
        (PORT d[2] (1558:1558:1558) (1851:1851:1851))
        (PORT d[3] (1171:1171:1171) (1398:1398:1398))
        (PORT d[4] (1605:1605:1605) (1896:1896:1896))
        (PORT d[5] (659:659:659) (765:765:765))
        (PORT d[6] (1014:1014:1014) (1163:1163:1163))
        (PORT d[7] (1314:1314:1314) (1562:1562:1562))
        (PORT d[8] (1020:1020:1020) (1177:1177:1177))
        (PORT d[9] (1492:1492:1492) (1705:1705:1705))
        (PORT d[10] (1548:1548:1548) (1782:1782:1782))
        (PORT d[11] (1707:1707:1707) (1965:1965:1965))
        (PORT d[12] (945:945:945) (1087:1087:1087))
        (PORT clk (1376:1376:1376) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (1082:1082:1082))
        (PORT clk (1376:1376:1376) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1401:1401:1401))
        (PORT d[0] (1573:1573:1573) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1824:1824:1824))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (3098:3098:3098))
        (PORT d[1] (1784:1784:1784) (2110:2110:2110))
        (PORT d[2] (1218:1218:1218) (1449:1449:1449))
        (PORT d[3] (1195:1195:1195) (1423:1423:1423))
        (PORT d[4] (1288:1288:1288) (1527:1527:1527))
        (PORT d[5] (2297:2297:2297) (2732:2732:2732))
        (PORT d[6] (2673:2673:2673) (3123:3123:3123))
        (PORT d[7] (942:942:942) (1125:1125:1125))
        (PORT d[8] (1801:1801:1801) (2103:2103:2103))
        (PORT d[9] (2414:2414:2414) (2790:2790:2790))
        (PORT d[10] (1642:1642:1642) (1927:1927:1927))
        (PORT d[11] (2284:2284:2284) (2654:2654:2654))
        (PORT d[12] (1962:1962:1962) (2314:2314:2314))
        (PORT clk (1368:1368:1368) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1449:1449:1449))
        (PORT clk (1368:1368:1368) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1393:1393:1393))
        (PORT d[0] (1675:1675:1675) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[14\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (250:250:250))
        (PORT datab (1096:1096:1096) (1263:1263:1263))
        (PORT datac (704:704:704) (841:841:841))
        (PORT datad (970:970:970) (1124:1124:1124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (2057:2057:2057))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2693:2693:2693))
        (PORT d[1] (1432:1432:1432) (1708:1708:1708))
        (PORT d[2] (1460:1460:1460) (1734:1734:1734))
        (PORT d[3] (1724:1724:1724) (2026:2026:2026))
        (PORT d[4] (1620:1620:1620) (1909:1909:1909))
        (PORT d[5] (2108:2108:2108) (2521:2521:2521))
        (PORT d[6] (2507:2507:2507) (2926:2926:2926))
        (PORT d[7] (1160:1160:1160) (1379:1379:1379))
        (PORT d[8] (1453:1453:1453) (1715:1715:1715))
        (PORT d[9] (2086:2086:2086) (2416:2416:2416))
        (PORT d[10] (1631:1631:1631) (1919:1919:1919))
        (PORT d[11] (2087:2087:2087) (2424:2424:2424))
        (PORT d[12] (1582:1582:1582) (1880:1880:1880))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1298:1298:1298))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (1622:1622:1622) (1786:1786:1786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1549:1549:1549))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2662:2662:2662))
        (PORT d[1] (1755:1755:1755) (2076:2076:2076))
        (PORT d[2] (1233:1233:1233) (1472:1472:1472))
        (PORT d[3] (1382:1382:1382) (1642:1642:1642))
        (PORT d[4] (1293:1293:1293) (1546:1546:1546))
        (PORT d[5] (2317:2317:2317) (2758:2758:2758))
        (PORT d[6] (2625:2625:2625) (3054:3054:3054))
        (PORT d[7] (1113:1113:1113) (1315:1315:1315))
        (PORT d[8] (1799:1799:1799) (2105:2105:2105))
        (PORT d[9] (2244:2244:2244) (2592:2592:2592))
        (PORT d[10] (1632:1632:1632) (1906:1906:1906))
        (PORT d[11] (2108:2108:2108) (2447:2447:2447))
        (PORT d[12] (1954:1954:1954) (2306:2306:2306))
        (PORT clk (1369:1369:1369) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1358:1358:1358))
        (PORT clk (1369:1369:1369) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (PORT d[0] (1332:1332:1332) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[14\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1288:1288:1288))
        (PORT datab (734:734:734) (892:892:892))
        (PORT datac (1053:1053:1053) (1215:1215:1215))
        (PORT datad (1048:1048:1048) (1228:1228:1228))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[14\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (737:737:737) (849:849:849))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (334:334:334))
        (PORT datab (798:798:798) (913:913:913))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2875:2875:2875) (3249:3249:3249))
        (PORT sload (1416:1416:1416) (1604:1604:1604))
        (PORT ena (1037:1037:1037) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (142:142:142))
        (PORT datab (1695:1695:1695) (1970:1970:1970))
        (PORT datac (1042:1042:1042) (1075:1075:1075))
        (PORT datad (141:141:141) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (2531:2531:2531) (2910:2910:2910))
        (PORT datac (1076:1076:1076) (1115:1115:1115))
        (PORT datad (388:388:388) (466:466:466))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1140:1140:1140))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (2490:2490:2490) (2849:2849:2849))
        (PORT datad (395:395:395) (474:474:474))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[14\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (714:714:714))
        (PORT datab (531:531:531) (631:631:631))
        (PORT datac (316:316:316) (360:360:360))
        (PORT datad (336:336:336) (385:385:385))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (594:594:594))
        (PORT datab (227:227:227) (284:284:284))
        (PORT datac (2504:2504:2504) (2871:2871:2871))
        (PORT datad (1053:1053:1053) (1080:1080:1080))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[14\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (141:141:141))
        (PORT datab (535:535:535) (636:636:636))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1750:1750:1750) (2050:2050:2050))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1042:1042:1042) (1075:1075:1075))
        (PORT datad (222:222:222) (270:270:270))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1111:1111:1111))
        (PORT datab (2268:2268:2268) (2613:2613:2613))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (387:387:387) (465:465:465))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2532:2532:2532) (2908:2908:2908))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (407:407:407) (494:494:494))
        (PORT datad (1079:1079:1079) (1114:1114:1114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1109:1109:1109))
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (406:406:406) (494:494:494))
        (PORT datad (2338:2338:2338) (2683:2683:2683))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[14\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (713:713:713))
        (PORT datab (535:535:535) (635:635:635))
        (PORT datac (330:330:330) (377:377:377))
        (PORT datad (327:327:327) (375:375:375))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[14\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (862:862:862))
        (PORT datab (201:201:201) (239:239:239))
        (PORT datac (340:340:340) (389:389:389))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[14\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (113:113:113))
        (PORT datad (793:793:793) (916:916:916))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (158:158:158))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1044:1044:1044) (1074:1074:1074))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1212:1212:1212))
        (PORT asdata (632:632:632) (692:692:692))
        (PORT ena (1091:1091:1091) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (608:608:608) (736:736:736))
        (PORT datac (500:500:500) (589:589:589))
        (PORT datad (382:382:382) (467:467:467))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (467:467:467))
        (PORT datab (189:189:189) (228:228:228))
        (PORT datac (722:722:722) (849:849:849))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (519:519:519))
        (PORT datab (146:146:146) (197:197:197))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[2\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datab (336:336:336) (394:394:394))
        (PORT datac (355:355:355) (410:410:410))
        (PORT datad (354:354:354) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (634:634:634) (728:728:728))
        (PORT datac (304:304:304) (357:357:357))
        (PORT datad (580:580:580) (665:665:665))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[2\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (576:576:576))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (601:601:601) (689:689:689))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[2\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (317:317:317))
        (PORT datad (944:944:944) (1093:1093:1093))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[2\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (808:808:808))
        (PORT datab (815:815:815) (951:951:951))
        (PORT datac (816:816:816) (963:963:963))
        (PORT datad (762:762:762) (886:886:886))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[2\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (1041:1041:1041))
        (PORT datab (813:813:813) (949:949:949))
        (PORT datac (816:816:816) (964:964:964))
        (PORT datad (666:666:666) (777:777:777))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[2\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (1130:1130:1130) (1300:1300:1300))
        (PORT datac (1509:1509:1509) (1729:1729:1729))
        (PORT datad (547:547:547) (622:622:622))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[2\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1201:1201:1201))
        (PORT datab (280:280:280) (329:329:329))
        (PORT datac (1101:1101:1101) (1249:1249:1249))
        (PORT datad (1451:1451:1451) (1628:1628:1628))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (143:143:143))
        (PORT datac (403:403:403) (464:464:464))
        (PORT datad (1049:1049:1049) (1079:1079:1079))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (455:455:455) (536:536:536))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1020:1020:1020))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1882:1882:1882))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (1144:1144:1144))
        (PORT d[1] (1633:1633:1633) (1944:1944:1944))
        (PORT d[2] (1590:1590:1590) (1887:1887:1887))
        (PORT d[3] (1353:1353:1353) (1610:1610:1610))
        (PORT d[4] (1563:1563:1563) (1876:1876:1876))
        (PORT d[5] (1074:1074:1074) (1252:1252:1252))
        (PORT d[6] (1963:1963:1963) (2258:2258:2258))
        (PORT d[7] (1147:1147:1147) (1368:1368:1368))
        (PORT d[8] (1065:1065:1065) (1236:1236:1236))
        (PORT d[9] (1307:1307:1307) (1494:1494:1494))
        (PORT d[10] (1552:1552:1552) (1793:1793:1793))
        (PORT d[11] (1321:1321:1321) (1511:1511:1511))
        (PORT d[12] (1535:1535:1535) (1830:1830:1830))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1504:1504:1504))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT d[0] (1326:1326:1326) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (2100:2100:2100))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1103:1103:1103))
        (PORT d[1] (1498:1498:1498) (1798:1798:1798))
        (PORT d[2] (1561:1561:1561) (1851:1851:1851))
        (PORT d[3] (1220:1220:1220) (1458:1458:1458))
        (PORT d[4] (1542:1542:1542) (1851:1851:1851))
        (PORT d[5] (1078:1078:1078) (1254:1254:1254))
        (PORT d[6] (1974:1974:1974) (2270:2270:2270))
        (PORT d[7] (1144:1144:1144) (1363:1363:1363))
        (PORT d[8] (1034:1034:1034) (1198:1198:1198))
        (PORT d[9] (1853:1853:1853) (2124:2124:2124))
        (PORT d[10] (1177:1177:1177) (1359:1359:1359))
        (PORT d[11] (1315:1315:1315) (1509:1509:1509))
        (PORT d[12] (1544:1544:1544) (1840:1840:1840))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1539:1539:1539))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT d[0] (1735:1735:1735) (1910:1910:1910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (1115:1115:1115))
        (PORT datab (1150:1150:1150) (1334:1334:1334))
        (PORT datac (439:439:439) (497:497:497))
        (PORT datad (189:189:189) (222:222:222))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (990:990:990) (1138:1138:1138))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2472:2472:2472))
        (PORT d[1] (1699:1699:1699) (2000:2000:2000))
        (PORT d[2] (1420:1420:1420) (1646:1646:1646))
        (PORT d[3] (1357:1357:1357) (1600:1600:1600))
        (PORT d[4] (1545:1545:1545) (1848:1848:1848))
        (PORT d[5] (1653:1653:1653) (1976:1976:1976))
        (PORT d[6] (1159:1159:1159) (1347:1347:1347))
        (PORT d[7] (1458:1458:1458) (1742:1742:1742))
        (PORT d[8] (1026:1026:1026) (1200:1200:1200))
        (PORT d[9] (1046:1046:1046) (1217:1217:1217))
        (PORT d[10] (708:708:708) (837:837:837))
        (PORT d[11] (852:852:852) (996:996:996))
        (PORT d[12] (1056:1056:1056) (1257:1257:1257))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1275:1275:1275))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT d[0] (1430:1430:1430) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (988:988:988) (1134:1134:1134))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2438:2438:2438))
        (PORT d[1] (1542:1542:1542) (1819:1819:1819))
        (PORT d[2] (1453:1453:1453) (1688:1688:1688))
        (PORT d[3] (1516:1516:1516) (1786:1786:1786))
        (PORT d[4] (1568:1568:1568) (1875:1875:1875))
        (PORT d[5] (1671:1671:1671) (1998:1998:1998))
        (PORT d[6] (1153:1153:1153) (1334:1334:1334))
        (PORT d[7] (1437:1437:1437) (1712:1712:1712))
        (PORT d[8] (1208:1208:1208) (1415:1415:1415))
        (PORT d[9] (1045:1045:1045) (1211:1211:1211))
        (PORT d[10] (1036:1036:1036) (1203:1203:1203))
        (PORT d[11] (862:862:862) (1007:1007:1007))
        (PORT d[12] (1378:1378:1378) (1639:1639:1639))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1203:1203:1203))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT d[0] (1408:1408:1408) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (1039:1039:1039))
        (PORT datab (895:895:895) (1057:1057:1057))
        (PORT datac (331:331:331) (372:372:372))
        (PORT datad (501:501:501) (571:571:571))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (2295:2295:2295))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (575:575:575) (671:671:671))
        (PORT d[1] (1464:1464:1464) (1749:1749:1749))
        (PORT d[2] (1378:1378:1378) (1636:1636:1636))
        (PORT d[3] (1189:1189:1189) (1418:1418:1418))
        (PORT d[4] (1270:1270:1270) (1508:1508:1508))
        (PORT d[5] (702:702:702) (817:817:817))
        (PORT d[6] (620:620:620) (728:728:728))
        (PORT d[7] (1088:1088:1088) (1296:1296:1296))
        (PORT d[8] (554:554:554) (649:649:649))
        (PORT d[9] (1319:1319:1319) (1505:1505:1505))
        (PORT d[10] (1355:1355:1355) (1562:1562:1562))
        (PORT d[11] (1496:1496:1496) (1718:1718:1718))
        (PORT d[12] (833:833:833) (955:955:955))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1655:1655:1655))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT d[0] (1695:1695:1695) (1881:1881:1881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2496:2496:2496))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (553:553:553) (647:647:647))
        (PORT d[1] (1632:1632:1632) (1939:1939:1939))
        (PORT d[2] (1206:1206:1206) (1447:1447:1447))
        (PORT d[3] (1169:1169:1169) (1396:1396:1396))
        (PORT d[4] (1764:1764:1764) (2071:2071:2071))
        (PORT d[5] (668:668:668) (776:776:776))
        (PORT d[6] (584:584:584) (684:684:684))
        (PORT d[7] (1111:1111:1111) (1322:1322:1322))
        (PORT d[8] (856:856:856) (989:989:989))
        (PORT d[9] (1489:1489:1489) (1702:1702:1702))
        (PORT d[10] (1557:1557:1557) (1799:1799:1799))
        (PORT d[11] (1533:1533:1533) (1766:1766:1766))
        (PORT d[12] (711:711:711) (831:831:831))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1516:1516:1516))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT d[0] (1564:1564:1564) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (1013:1013:1013))
        (PORT datab (921:921:921) (1098:1098:1098))
        (PORT datac (492:492:492) (554:554:554))
        (PORT datad (339:339:339) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (927:927:927))
        (PORT clk (1383:1383:1383) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2416:2416:2416))
        (PORT d[1] (1741:1741:1741) (2053:2053:2053))
        (PORT d[2] (1260:1260:1260) (1468:1468:1468))
        (PORT d[3] (1364:1364:1364) (1615:1615:1615))
        (PORT d[4] (1544:1544:1544) (1843:1843:1843))
        (PORT d[5] (1680:1680:1680) (2006:2006:2006))
        (PORT d[6] (970:970:970) (1130:1130:1130))
        (PORT d[7] (1620:1620:1620) (1918:1918:1918))
        (PORT d[8] (1034:1034:1034) (1212:1212:1212))
        (PORT d[9] (698:698:698) (819:819:819))
        (PORT d[10] (681:681:681) (805:805:805))
        (PORT d[11] (1052:1052:1052) (1224:1224:1224))
        (PORT d[12] (1024:1024:1024) (1210:1210:1210))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (866:866:866) (950:950:950))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT d[0] (1254:1254:1254) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1743:1743:1743))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1354:1354:1354))
        (PORT d[1] (1667:1667:1667) (1974:1974:1974))
        (PORT d[2] (1394:1394:1394) (1666:1666:1666))
        (PORT d[3] (1395:1395:1395) (1662:1662:1662))
        (PORT d[4] (1741:1741:1741) (2075:2075:2075))
        (PORT d[5] (1218:1218:1218) (1407:1407:1407))
        (PORT d[6] (1788:1788:1788) (2059:2059:2059))
        (PORT d[7] (1271:1271:1271) (1498:1498:1498))
        (PORT d[8] (1230:1230:1230) (1417:1417:1417))
        (PORT d[9] (1679:1679:1679) (1929:1929:1929))
        (PORT d[10] (1534:1534:1534) (1774:1774:1774))
        (PORT d[11] (1693:1693:1693) (1942:1942:1942))
        (PORT d[12] (1349:1349:1349) (1616:1616:1616))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1644:1644:1644))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT d[0] (1450:1450:1450) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (727:727:727))
        (PORT datab (543:543:543) (653:653:653))
        (PORT datac (512:512:512) (605:605:605))
        (PORT datad (965:965:965) (1106:1106:1106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1109:1109:1109) (1285:1285:1285))
        (PORT datac (445:445:445) (508:508:508))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (745:745:745))
        (PORT datab (1110:1110:1110) (1286:1286:1286))
        (PORT datac (628:628:628) (722:722:722))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (1020:1020:1020))
        (PORT datab (344:344:344) (402:402:402))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2843:2843:2843) (3218:3218:3218))
        (PORT sload (973:973:973) (1128:1128:1128))
        (PORT ena (1032:1032:1032) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1831:1831:1831) (2115:2115:2115))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (1042:1042:1042) (1074:1074:1074))
        (PORT datad (145:145:145) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (142:142:142))
        (PORT datab (2451:2451:2451) (2827:2827:2827))
        (PORT datac (1093:1093:1093) (1133:1133:1133))
        (PORT datad (391:391:391) (460:460:460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2588:2588:2588) (2976:2976:2976))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (361:361:361) (429:429:429))
        (PORT datad (1093:1093:1093) (1130:1130:1130))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (640:640:640))
        (PORT datab (420:420:420) (507:507:507))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2493:2493:2493) (2866:2866:2866))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1069:1069:1069) (1105:1105:1105))
        (PORT datad (322:322:322) (381:381:381))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (642:642:642))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (293:293:293) (335:335:335))
        (PORT datad (173:173:173) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1739:1739:1739) (2039:2039:2039))
        (PORT datab (1083:1083:1083) (1131:1131:1131))
        (PORT datac (652:652:652) (735:735:735))
        (PORT datad (479:479:479) (558:558:558))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (2542:2542:2542) (2931:2931:2931))
        (PORT datac (1087:1087:1087) (1129:1129:1129))
        (PORT datad (390:390:390) (459:459:459))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (2234:2234:2234) (2584:2584:2584))
        (PORT datac (1048:1048:1048) (1081:1081:1081))
        (PORT datad (250:250:250) (305:305:305))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (647:647:647))
        (PORT datab (661:661:661) (778:778:778))
        (PORT datac (305:305:305) (345:345:345))
        (PORT datad (210:210:210) (244:244:244))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2196:2196:2196) (2531:2531:2531))
        (PORT datab (106:106:106) (137:137:137))
        (PORT datac (1056:1056:1056) (1090:1090:1090))
        (PORT datad (145:145:145) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (798:798:798))
        (PORT datab (350:350:350) (407:407:407))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (784:784:784) (937:937:937))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (161:161:161))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (1044:1044:1044) (1073:1073:1073))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (895:895:895))
        (PORT datac (1179:1179:1179) (1350:1350:1350))
        (PORT datad (498:498:498) (568:568:568))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1069:1069:1069) (1178:1178:1178))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (199:199:199))
        (PORT datad (223:223:223) (272:272:272))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (648:648:648))
        (PORT datab (701:701:701) (827:827:827))
        (PORT datac (347:347:347) (412:412:412))
        (PORT datad (459:459:459) (522:522:522))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (311:311:311))
        (PORT datac (382:382:382) (465:465:465))
        (PORT datad (508:508:508) (594:594:594))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (588:588:588))
        (PORT datab (397:397:397) (480:480:480))
        (PORT datac (377:377:377) (458:458:458))
        (PORT datad (519:519:519) (607:607:607))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (479:479:479))
        (PORT datac (317:317:317) (368:368:368))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (494:494:494) (581:581:581))
        (PORT datad (502:502:502) (591:591:591))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (656:656:656))
        (PORT datab (375:375:375) (451:451:451))
        (PORT datac (470:470:470) (553:553:553))
        (PORT datad (167:167:167) (215:215:215))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (604:604:604))
        (PORT datab (520:520:520) (617:617:617))
        (PORT datac (342:342:342) (407:407:407))
        (PORT datad (175:175:175) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (611:611:611))
        (PORT datab (522:522:522) (618:618:618))
        (PORT datac (184:184:184) (215:215:215))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (610:610:610))
        (PORT datab (180:180:180) (219:219:219))
        (PORT datac (523:523:523) (626:626:626))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (611:611:611))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1440:1440:1440) (1667:1667:1667))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (926:926:926))
        (PORT datab (917:917:917) (1062:1062:1062))
        (PORT datac (503:503:503) (594:594:594))
        (PORT datad (621:621:621) (728:728:728))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (697:697:697))
        (PORT datab (1053:1053:1053) (1224:1224:1224))
        (PORT datac (735:735:735) (854:854:854))
        (PORT datad (879:879:879) (994:994:994))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (756:756:756))
        (PORT datab (487:487:487) (575:575:575))
        (PORT datac (902:902:902) (1040:1040:1040))
        (PORT datad (664:664:664) (769:769:769))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1608:1608:1608))
        (PORT datab (1053:1053:1053) (1224:1224:1224))
        (PORT datad (676:676:676) (763:763:763))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\~35)
    (DELAY
      (ABSOLUTE
        (PORT datac (377:377:377) (448:448:448))
        (PORT datad (520:520:520) (610:610:610))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (876:876:876))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1040:1040:1040) (1204:1204:1204))
        (PORT datad (946:946:946) (1066:1066:1066))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (317:317:317))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1061:1061:1061) (1227:1227:1227))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (335:335:335))
        (PORT datab (119:119:119) (150:150:150))
        (PORT datad (1052:1052:1052) (1081:1081:1081))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (469:469:469) (537:537:537))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (906:906:906) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1813:1813:1813))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1916:1916:1916))
        (PORT d[1] (1034:1034:1034) (1243:1243:1243))
        (PORT d[2] (1059:1059:1059) (1250:1250:1250))
        (PORT d[3] (951:951:951) (1136:1136:1136))
        (PORT d[4] (959:959:959) (1149:1149:1149))
        (PORT d[5] (1735:1735:1735) (2040:2040:2040))
        (PORT d[6] (1519:1519:1519) (1766:1766:1766))
        (PORT d[7] (1458:1458:1458) (1714:1714:1714))
        (PORT d[8] (1546:1546:1546) (1786:1786:1786))
        (PORT d[9] (1092:1092:1092) (1269:1269:1269))
        (PORT d[10] (2291:2291:2291) (2699:2699:2699))
        (PORT d[11] (1256:1256:1256) (1465:1465:1465))
        (PORT d[12] (1330:1330:1330) (1575:1575:1575))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1389:1389:1389))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (PORT d[0] (1445:1445:1445) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (2236:2236:2236))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (2075:2075:2075))
        (PORT d[1] (1230:1230:1230) (1478:1478:1478))
        (PORT d[2] (1312:1312:1312) (1543:1543:1543))
        (PORT d[3] (1143:1143:1143) (1348:1348:1348))
        (PORT d[4] (1258:1258:1258) (1496:1496:1496))
        (PORT d[5] (1175:1175:1175) (1392:1392:1392))
        (PORT d[6] (1828:1828:1828) (2113:2113:2113))
        (PORT d[7] (1418:1418:1418) (1668:1668:1668))
        (PORT d[8] (1893:1893:1893) (2177:2177:2177))
        (PORT d[9] (2746:2746:2746) (3204:3204:3204))
        (PORT d[10] (2041:2041:2041) (2395:2395:2395))
        (PORT d[11] (2417:2417:2417) (2790:2790:2790))
        (PORT d[12] (1170:1170:1170) (1397:1397:1397))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1347:1347:1347))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (1550:1550:1550) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (727:727:727))
        (PORT datab (816:816:816) (971:971:971))
        (PORT datac (845:845:845) (995:995:995))
        (PORT datad (877:877:877) (1017:1017:1017))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (698:698:698) (808:808:808))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (579:579:579) (679:679:679))
        (PORT d[1] (557:557:557) (661:661:661))
        (PORT d[2] (1386:1386:1386) (1657:1657:1657))
        (PORT d[3] (1178:1178:1178) (1402:1402:1402))
        (PORT d[4] (1261:1261:1261) (1511:1511:1511))
        (PORT d[5] (704:704:704) (823:823:823))
        (PORT d[6] (1045:1045:1045) (1197:1197:1197))
        (PORT d[7] (1461:1461:1461) (1727:1727:1727))
        (PORT d[8] (1041:1041:1041) (1201:1201:1201))
        (PORT d[9] (1655:1655:1655) (1885:1885:1885))
        (PORT d[10] (1568:1568:1568) (1806:1806:1806))
        (PORT d[11] (1960:1960:1960) (2244:2244:2244))
        (PORT d[12] (807:807:807) (928:928:928))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1402:1402:1402))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (1054:1054:1054) (1112:1112:1112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (715:715:715) (827:827:827))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (737:737:737) (857:857:857))
        (PORT d[1] (1351:1351:1351) (1609:1609:1609))
        (PORT d[2] (1367:1367:1367) (1634:1634:1634))
        (PORT d[3] (1158:1158:1158) (1381:1381:1381))
        (PORT d[4] (1217:1217:1217) (1454:1454:1454))
        (PORT d[5] (832:832:832) (961:961:961))
        (PORT d[6] (856:856:856) (987:987:987))
        (PORT d[7] (1494:1494:1494) (1768:1768:1768))
        (PORT d[8] (1197:1197:1197) (1377:1377:1377))
        (PORT d[9] (1662:1662:1662) (1894:1894:1894))
        (PORT d[10] (1730:1730:1730) (1991:1991:1991))
        (PORT d[11] (1856:1856:1856) (2130:2130:2130))
        (PORT d[12] (1607:1607:1607) (1903:1903:1903))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1403:1403:1403))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT d[0] (1179:1179:1179) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (899:899:899))
        (PORT datab (1077:1077:1077) (1239:1239:1239))
        (PORT datac (332:332:332) (373:373:373))
        (PORT datad (503:503:503) (572:572:572))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1043:1043:1043) (1221:1221:1221))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (464:464:464) (535:535:535))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2453:2453:2453))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2319:2319:2319))
        (PORT d[1] (1769:1769:1769) (2087:2087:2087))
        (PORT d[2] (1202:1202:1202) (1428:1428:1428))
        (PORT d[3] (1222:1222:1222) (1454:1454:1454))
        (PORT d[4] (1259:1259:1259) (1500:1500:1500))
        (PORT d[5] (1156:1156:1156) (1369:1369:1369))
        (PORT d[6] (1788:1788:1788) (2093:2093:2093))
        (PORT d[7] (1849:1849:1849) (2178:2178:2178))
        (PORT d[8] (2277:2277:2277) (2634:2634:2634))
        (PORT d[9] (1378:1378:1378) (1585:1585:1585))
        (PORT d[10] (2134:2134:2134) (2471:2471:2471))
        (PORT d[11] (1213:1213:1213) (1401:1401:1401))
        (PORT d[12] (786:786:786) (948:948:948))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1250:1250:1250))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT d[0] (1826:1826:1826) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2273:2273:2273))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1899:1899:1899))
        (PORT d[1] (1599:1599:1599) (1894:1894:1894))
        (PORT d[2] (1156:1156:1156) (1378:1378:1378))
        (PORT d[3] (1482:1482:1482) (1734:1734:1734))
        (PORT d[4] (1066:1066:1066) (1279:1279:1279))
        (PORT d[5] (1181:1181:1181) (1402:1402:1402))
        (PORT d[6] (2332:2332:2332) (2680:2680:2680))
        (PORT d[7] (1931:1931:1931) (2273:2273:2273))
        (PORT d[8] (2416:2416:2416) (2775:2775:2775))
        (PORT d[9] (1197:1197:1197) (1381:1381:1381))
        (PORT d[10] (2215:2215:2215) (2587:2587:2587))
        (PORT d[11] (2776:2776:2776) (3206:3206:3206))
        (PORT d[12] (953:953:953) (1132:1132:1132))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1401:1401:1401))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT d[0] (1615:1615:1615) (1786:1786:1786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1506:1506:1506))
        (PORT datab (906:906:906) (1081:1081:1081))
        (PORT datac (333:333:333) (374:374:374))
        (PORT datad (509:509:509) (579:579:579))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2475:2475:2475))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2724:2724:2724))
        (PORT d[1] (1928:1928:1928) (2269:2269:2269))
        (PORT d[2] (1185:1185:1185) (1417:1417:1417))
        (PORT d[3] (1762:1762:1762) (2071:2071:2071))
        (PORT d[4] (1422:1422:1422) (1681:1681:1681))
        (PORT d[5] (971:971:971) (1160:1160:1160))
        (PORT d[6] (1975:1975:1975) (2296:2296:2296))
        (PORT d[7] (1665:1665:1665) (1969:1969:1969))
        (PORT d[8] (2108:2108:2108) (2447:2447:2447))
        (PORT d[9] (2677:2677:2677) (3089:3089:3089))
        (PORT d[10] (1962:1962:1962) (2278:2278:2278))
        (PORT d[11] (2391:2391:2391) (2770:2770:2770))
        (PORT d[12] (791:791:791) (950:950:950))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1854:1854:1854))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT d[0] (2015:2015:2015) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2484:2484:2484))
        (PORT clk (1365:1365:1365) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2725:2725:2725))
        (PORT d[1] (1957:1957:1957) (2312:2312:2312))
        (PORT d[2] (1416:1416:1416) (1690:1690:1690))
        (PORT d[3] (1569:1569:1569) (1848:1848:1848))
        (PORT d[4] (1246:1246:1246) (1483:1483:1483))
        (PORT d[5] (1408:1408:1408) (1680:1680:1680))
        (PORT d[6] (1953:1953:1953) (2271:2271:2271))
        (PORT d[7] (1642:1642:1642) (1943:1943:1943))
        (PORT d[8] (2074:2074:2074) (2405:2405:2405))
        (PORT d[9] (2671:2671:2671) (3087:3087:3087))
        (PORT d[10] (1781:1781:1781) (2067:2067:2067))
        (PORT d[11] (2205:2205:2205) (2547:2547:2547))
        (PORT d[12] (992:992:992) (1186:1186:1186))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1267:1267:1267))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (PORT d[0] (1348:1348:1348) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1261:1261:1261))
        (PORT datab (1074:1074:1074) (1267:1267:1267))
        (PORT datac (333:333:333) (374:374:374))
        (PORT datad (514:514:514) (587:587:587))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (1043:1043:1043) (1220:1220:1220))
        (PORT datac (778:778:778) (903:903:903))
        (PORT datad (851:851:851) (1008:1008:1008))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (565:565:565))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datad (669:669:669) (776:776:776))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2779:2779:2779) (3150:3150:3150))
        (PORT sload (1249:1249:1249) (1433:1433:1433))
        (PORT ena (1047:1047:1047) (1176:1176:1176))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1739:1739:1739) (2040:2040:2040))
        (PORT datab (1083:1083:1083) (1131:1131:1131))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (480:480:480) (563:563:563))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (2265:2265:2265) (2607:2607:2607))
        (PORT datac (1054:1054:1054) (1089:1089:1089))
        (PORT datad (619:619:619) (716:716:716))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (2542:2542:2542) (2930:2930:2930))
        (PORT datac (1087:1087:1087) (1130:1130:1130))
        (PORT datad (537:537:537) (635:635:635))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (406:406:406))
        (PORT datab (634:634:634) (742:742:742))
        (PORT datac (334:334:334) (383:383:383))
        (PORT datad (334:334:334) (385:385:385))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2232:2232:2232) (2572:2572:2572))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1043:1043:1043) (1078:1078:1078))
        (PORT datad (479:479:479) (562:562:562))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (356:356:356))
        (PORT datab (704:704:704) (832:832:832))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (296:296:296) (332:332:332))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (2520:2520:2520) (2902:2902:2902))
        (PORT datac (1056:1056:1056) (1088:1088:1088))
        (PORT datad (535:535:535) (627:627:627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1832:1832:1832) (2141:2141:2141))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1051:1051:1051) (1086:1086:1086))
        (PORT datad (507:507:507) (615:615:615))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (280:280:280))
        (PORT datab (2506:2506:2506) (2874:2874:2874))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (1069:1069:1069) (1105:1105:1105))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (461:461:461))
        (PORT datab (106:106:106) (137:137:137))
        (PORT datac (2609:2609:2609) (2994:2994:2994))
        (PORT datad (1070:1070:1070) (1105:1105:1105))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (544:544:544) (648:648:648))
        (PORT datac (509:509:509) (601:601:601))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (230:230:230))
        (PORT datab (812:812:812) (955:955:955))
        (PORT datac (333:333:333) (374:374:374))
        (PORT datad (449:449:449) (506:506:506))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1093:1093:1093) (1293:1293:1293))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1051:1051:1051) (1082:1082:1082))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (816:816:816))
        (PORT datac (1238:1238:1238) (1409:1409:1409))
        (PORT datad (359:359:359) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1048:1048:1048) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (623:623:623))
        (PORT datab (380:380:380) (460:460:460))
        (PORT datac (360:360:360) (434:434:434))
        (PORT datad (591:591:591) (673:673:673))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datab (359:359:359) (418:418:418))
        (PORT datac (511:511:511) (604:604:604))
        (PORT datad (327:327:327) (378:378:378))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (448:448:448))
        (PORT datab (797:797:797) (955:955:955))
        (PORT datac (641:641:641) (780:780:780))
        (PORT datad (1206:1206:1206) (1427:1427:1427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (119:119:119) (150:150:150))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (335:335:335) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (521:521:521))
        (PORT datab (121:121:121) (152:152:152))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (324:324:324) (371:371:371))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (548:548:548))
        (PORT datab (767:767:767) (881:881:881))
        (PORT datac (887:887:887) (1014:1014:1014))
        (PORT datad (617:617:617) (702:702:702))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1080:1080:1080))
        (PORT datab (718:718:718) (840:840:840))
        (PORT datac (1101:1101:1101) (1254:1254:1254))
        (PORT datad (267:267:267) (308:308:308))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (1477:1477:1477) (1672:1672:1672))
        (PORT datac (260:260:260) (296:296:296))
        (PORT datad (1231:1231:1231) (1398:1398:1398))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (329:329:329))
        (PORT datac (110:110:110) (135:135:135))
        (PORT datad (1038:1038:1038) (1066:1066:1066))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (146:146:146))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (956:956:956) (1076:1076:1076))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1729:1729:1729))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2284:2284:2284))
        (PORT d[1] (1773:1773:1773) (2090:2090:2090))
        (PORT d[2] (1166:1166:1166) (1398:1398:1398))
        (PORT d[3] (1339:1339:1339) (1581:1581:1581))
        (PORT d[4] (1255:1255:1255) (1497:1497:1497))
        (PORT d[5] (1315:1315:1315) (1550:1550:1550))
        (PORT d[6] (1949:1949:1949) (2267:2267:2267))
        (PORT d[7] (1941:1941:1941) (2287:2287:2287))
        (PORT d[8] (2423:2423:2423) (2779:2779:2779))
        (PORT d[9] (1231:1231:1231) (1424:1424:1424))
        (PORT d[10] (2135:2135:2135) (2470:2470:2470))
        (PORT d[11] (1207:1207:1207) (1395:1395:1395))
        (PORT d[12] (803:803:803) (970:970:970))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (2071:2071:2071))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (1811:1811:1811) (2015:2015:2015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1915:1915:1915))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2484:2484:2484))
        (PORT d[1] (1944:1944:1944) (2281:2281:2281))
        (PORT d[2] (1578:1578:1578) (1868:1868:1868))
        (PORT d[3] (1353:1353:1353) (1596:1596:1596))
        (PORT d[4] (1279:1279:1279) (1526:1526:1526))
        (PORT d[5] (1148:1148:1148) (1360:1360:1360))
        (PORT d[6] (1807:1807:1807) (2111:2111:2111))
        (PORT d[7] (1841:1841:1841) (2169:2169:2169))
        (PORT d[8] (2254:2254:2254) (2607:2607:2607))
        (PORT d[9] (1396:1396:1396) (1604:1604:1604))
        (PORT d[10] (1969:1969:1969) (2282:2282:2282))
        (PORT d[11] (2425:2425:2425) (2814:2814:2814))
        (PORT d[12] (763:763:763) (917:917:917))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1322:1322:1322))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT d[0] (1350:1350:1350) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1527:1527:1527))
        (PORT datab (999:999:999) (1187:1187:1187))
        (PORT datac (338:338:338) (380:380:380))
        (PORT datad (516:516:516) (589:589:589))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1302:1302:1302))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1884:1884:1884))
        (PORT d[1] (1406:1406:1406) (1674:1674:1674))
        (PORT d[2] (1139:1139:1139) (1347:1347:1347))
        (PORT d[3] (1315:1315:1315) (1537:1537:1537))
        (PORT d[4] (1080:1080:1080) (1297:1297:1297))
        (PORT d[5] (1210:1210:1210) (1434:1434:1434))
        (PORT d[6] (2183:2183:2183) (2518:2518:2518))
        (PORT d[7] (1589:1589:1589) (1865:1865:1865))
        (PORT d[8] (2067:2067:2067) (2377:2377:2377))
        (PORT d[9] (2935:2935:2935) (3424:3424:3424))
        (PORT d[10] (2023:2023:2023) (2371:2371:2371))
        (PORT d[11] (2582:2582:2582) (2983:2983:2983))
        (PORT d[12] (1204:1204:1204) (1444:1444:1444))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1800:1800:1800))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (1848:1848:1848) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1929:1929:1929))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2326:2326:2326))
        (PORT d[1] (1944:1944:1944) (2282:2282:2282))
        (PORT d[2] (1375:1375:1375) (1622:1622:1622))
        (PORT d[3] (1370:1370:1370) (1618:1618:1618))
        (PORT d[4] (1439:1439:1439) (1705:1705:1705))
        (PORT d[5] (1135:1135:1135) (1345:1345:1345))
        (PORT d[6] (1788:1788:1788) (2086:2086:2086))
        (PORT d[7] (1828:1828:1828) (2155:2155:2155))
        (PORT d[8] (2249:2249:2249) (2601:2601:2601))
        (PORT d[9] (1409:1409:1409) (1624:1624:1624))
        (PORT d[10] (1962:1962:1962) (2274:2274:2274))
        (PORT d[11] (2407:2407:2407) (2792:2792:2792))
        (PORT d[12] (775:775:775) (929:929:929))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1635:1635:1635))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (1623:1623:1623) (1800:1800:1800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (485:485:485))
        (PORT datab (1094:1094:1094) (1264:1264:1264))
        (PORT datac (358:358:358) (438:438:438))
        (PORT datad (833:833:833) (955:955:955))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (855:855:855) (1001:1001:1001))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1906:1906:1906))
        (PORT d[1] (1354:1354:1354) (1608:1608:1608))
        (PORT d[2] (1222:1222:1222) (1429:1429:1429))
        (PORT d[3] (1046:1046:1046) (1224:1224:1224))
        (PORT d[4] (1077:1077:1077) (1288:1288:1288))
        (PORT d[5] (1402:1402:1402) (1675:1675:1675))
        (PORT d[6] (1329:1329:1329) (1543:1543:1543))
        (PORT d[7] (1543:1543:1543) (1823:1823:1823))
        (PORT d[8] (1367:1367:1367) (1582:1582:1582))
        (PORT d[9] (917:917:917) (1068:1068:1068))
        (PORT d[10] (1415:1415:1415) (1642:1642:1642))
        (PORT d[11] (1077:1077:1077) (1262:1262:1262))
        (PORT d[12] (1299:1299:1299) (1531:1531:1531))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1213:1213:1213))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (1535:1535:1535) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1198:1198:1198))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (2084:2084:2084))
        (PORT d[1] (1054:1054:1054) (1265:1265:1265))
        (PORT d[2] (1222:1222:1222) (1431:1431:1431))
        (PORT d[3] (1143:1143:1143) (1353:1353:1353))
        (PORT d[4] (1124:1124:1124) (1333:1333:1333))
        (PORT d[5] (1569:1569:1569) (1856:1856:1856))
        (PORT d[6] (1687:1687:1687) (1959:1959:1959))
        (PORT d[7] (1211:1211:1211) (1449:1449:1449))
        (PORT d[8] (1564:1564:1564) (1804:1804:1804))
        (PORT d[9] (2954:2954:2954) (3441:3441:3441))
        (PORT d[10] (2344:2344:2344) (2743:2743:2743))
        (PORT d[11] (1286:1286:1286) (1501:1501:1501))
        (PORT d[12] (1294:1294:1294) (1529:1529:1529))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1155:1155:1155))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT d[0] (1764:1764:1764) (1919:1919:1919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (484:484:484))
        (PORT datab (377:377:377) (459:459:459))
        (PORT datac (925:925:925) (1039:1039:1039))
        (PORT datad (1036:1036:1036) (1197:1197:1197))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1196:1196:1196))
        (PORT clk (1350:1350:1350) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (2065:2065:2065))
        (PORT d[1] (1047:1047:1047) (1257:1257:1257))
        (PORT d[2] (908:908:908) (1084:1084:1084))
        (PORT d[3] (1039:1039:1039) (1221:1221:1221))
        (PORT d[4] (1089:1089:1089) (1291:1291:1291))
        (PORT d[5] (1402:1402:1402) (1669:1669:1669))
        (PORT d[6] (1517:1517:1517) (1762:1762:1762))
        (PORT d[7] (1339:1339:1339) (1579:1579:1579))
        (PORT d[8] (1558:1558:1558) (1798:1798:1798))
        (PORT d[9] (2783:2783:2783) (3241:3241:3241))
        (PORT d[10] (2410:2410:2410) (2828:2828:2828))
        (PORT d[11] (1256:1256:1256) (1461:1461:1461))
        (PORT d[12] (1308:1308:1308) (1546:1546:1546))
        (PORT clk (1348:1348:1348) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1577:1577:1577))
        (PORT clk (1348:1348:1348) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (PORT d[0] (1462:1462:1462) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (888:888:888) (1046:1046:1046))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1915:1915:1915))
        (PORT d[1] (1044:1044:1044) (1250:1250:1250))
        (PORT d[2] (1065:1065:1065) (1259:1259:1259))
        (PORT d[3] (1122:1122:1122) (1324:1324:1324))
        (PORT d[4] (1097:1097:1097) (1294:1294:1294))
        (PORT d[5] (1725:1725:1725) (2027:2027:2027))
        (PORT d[6] (1513:1513:1513) (1755:1755:1755))
        (PORT d[7] (1342:1342:1342) (1588:1588:1588))
        (PORT d[8] (1565:1565:1565) (1805:1805:1805))
        (PORT d[9] (2970:2970:2970) (3461:3461:3461))
        (PORT d[10] (2484:2484:2484) (2898:2898:2898))
        (PORT d[11] (1274:1274:1274) (1483:1483:1483))
        (PORT d[12] (1125:1125:1125) (1336:1336:1336))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1605:1605:1605))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (1974:1974:1974) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (483:483:483))
        (PORT datab (379:379:379) (461:461:461))
        (PORT datac (990:990:990) (1130:1130:1130))
        (PORT datad (934:934:934) (1063:1063:1063))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1582:1582:1582))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1585:1585:1585))
        (PORT datab (597:597:597) (696:696:696))
        (PORT datac (391:391:391) (447:447:447))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1332:1332:1332))
        (PORT datab (126:126:126) (158:158:158))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE switches\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2620:2620:2620) (2965:2965:2965))
        (PORT sload (1116:1116:1116) (1290:1290:1290))
        (PORT ena (958:958:958) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1890:1890:1890) (2202:2202:2202))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (1046:1046:1046) (1082:1082:1082))
        (PORT datad (147:147:147) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (2554:2554:2554) (2944:2944:2944))
        (PORT datac (1085:1085:1085) (1123:1123:1123))
        (PORT datad (367:367:367) (432:432:432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2498:2498:2498) (2860:2860:2860))
        (PORT datab (106:106:106) (137:137:137))
        (PORT datac (357:357:357) (419:419:419))
        (PORT datad (1078:1078:1078) (1113:1113:1113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (501:501:501))
        (PORT datab (160:160:160) (210:210:210))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1889:1889:1889) (2201:2201:2201))
        (PORT datab (159:159:159) (208:208:208))
        (PORT datac (1044:1044:1044) (1076:1076:1076))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (646:646:646))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (282:282:282) (324:324:324))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (2049:2049:2049))
        (PORT datab (1087:1087:1087) (1135:1135:1135))
        (PORT datac (749:749:749) (864:864:864))
        (PORT datad (398:398:398) (483:483:483))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2558:2558:2558) (2958:2958:2958))
        (PORT datab (113:113:113) (141:141:141))
        (PORT datac (392:392:392) (473:473:473))
        (PORT datad (1069:1069:1069) (1103:1103:1103))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2187:2187:2187) (2532:2532:2532))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (1057:1057:1057) (1094:1094:1094))
        (PORT datad (396:396:396) (473:473:473))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (664:664:664))
        (PORT datab (530:530:530) (634:634:634))
        (PORT datac (180:180:180) (211:211:211))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2187:2187:2187) (2532:2532:2532))
        (PORT datab (306:306:306) (354:354:354))
        (PORT datac (1045:1045:1045) (1080:1080:1080))
        (PORT datad (395:395:395) (473:473:473))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (398:398:398))
        (PORT datab (696:696:696) (821:821:821))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (822:822:822) (960:960:960))
        (PORT datac (330:330:330) (380:380:380))
        (PORT datad (166:166:166) (196:196:196))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (167:167:167))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1047:1047:1047) (1077:1077:1077))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|operacao_atual\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2442:2442:2442) (2773:2773:2773))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|operacao_atual\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_eop\|constante\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_eop\|constante\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (771:771:771) (840:840:840))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (167:167:167))
        (PORT datac (664:664:664) (771:771:771))
        (PORT datad (1169:1169:1169) (1330:1330:1330))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1037:1037:1037) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[3\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (425:425:425) (520:520:520))
        (PORT datac (392:392:392) (482:482:482))
        (PORT datad (367:367:367) (442:442:442))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[13\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT datab (915:915:915) (1074:1074:1074))
        (PORT datac (642:642:642) (781:781:781))
        (PORT datad (336:336:336) (386:386:386))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[13\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (696:696:696))
        (PORT datab (917:917:917) (1061:1061:1061))
        (PORT datac (361:361:361) (438:438:438))
        (PORT datad (621:621:621) (728:728:728))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftRight0\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (812:812:812))
        (PORT datad (179:179:179) (213:213:213))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (503:503:503))
        (PORT datab (850:850:850) (990:990:990))
        (PORT datac (344:344:344) (397:397:397))
        (PORT datad (572:572:572) (650:650:650))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (516:516:516))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datad (203:203:203) (255:255:255))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[13\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (436:436:436))
        (PORT datab (366:366:366) (428:428:428))
        (PORT datac (322:322:322) (371:371:371))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[13\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (411:411:411))
        (PORT datab (734:734:734) (834:834:834))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (177:177:177) (210:210:210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[13\]\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (1073:1073:1073))
        (PORT datab (850:850:850) (993:993:993))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[13\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (651:651:651))
        (PORT datab (614:614:614) (710:710:710))
        (PORT datac (591:591:591) (671:671:671))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[13\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (340:340:340))
        (PORT datab (1020:1020:1020) (1185:1185:1185))
        (PORT datac (979:979:979) (1139:1139:1139))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[13\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (1007:1007:1007))
        (PORT datab (715:715:715) (844:844:844))
        (PORT datac (157:157:157) (212:212:212))
        (PORT datad (366:366:366) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[13\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (727:727:727))
        (PORT datab (1156:1156:1156) (1352:1352:1352))
        (PORT datac (773:773:773) (906:906:906))
        (PORT datad (856:856:856) (978:978:978))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[13\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (709:709:709))
        (PORT datab (634:634:634) (734:734:734))
        (PORT datac (593:593:593) (678:678:678))
        (PORT datad (243:243:243) (299:299:299))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[13\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (318:318:318))
        (PORT datab (952:952:952) (1088:1088:1088))
        (PORT datac (762:762:762) (888:888:888))
        (PORT datad (1422:1422:1422) (1601:1601:1601))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[13\])
    (DELAY
      (ABSOLUTE
        (PORT datab (127:127:127) (154:154:154))
        (PORT datac (432:432:432) (494:494:494))
        (PORT datad (1053:1053:1053) (1081:1081:1081))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT asdata (649:649:649) (709:709:709))
        (PORT ena (983:983:983) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT asdata (910:910:910) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (528:528:528))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (906:906:906) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1284:1284:1284))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1337:1337:1337))
        (PORT d[1] (1218:1218:1218) (1420:1420:1420))
        (PORT d[2] (1507:1507:1507) (1742:1742:1742))
        (PORT d[3] (973:973:973) (1165:1165:1165))
        (PORT d[4] (1227:1227:1227) (1465:1465:1465))
        (PORT d[5] (1624:1624:1624) (1956:1956:1956))
        (PORT d[6] (2074:2074:2074) (2413:2413:2413))
        (PORT d[7] (1221:1221:1221) (1443:1443:1443))
        (PORT d[8] (1514:1514:1514) (1747:1747:1747))
        (PORT d[9] (2133:2133:2133) (2474:2474:2474))
        (PORT d[10] (2609:2609:2609) (3053:3053:3053))
        (PORT d[11] (2055:2055:2055) (2371:2371:2371))
        (PORT d[12] (1255:1255:1255) (1505:1505:1505))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1466:1466:1466))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (1535:1535:1535) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1490:1490:1490))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (953:953:953) (1112:1112:1112))
        (PORT d[1] (1393:1393:1393) (1615:1615:1615))
        (PORT d[2] (1168:1168:1168) (1403:1403:1403))
        (PORT d[3] (1165:1165:1165) (1395:1395:1395))
        (PORT d[4] (1044:1044:1044) (1269:1269:1269))
        (PORT d[5] (1817:1817:1817) (2177:2177:2177))
        (PORT d[6] (2280:2280:2280) (2654:2654:2654))
        (PORT d[7] (1362:1362:1362) (1625:1625:1625))
        (PORT d[8] (1547:1547:1547) (1784:1784:1784))
        (PORT d[9] (2287:2287:2287) (2645:2645:2645))
        (PORT d[10] (2199:2199:2199) (2598:2598:2598))
        (PORT d[11] (2032:2032:2032) (2327:2327:2327))
        (PORT d[12] (1429:1429:1429) (1701:1701:1701))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (909:909:909) (968:968:968))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (PORT d[0] (1194:1194:1194) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[15\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (786:786:786))
        (PORT datab (1135:1135:1135) (1317:1317:1317))
        (PORT datac (710:710:710) (811:811:811))
        (PORT datad (525:525:525) (597:597:597))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1673:1673:1673))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (1092:1092:1092))
        (PORT d[1] (1420:1420:1420) (1640:1640:1640))
        (PORT d[2] (1181:1181:1181) (1419:1419:1419))
        (PORT d[3] (1164:1164:1164) (1394:1394:1394))
        (PORT d[4] (1193:1193:1193) (1421:1421:1421))
        (PORT d[5] (1824:1824:1824) (2182:2182:2182))
        (PORT d[6] (2286:2286:2286) (2660:2660:2660))
        (PORT d[7] (1379:1379:1379) (1647:1647:1647))
        (PORT d[8] (1548:1548:1548) (1785:1785:1785))
        (PORT d[9] (2116:2116:2116) (2454:2454:2454))
        (PORT d[10] (1762:1762:1762) (2032:2032:2032))
        (PORT d[11] (2025:2025:2025) (2319:2319:2319))
        (PORT d[12] (1432:1432:1432) (1709:1709:1709))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1211:1211:1211))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (PORT d[0] (1229:1229:1229) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1489:1489:1489))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (952:952:952) (1116:1116:1116))
        (PORT d[1] (1004:1004:1004) (1217:1217:1217))
        (PORT d[2] (992:992:992) (1200:1200:1200))
        (PORT d[3] (1347:1347:1347) (1606:1606:1606))
        (PORT d[4] (1222:1222:1222) (1462:1462:1462))
        (PORT d[5] (1521:1521:1521) (1830:1830:1830))
        (PORT d[6] (2256:2256:2256) (2623:2623:2623))
        (PORT d[7] (1336:1336:1336) (1592:1592:1592))
        (PORT d[8] (1541:1541:1541) (1777:1777:1777))
        (PORT d[9] (2299:2299:2299) (2663:2663:2663))
        (PORT d[10] (2212:2212:2212) (2617:2617:2617))
        (PORT d[11] (2046:2046:2046) (2347:2347:2347))
        (PORT d[12] (1429:1429:1429) (1701:1701:1701))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1453:1453:1453))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (1353:1353:1353) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[15\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (945:945:945))
        (PORT datab (745:745:745) (858:858:858))
        (PORT datac (348:348:348) (402:402:402))
        (PORT datad (363:363:363) (417:417:417))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1551:1551:1551))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2360:2360:2360))
        (PORT d[1] (1226:1226:1226) (1469:1469:1469))
        (PORT d[2] (1351:1351:1351) (1595:1595:1595))
        (PORT d[3] (1352:1352:1352) (1601:1601:1601))
        (PORT d[4] (1426:1426:1426) (1693:1693:1693))
        (PORT d[5] (1921:1921:1921) (2289:2289:2289))
        (PORT d[6] (2683:2683:2683) (3133:3133:3133))
        (PORT d[7] (1350:1350:1350) (1603:1603:1603))
        (PORT d[8] (1681:1681:1681) (1982:1982:1982))
        (PORT d[9] (2284:2284:2284) (2647:2647:2647))
        (PORT d[10] (1656:1656:1656) (1944:1944:1944))
        (PORT d[11] (2862:2862:2862) (3317:3317:3317))
        (PORT d[12] (1964:1964:1964) (2312:2312:2312))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1224:1224:1224))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT d[0] (1688:1688:1688) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1363:1363:1363))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (2189:2189:2189))
        (PORT d[1] (1335:1335:1335) (1574:1574:1574))
        (PORT d[2] (1181:1181:1181) (1407:1407:1407))
        (PORT d[3] (1167:1167:1167) (1394:1394:1394))
        (PORT d[4] (1392:1392:1392) (1649:1649:1649))
        (PORT d[5] (1915:1915:1915) (2287:2287:2287))
        (PORT d[6] (2722:2722:2722) (3181:3181:3181))
        (PORT d[7] (1170:1170:1170) (1396:1396:1396))
        (PORT d[8] (2197:2197:2197) (2572:2572:2572))
        (PORT d[9] (2308:2308:2308) (2666:2666:2666))
        (PORT d[10] (1660:1660:1660) (1947:1947:1947))
        (PORT d[11] (2686:2686:2686) (3117:3117:3117))
        (PORT d[12] (1901:1901:1901) (2237:2237:2237))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1431:1431:1431))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT d[0] (1901:1901:1901) (2122:2122:2122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[15\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (784:784:784))
        (PORT datab (1130:1130:1130) (1312:1312:1312))
        (PORT datac (671:671:671) (758:758:758))
        (PORT datad (749:749:749) (866:866:866))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[15\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (557:557:557))
        (PORT datac (322:322:322) (370:370:370))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (905:905:905) (1069:1069:1069))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (2013:2013:2013))
        (PORT d[1] (1290:1290:1290) (1517:1517:1517))
        (PORT d[2] (1015:1015:1015) (1212:1212:1212))
        (PORT d[3] (974:974:974) (1161:1161:1161))
        (PORT d[4] (1376:1376:1376) (1628:1628:1628))
        (PORT d[5] (1552:1552:1552) (1871:1871:1871))
        (PORT d[6] (2891:2891:2891) (3371:3371:3371))
        (PORT d[7] (1170:1170:1170) (1396:1396:1396))
        (PORT d[8] (1879:1879:1879) (2216:2216:2216))
        (PORT d[9] (2288:2288:2288) (2654:2654:2654))
        (PORT d[10] (1850:1850:1850) (2172:2172:2172))
        (PORT d[11] (2343:2343:2343) (2727:2727:2727))
        (PORT d[12] (1579:1579:1579) (1868:1868:1868))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1441:1441:1441))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (PORT d[0] (1568:1568:1568) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1360:1360:1360))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (2166:2166:2166))
        (PORT d[1] (1317:1317:1317) (1560:1560:1560))
        (PORT d[2] (1182:1182:1182) (1405:1405:1405))
        (PORT d[3] (1333:1333:1333) (1569:1569:1569))
        (PORT d[4] (1239:1239:1239) (1480:1480:1480))
        (PORT d[5] (1743:1743:1743) (2089:2089:2089))
        (PORT d[6] (2727:2727:2727) (3187:3187:3187))
        (PORT d[7] (1182:1182:1182) (1414:1414:1414))
        (PORT d[8] (2206:2206:2206) (2584:2584:2584))
        (PORT d[9] (2309:2309:2309) (2667:2667:2667))
        (PORT d[10] (1674:1674:1674) (1968:1968:1968))
        (PORT d[11] (2689:2689:2689) (3123:3123:3123))
        (PORT d[12] (2086:2086:2086) (2455:2455:2455))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1412:1412:1412))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (1854:1854:1854) (2054:2054:2054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[15\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (785:785:785))
        (PORT datab (1132:1132:1132) (1314:1314:1314))
        (PORT datac (852:852:852) (988:988:988))
        (PORT datad (851:851:851) (965:965:965))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[15\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (470:470:470) (558:558:558))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (355:355:355))
        (PORT datab (1039:1039:1039) (1188:1188:1188))
        (PORT datad (177:177:177) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2859:2859:2859) (3228:3228:3228))
        (PORT sload (1228:1228:1228) (1382:1382:1382))
        (PORT ena (1032:1032:1032) (1122:1122:1122))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (222:222:222))
        (PORT datab (1811:1811:1811) (2103:2103:2103))
        (PORT datac (1054:1054:1054) (1091:1091:1091))
        (PORT datad (404:404:404) (485:485:485))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datab (2524:2524:2524) (2912:2912:2912))
        (PORT datac (1076:1076:1076) (1112:1112:1112))
        (PORT datad (402:402:402) (483:483:483))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2515:2515:2515) (2892:2892:2892))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1076:1076:1076) (1115:1115:1115))
        (PORT datad (329:329:329) (391:391:391))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2667:2667:2667) (3060:3060:3060))
        (PORT datab (325:325:325) (386:386:386))
        (PORT datac (265:265:265) (300:300:300))
        (PORT datad (1077:1077:1077) (1111:1111:1111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[15\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (652:652:652))
        (PORT datab (655:655:655) (766:766:766))
        (PORT datac (351:351:351) (401:401:401))
        (PORT datad (338:338:338) (388:388:388))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[15\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (653:653:653))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (1664:1664:1664) (1935:1935:1935))
        (PORT datac (1045:1045:1045) (1080:1080:1080))
        (PORT datad (145:145:145) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (2277:2277:2277) (2607:2607:2607))
        (PORT datac (1056:1056:1056) (1093:1093:1093))
        (PORT datad (145:145:145) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (2508:2508:2508) (2889:2889:2889))
        (PORT datac (395:395:395) (475:475:475))
        (PORT datad (1076:1076:1076) (1110:1110:1110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2216:2216:2216) (2567:2567:2567))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1056:1056:1056) (1092:1092:1092))
        (PORT datad (409:409:409) (493:493:493))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[15\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (888:888:888))
        (PORT datab (669:669:669) (788:788:788))
        (PORT datac (322:322:322) (368:368:368))
        (PORT datad (327:327:327) (379:379:379))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[15\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (889:889:889))
        (PORT datab (463:463:463) (533:533:533))
        (PORT datac (342:342:342) (398:398:398))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[15\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (920:920:920) (1063:1063:1063))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[15\])
    (DELAY
      (ABSOLUTE
        (PORT datab (127:127:127) (154:154:154))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1055:1055:1055) (1087:1087:1087))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1212:1212:1212))
        (PORT asdata (366:366:366) (395:395:395))
        (PORT ena (1091:1091:1091) (1205:1205:1205))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (898:898:898))
        (PORT datab (547:547:547) (648:648:648))
        (PORT datac (2192:2192:2192) (2510:2510:2510))
        (PORT datad (560:560:560) (627:627:627))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1081:1081:1081) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (593:593:593) (675:675:675))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|Add0\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (722:722:722))
        (PORT datad (578:578:578) (662:662:662))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[15\]\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (805:805:805))
        (PORT datab (530:530:530) (634:634:634))
        (PORT datac (872:872:872) (1017:1017:1017))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (518:518:518))
        (PORT datab (158:158:158) (213:213:213))
        (PORT datad (400:400:400) (479:479:479))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (504:504:504))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (168:168:168) (197:197:197))
        (PORT datad (400:400:400) (482:482:482))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (804:804:804))
        (PORT datab (535:535:535) (630:630:630))
        (PORT datac (456:456:456) (526:526:526))
        (PORT datad (512:512:512) (581:581:581))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~170)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (629:629:629))
        (PORT datac (464:464:464) (537:537:537))
        (PORT datad (332:332:332) (384:384:384))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[1\]\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (807:807:807))
        (PORT datab (814:814:814) (951:951:951))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[15\]\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (802:802:802))
        (PORT datab (456:456:456) (527:527:527))
        (PORT datac (1777:1777:1777) (2039:2039:2039))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[15\]\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1115:1115:1115))
        (PORT datab (777:777:777) (910:910:910))
        (PORT datac (496:496:496) (569:569:569))
        (PORT datad (591:591:591) (682:682:682))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[15\]\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (745:745:745))
        (PORT datac (872:872:872) (1017:1017:1017))
        (PORT datad (844:844:844) (970:970:970))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[15\]\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1210:1210:1210))
        (PORT datab (1090:1090:1090) (1264:1264:1264))
        (PORT datac (1055:1055:1055) (1211:1211:1211))
        (PORT datad (666:666:666) (776:776:776))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[15\]\~166)
    (DELAY
      (ABSOLUTE
        (PORT datab (776:776:776) (909:909:909))
        (PORT datac (572:572:572) (652:652:652))
        (PORT datad (856:856:856) (989:989:989))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[15\]\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1117:1117:1117))
        (PORT datab (177:177:177) (214:214:214))
        (PORT datac (751:751:751) (855:855:855))
        (PORT datad (2961:2961:2961) (3382:3382:3382))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[15\])
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (257:257:257) (291:291:291))
        (PORT datad (1042:1042:1042) (1071:1071:1071))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|addr_ram\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT asdata (486:486:486) (527:527:527))
        (PORT ena (983:983:983) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT asdata (863:863:863) (978:978:978))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (388:388:388))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (906:906:906) (1004:1004:1004))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (883:883:883) (1027:1027:1027))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2450:2450:2450))
        (PORT d[1] (1920:1920:1920) (2254:2254:2254))
        (PORT d[2] (1183:1183:1183) (1400:1400:1400))
        (PORT d[3] (1352:1352:1352) (1599:1599:1599))
        (PORT d[4] (1561:1561:1561) (1865:1865:1865))
        (PORT d[5] (975:975:975) (1170:1170:1170))
        (PORT d[6] (981:981:981) (1145:1145:1145))
        (PORT d[7] (1626:1626:1626) (1925:1925:1925))
        (PORT d[8] (839:839:839) (976:976:976))
        (PORT d[9] (873:873:873) (1019:1019:1019))
        (PORT d[10] (514:514:514) (609:609:609))
        (PORT d[11] (1027:1027:1027) (1205:1205:1205))
        (PORT d[12] (1052:1052:1052) (1253:1253:1253))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (793:793:793) (846:846:846))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT d[0] (1259:1259:1259) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (898:898:898) (1042:1042:1042))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2421:2421:2421))
        (PORT d[1] (1912:1912:1912) (2246:2246:2246))
        (PORT d[2] (1226:1226:1226) (1425:1425:1425))
        (PORT d[3] (1520:1520:1520) (1785:1785:1785))
        (PORT d[4] (1551:1551:1551) (1850:1850:1850))
        (PORT d[5] (1643:1643:1643) (1966:1966:1966))
        (PORT d[6] (978:978:978) (1133:1133:1133))
        (PORT d[7] (1629:1629:1629) (1933:1933:1933))
        (PORT d[8] (1024:1024:1024) (1203:1203:1203))
        (PORT d[9] (873:873:873) (1023:1023:1023))
        (PORT d[10] (526:526:526) (628:628:628))
        (PORT d[11] (1041:1041:1041) (1213:1213:1213))
        (PORT d[12] (896:896:896) (1073:1073:1073))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (882:882:882) (959:959:959))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT d[0] (1238:1238:1238) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (668:668:668))
        (PORT datab (528:528:528) (632:632:632))
        (PORT datac (508:508:508) (575:575:575))
        (PORT datad (496:496:496) (556:556:556))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1258:1258:1258))
        (PORT clk (1383:1383:1383) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2469:2469:2469))
        (PORT d[1] (1730:1730:1730) (2035:2035:2035))
        (PORT d[2] (1255:1255:1255) (1460:1460:1460))
        (PORT d[3] (1553:1553:1553) (1829:1829:1829))
        (PORT d[4] (1532:1532:1532) (1829:1829:1829))
        (PORT d[5] (1679:1679:1679) (2005:2005:2005))
        (PORT d[6] (983:983:983) (1143:1143:1143))
        (PORT d[7] (1619:1619:1619) (1921:1921:1921))
        (PORT d[8] (1026:1026:1026) (1201:1201:1201))
        (PORT d[9] (844:844:844) (977:977:977))
        (PORT d[10] (693:693:693) (820:820:820))
        (PORT d[11] (1034:1034:1034) (1206:1206:1206))
        (PORT d[12] (1058:1058:1058) (1264:1264:1264))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1267:1267:1267))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT d[0] (1391:1391:1391) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1236:1236:1236))
        (PORT clk (1383:1383:1383) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2484:2484:2484))
        (PORT d[1] (1731:1731:1731) (2039:2039:2039))
        (PORT d[2] (1246:1246:1246) (1448:1448:1448))
        (PORT d[3] (1552:1552:1552) (1828:1828:1828))
        (PORT d[4] (1543:1543:1543) (1851:1851:1851))
        (PORT d[5] (1682:1682:1682) (2012:2012:2012))
        (PORT d[6] (1128:1128:1128) (1306:1306:1306))
        (PORT d[7] (1449:1449:1449) (1726:1726:1726))
        (PORT d[8] (1031:1031:1031) (1207:1207:1207))
        (PORT d[9] (864:864:864) (1003:1003:1003))
        (PORT d[10] (700:700:700) (825:825:825))
        (PORT d[11] (846:846:846) (994:994:994))
        (PORT d[12] (1052:1052:1052) (1252:1252:1252))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1197:1197:1197))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1407:1407:1407))
        (PORT d[0] (1588:1588:1588) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1128:1128:1128))
        (PORT datab (888:888:888) (1050:1050:1050))
        (PORT datac (330:330:330) (371:371:371))
        (PORT datad (513:513:513) (586:586:586))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1915:1915:1915))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2293:2293:2293))
        (PORT d[1] (1567:1567:1567) (1859:1859:1859))
        (PORT d[2] (1372:1372:1372) (1620:1620:1620))
        (PORT d[3] (1387:1387:1387) (1632:1632:1632))
        (PORT d[4] (1431:1431:1431) (1694:1694:1694))
        (PORT d[5] (1350:1350:1350) (1603:1603:1603))
        (PORT d[6] (1601:1601:1601) (1872:1872:1872))
        (PORT d[7] (1411:1411:1411) (1680:1680:1680))
        (PORT d[8] (1735:1735:1735) (2011:2011:2011))
        (PORT d[9] (2507:2507:2507) (2900:2900:2900))
        (PORT d[10] (1611:1611:1611) (1880:1880:1880))
        (PORT d[11] (2178:2178:2178) (2512:2512:2512))
        (PORT d[12] (989:989:989) (1179:1179:1179))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1508:1508:1508))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT d[0] (1710:1710:1710) (1881:1881:1881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1432:1432:1432))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2429:2429:2429))
        (PORT d[1] (1705:1705:1705) (2003:2003:2003))
        (PORT d[2] (1418:1418:1418) (1639:1639:1639))
        (PORT d[3] (1770:1770:1770) (2092:2092:2092))
        (PORT d[4] (1576:1576:1576) (1884:1884:1884))
        (PORT d[5] (1622:1622:1622) (1934:1934:1934))
        (PORT d[6] (1705:1705:1705) (1977:1977:1977))
        (PORT d[7] (1400:1400:1400) (1674:1674:1674))
        (PORT d[8] (1209:1209:1209) (1409:1409:1409))
        (PORT d[9] (1066:1066:1066) (1239:1239:1239))
        (PORT d[10] (873:873:873) (1019:1019:1019))
        (PORT d[11] (1038:1038:1038) (1214:1214:1214))
        (PORT d[12] (1214:1214:1214) (1434:1434:1434))
        (PORT clk (1370:1370:1370) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1759:1759:1759))
        (PORT clk (1370:1370:1370) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1397:1397:1397))
        (PORT d[0] (1777:1777:1777) (1938:1938:1938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (659:659:659))
        (PORT datab (537:537:537) (641:641:641))
        (PORT datac (916:916:916) (1058:1058:1058))
        (PORT datad (865:865:865) (1003:1003:1003))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1637:1637:1637))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2454:2454:2454))
        (PORT d[1] (1682:1682:1682) (1981:1981:1981))
        (PORT d[2] (1392:1392:1392) (1656:1656:1656))
        (PORT d[3] (1609:1609:1609) (1919:1919:1919))
        (PORT d[4] (1722:1722:1722) (2053:2053:2053))
        (PORT d[5] (1602:1602:1602) (1905:1905:1905))
        (PORT d[6] (1525:1525:1525) (1776:1776:1776))
        (PORT d[7] (1595:1595:1595) (1887:1887:1887))
        (PORT d[8] (1385:1385:1385) (1612:1612:1612))
        (PORT d[9] (1211:1211:1211) (1401:1401:1401))
        (PORT d[10] (1074:1074:1074) (1253:1253:1253))
        (PORT d[11] (1194:1194:1194) (1388:1388:1388))
        (PORT d[12] (1288:1288:1288) (1546:1546:1546))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1372:1372:1372))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1426:1426:1426) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1646:1646:1646))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2462:2462:2462))
        (PORT d[1] (1579:1579:1579) (1864:1864:1864))
        (PORT d[2] (1535:1535:1535) (1815:1815:1815))
        (PORT d[3] (1627:1627:1627) (1940:1940:1940))
        (PORT d[4] (1725:1725:1725) (2057:2057:2057))
        (PORT d[5] (1607:1607:1607) (1911:1911:1911))
        (PORT d[6] (1550:1550:1550) (1807:1807:1807))
        (PORT d[7] (1447:1447:1447) (1721:1721:1721))
        (PORT d[8] (1403:1403:1403) (1636:1636:1636))
        (PORT d[9] (1198:1198:1198) (1387:1387:1387))
        (PORT d[10] (1037:1037:1037) (1211:1211:1211))
        (PORT d[11] (1209:1209:1209) (1410:1410:1410))
        (PORT d[12] (1191:1191:1191) (1425:1425:1425))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1643:1643:1643))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT d[0] (1610:1610:1610) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (658:658:658))
        (PORT datab (537:537:537) (640:640:640))
        (PORT datac (806:806:806) (915:915:915))
        (PORT datad (1013:1013:1013) (1150:1150:1150))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (613:613:613))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (615:615:615))
        (PORT datab (424:424:424) (486:486:486))
        (PORT datac (597:597:597) (682:682:682))
        (PORT datad (90:90:90) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (127:127:127) (159:159:159))
        (PORT datad (464:464:464) (539:539:539))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2840:2840:2840) (3198:3198:3198))
        (PORT sload (1091:1091:1091) (1240:1240:1240))
        (PORT ena (1080:1080:1080) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (142:142:142))
        (PORT datab (1812:1812:1812) (2118:2118:2118))
        (PORT datac (1046:1046:1046) (1080:1080:1080))
        (PORT datad (231:231:231) (283:283:283))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1155:1155:1155))
        (PORT datab (2544:2544:2544) (2933:2933:2933))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (494:494:494) (581:581:581))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (154:154:154) (202:202:202))
        (PORT datac (1817:1817:1817) (2117:2117:2117))
        (PORT datad (1080:1080:1080) (1113:1113:1113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (403:403:403))
        (PORT datab (636:636:636) (744:744:744))
        (PORT datac (282:282:282) (319:319:319))
        (PORT datad (181:181:181) (208:208:208))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2406:2406:2406) (2769:2769:2769))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (1068:1068:1068) (1103:1103:1103))
        (PORT datad (334:334:334) (395:395:395))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (477:477:477) (567:567:567))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (2045:2045:2045))
        (PORT datab (1084:1084:1084) (1132:1132:1132))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (369:369:369) (441:441:441))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2174:2174:2174) (2494:2494:2494))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1057:1057:1057) (1095:1095:1095))
        (PORT datad (248:248:248) (303:303:303))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (145:145:145))
        (PORT datab (1084:1084:1084) (1128:1128:1128))
        (PORT datac (381:381:381) (453:453:453))
        (PORT datad (2633:2633:2633) (2998:2998:2998))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1111:1111:1111))
        (PORT datab (2263:2263:2263) (2604:2604:2604))
        (PORT datac (381:381:381) (453:453:453))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (407:407:407))
        (PORT datab (701:701:701) (828:828:828))
        (PORT datac (183:183:183) (214:214:214))
        (PORT datad (320:320:320) (365:365:365))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (383:383:383))
        (PORT datab (634:634:634) (742:742:742))
        (PORT datac (301:301:301) (343:343:343))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1047:1047:1047) (1206:1206:1206))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1052:1052:1052) (1083:1083:1083))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|a_ula\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1211:1211:1211))
        (PORT asdata (510:510:510) (558:558:558))
        (PORT ena (1059:1059:1059) (1171:1171:1171))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (496:496:496))
        (PORT datab (582:582:582) (698:698:698))
        (PORT datad (121:121:121) (139:139:139))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[5\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (808:808:808))
        (PORT datab (190:190:190) (229:229:229))
        (PORT datac (423:423:423) (484:484:484))
        (PORT datad (478:478:478) (545:545:545))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[5\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (777:777:777) (886:886:886))
        (PORT datac (328:328:328) (373:373:373))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[5\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (690:690:690))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (442:442:442) (501:501:501))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[5\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1370:1370:1370))
        (PORT datab (982:982:982) (1147:1147:1147))
        (PORT datac (841:841:841) (956:956:956))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[5\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1453:1453:1453))
        (PORT datab (894:894:894) (1051:1051:1051))
        (PORT datac (751:751:751) (858:858:858))
        (PORT datad (1049:1049:1049) (1202:1202:1202))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[5\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (633:633:633) (742:742:742))
        (PORT datad (1198:1198:1198) (1344:1344:1344))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[5\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1338:1338:1338) (1522:1522:1522))
        (PORT datad (959:959:959) (1084:1084:1084))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (519:519:519))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (1054:1054:1054) (1084:1084:1084))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (481:481:481) (544:544:544))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1020:1020:1020))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (935:935:935) (1105:1105:1105))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2764:2764:2764))
        (PORT d[1] (1944:1944:1944) (2292:2292:2292))
        (PORT d[2] (1403:1403:1403) (1669:1669:1669))
        (PORT d[3] (1750:1750:1750) (2055:2055:2055))
        (PORT d[4] (1254:1254:1254) (1497:1497:1497))
        (PORT d[5] (957:957:957) (1138:1138:1138))
        (PORT d[6] (1961:1961:1961) (2276:2276:2276))
        (PORT d[7] (1677:1677:1677) (1988:1988:1988))
        (PORT d[8] (2094:2094:2094) (2427:2427:2427))
        (PORT d[9] (2689:2689:2689) (3107:3107:3107))
        (PORT d[10] (1809:1809:1809) (2122:2122:2122))
        (PORT d[11] (2229:2229:2229) (2583:2583:2583))
        (PORT d[12] (792:792:792) (951:951:951))
        (PORT clk (1361:1361:1361) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1351:1351:1351))
        (PORT clk (1361:1361:1361) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1386:1386:1386))
        (PORT d[0] (1310:1310:1310) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1301:1301:1301))
        (PORT clk (1365:1365:1365) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2534:2534:2534))
        (PORT d[1] (1761:1761:1761) (2082:2082:2082))
        (PORT d[2] (1395:1395:1395) (1663:1663:1663))
        (PORT d[3] (1568:1568:1568) (1847:1847:1847))
        (PORT d[4] (1261:1261:1261) (1501:1501:1501))
        (PORT d[5] (1394:1394:1394) (1659:1659:1659))
        (PORT d[6] (1795:1795:1795) (2094:2094:2094))
        (PORT d[7] (1474:1474:1474) (1751:1751:1751))
        (PORT d[8] (1929:1929:1929) (2242:2242:2242))
        (PORT d[9] (2532:2532:2532) (2929:2929:2929))
        (PORT d[10] (1795:1795:1795) (2088:2088:2088))
        (PORT d[11] (2358:2358:2358) (2716:2716:2716))
        (PORT d[12] (1020:1020:1020) (1220:1220:1220))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1875:1875:1875))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (PORT d[0] (1838:1838:1838) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1452:1452:1452))
        (PORT datab (1081:1081:1081) (1278:1278:1278))
        (PORT datac (285:285:285) (323:323:323))
        (PORT datad (356:356:356) (408:408:408))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (760:760:760) (893:893:893))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2443:2443:2443))
        (PORT d[1] (1878:1878:1878) (2201:2201:2201))
        (PORT d[2] (1019:1019:1019) (1182:1182:1182))
        (PORT d[3] (602:602:602) (711:711:711))
        (PORT d[4] (541:541:541) (639:639:639))
        (PORT d[5] (960:960:960) (1155:1155:1155))
        (PORT d[6] (998:998:998) (1163:1163:1163))
        (PORT d[7] (1819:1819:1819) (2151:2151:2151))
        (PORT d[8] (834:834:834) (983:983:983))
        (PORT d[9] (881:881:881) (1029:1029:1029))
        (PORT d[10] (690:690:690) (814:814:814))
        (PORT d[11] (1222:1222:1222) (1430:1430:1430))
        (PORT d[12] (1074:1074:1074) (1279:1279:1279))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (779:779:779) (837:837:837))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT d[0] (1037:1037:1037) (1099:1099:1099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1935:1935:1935))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2712:2712:2712))
        (PORT d[1] (1652:1652:1652) (1968:1968:1968))
        (PORT d[2] (1399:1399:1399) (1661:1661:1661))
        (PORT d[3] (1370:1370:1370) (1632:1632:1632))
        (PORT d[4] (1709:1709:1709) (2040:2040:2040))
        (PORT d[5] (1417:1417:1417) (1639:1639:1639))
        (PORT d[6] (1581:1581:1581) (1816:1816:1816))
        (PORT d[7] (1140:1140:1140) (1359:1359:1359))
        (PORT d[8] (1292:1292:1292) (1515:1515:1515))
        (PORT d[9] (1667:1667:1667) (1913:1913:1913))
        (PORT d[10] (1413:1413:1413) (1648:1648:1648))
        (PORT d[11] (1677:1677:1677) (1922:1922:1922))
        (PORT d[12] (1312:1312:1312) (1558:1558:1558))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1440:1440:1440))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT d[0] (1503:1503:1503) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (512:512:512))
        (PORT datab (463:463:463) (524:524:524))
        (PORT datac (398:398:398) (487:487:487))
        (PORT datad (900:900:900) (1040:1040:1040))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1664:1664:1664))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (2421:2421:2421))
        (PORT d[1] (1555:1555:1555) (1832:1832:1832))
        (PORT d[2] (1596:1596:1596) (1844:1844:1844))
        (PORT d[3] (1760:1760:1760) (2081:2081:2081))
        (PORT d[4] (1743:1743:1743) (2077:2077:2077))
        (PORT d[5] (1627:1627:1627) (1937:1937:1937))
        (PORT d[6] (1705:1705:1705) (1978:1978:1978))
        (PORT d[7] (1415:1415:1415) (1682:1682:1682))
        (PORT d[8] (1218:1218:1218) (1423:1423:1423))
        (PORT d[9] (1371:1371:1371) (1580:1580:1580))
        (PORT d[10] (886:886:886) (1039:1039:1039))
        (PORT d[11] (1037:1037:1037) (1210:1210:1210))
        (PORT d[12] (1200:1200:1200) (1435:1435:1435))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1761:1761:1761))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1778:1778:1778) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1686:1686:1686))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2431:2431:2431))
        (PORT d[1] (1697:1697:1697) (1997:1997:1997))
        (PORT d[2] (1388:1388:1388) (1651:1651:1651))
        (PORT d[3] (1557:1557:1557) (1850:1850:1850))
        (PORT d[4] (1743:1743:1743) (2077:2077:2077))
        (PORT d[5] (1442:1442:1442) (1728:1728:1728))
        (PORT d[6] (1367:1367:1367) (1594:1594:1594))
        (PORT d[7] (1616:1616:1616) (1912:1912:1912))
        (PORT d[8] (1562:1562:1562) (1813:1813:1813))
        (PORT d[9] (1356:1356:1356) (1563:1563:1563))
        (PORT d[10] (1541:1541:1541) (1797:1797:1797))
        (PORT d[11] (1387:1387:1387) (1613:1613:1613))
        (PORT d[12] (1165:1165:1165) (1393:1393:1393))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1617:1617:1617))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT d[0] (1587:1587:1587) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (514:514:514))
        (PORT datab (540:540:540) (644:644:644))
        (PORT datac (790:790:790) (909:909:909))
        (PORT datad (791:791:791) (903:903:903))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (473:473:473))
        (PORT datac (89:89:89) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1331:1331:1331))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2747:2747:2747))
        (PORT d[1] (1944:1944:1944) (2291:2291:2291))
        (PORT d[2] (1183:1183:1183) (1415:1415:1415))
        (PORT d[3] (1393:1393:1393) (1650:1650:1650))
        (PORT d[4] (1457:1457:1457) (1726:1726:1726))
        (PORT d[5] (1539:1539:1539) (1825:1825:1825))
        (PORT d[6] (1968:1968:1968) (2289:2289:2289))
        (PORT d[7] (1656:1656:1656) (1959:1959:1959))
        (PORT d[8] (2087:2087:2087) (2419:2419:2419))
        (PORT d[9] (2670:2670:2670) (3081:3081:3081))
        (PORT d[10] (1808:1808:1808) (2121:2121:2121))
        (PORT d[11] (2198:2198:2198) (2539:2539:2539))
        (PORT d[12] (998:998:998) (1193:1193:1193))
        (PORT clk (1362:1362:1362) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1638:1638:1638))
        (PORT clk (1362:1362:1362) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (PORT d[0] (1777:1777:1777) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1116:1116:1116) (1314:1314:1314))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2513:2513:2513))
        (PORT d[1] (1756:1756:1756) (2076:2076:2076))
        (PORT d[2] (1200:1200:1200) (1434:1434:1434))
        (PORT d[3] (1556:1556:1556) (1833:1833:1833))
        (PORT d[4] (1392:1392:1392) (1638:1638:1638))
        (PORT d[5] (1372:1372:1372) (1633:1633:1633))
        (PORT d[6] (1932:1932:1932) (2243:2243:2243))
        (PORT d[7] (1480:1480:1480) (1759:1759:1759))
        (PORT d[8] (1911:1911:1911) (2217:2217:2217))
        (PORT d[9] (2217:2217:2217) (2569:2569:2569))
        (PORT d[10] (1653:1653:1653) (1947:1947:1947))
        (PORT d[11] (2355:2355:2355) (2712:2712:2712))
        (PORT d[12] (1016:1016:1016) (1216:1216:1216))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1603:1603:1603))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT d[0] (1464:1464:1464) (1618:1618:1618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1310:1310:1310))
        (PORT datab (1075:1075:1075) (1269:1269:1269))
        (PORT datac (335:335:335) (376:376:376))
        (PORT datad (522:522:522) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (575:575:575))
        (PORT datab (676:676:676) (791:791:791))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (686:686:686) (797:797:797))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (1035:1035:1035))
        (PORT datab (443:443:443) (511:511:511))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2596:2596:2596) (2926:2926:2926))
        (PORT sload (990:990:990) (1150:1150:1150))
        (PORT ena (1044:1044:1044) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (143:143:143))
        (PORT datab (1711:1711:1711) (1990:1990:1990))
        (PORT datac (1042:1042:1042) (1074:1074:1074))
        (PORT datad (219:219:219) (271:271:271))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2589:2589:2589) (2977:2977:2977))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (356:356:356) (425:425:425))
        (PORT datad (1092:1092:1092) (1129:1129:1129))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1146:1146:1146))
        (PORT datab (113:113:113) (141:141:141))
        (PORT datac (354:354:354) (423:423:423))
        (PORT datad (2497:2497:2497) (2843:2843:2843))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (874:874:874))
        (PORT datab (577:577:577) (686:686:686))
        (PORT datac (308:308:308) (348:348:348))
        (PORT datad (176:176:176) (203:203:203))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2493:2493:2493) (2867:2867:2867))
        (PORT datab (238:238:238) (297:297:297))
        (PORT datac (1069:1069:1069) (1105:1105:1105))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (551:551:551) (662:662:662))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (1713:1713:1713) (1997:1997:1997))
        (PORT datac (1040:1040:1040) (1073:1073:1073))
        (PORT datad (364:364:364) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (2200:2200:2200) (2532:2532:2532))
        (PORT datac (1054:1054:1054) (1089:1089:1089))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2199:2199:2199) (2537:2537:2537))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1041:1041:1041) (1073:1073:1073))
        (PORT datad (132:132:132) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1153:1153:1153))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (357:357:357) (425:425:425))
        (PORT datad (2564:2564:2564) (2941:2941:2941))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (876:876:876))
        (PORT datab (576:576:576) (685:685:685))
        (PORT datac (183:183:183) (215:215:215))
        (PORT datad (299:299:299) (336:336:336))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (766:766:766))
        (PORT datab (332:332:332) (383:383:383))
        (PORT datac (171:171:171) (197:197:197))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (782:782:782) (911:911:911))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (159:159:159))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1045:1045:1045) (1073:1073:1073))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|b_ula\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (551:551:551) (657:657:657))
        (PORT datac (1162:1162:1162) (1317:1317:1317))
        (PORT datad (122:122:122) (141:141:141))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|b_ula\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1024:1024:1024) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|ShiftLeft0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datad (143:143:143) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (656:656:656) (800:800:800))
        (PORT datac (374:374:374) (457:457:457))
        (PORT datad (899:899:899) (1052:1052:1052))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (146:146:146) (195:195:195))
        (PORT datac (403:403:403) (488:488:488))
        (PORT datad (400:400:400) (479:479:479))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (472:472:472))
        (PORT datab (536:536:536) (638:638:638))
        (PORT datac (641:641:641) (780:780:780))
        (PORT datad (311:311:311) (354:354:354))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (742:742:742))
        (PORT datab (654:654:654) (797:797:797))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (423:423:423))
        (PORT datab (654:654:654) (797:797:797))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (488:488:488) (569:569:569))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (400:400:400))
        (PORT datab (1659:1659:1659) (1903:1903:1903))
        (PORT datac (292:292:292) (340:340:340))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (497:497:497))
        (PORT datab (898:898:898) (1041:1041:1041))
        (PORT datac (278:278:278) (312:312:312))
        (PORT datad (688:688:688) (806:806:806))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (290:290:290))
        (PORT datad (364:364:364) (435:435:435))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (955:955:955))
        (PORT datab (381:381:381) (459:459:459))
        (PORT datac (638:638:638) (777:777:777))
        (PORT datad (900:900:900) (1053:1053:1053))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (699:699:699) (827:827:827))
        (PORT datac (312:312:312) (359:359:359))
        (PORT datad (1227:1227:1227) (1412:1412:1412))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (248:248:248))
        (PORT datab (312:312:312) (374:374:374))
        (PORT datac (394:394:394) (449:449:449))
        (PORT datad (686:686:686) (804:804:804))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (1079:1079:1079) (1247:1247:1247))
        (PORT datac (981:981:981) (1110:1110:1110))
        (PORT datad (799:799:799) (928:928:928))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ula\|s\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (119:119:119) (149:149:149))
        (PORT datac (284:284:284) (331:331:331))
        (PORT datad (1053:1053:1053) (1082:1082:1082))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|data_in_ram\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (474:474:474) (537:537:537))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|data_in_ram\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1020:1020:1020))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (722:722:722) (839:839:839))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2443:2443:2443))
        (PORT d[1] (1932:1932:1932) (2271:2271:2271))
        (PORT d[2] (1057:1057:1057) (1236:1236:1236))
        (PORT d[3] (603:603:603) (711:711:711))
        (PORT d[4] (694:694:694) (806:806:806))
        (PORT d[5] (946:946:946) (1129:1129:1129))
        (PORT d[6] (979:979:979) (1140:1140:1140))
        (PORT d[7] (1812:1812:1812) (2144:2144:2144))
        (PORT d[8] (843:843:843) (992:992:992))
        (PORT d[9] (880:880:880) (1028:1028:1028))
        (PORT d[10] (509:509:509) (606:606:606))
        (PORT d[11] (1202:1202:1202) (1405:1405:1405))
        (PORT d[12] (1056:1056:1056) (1256:1256:1256))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (694:694:694) (744:744:744))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT d[0] (1078:1078:1078) (1154:1154:1154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (727:727:727) (849:849:849))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (2137:2137:2137))
        (PORT d[1] (1729:1729:1729) (2037:2037:2037))
        (PORT d[2] (1153:1153:1153) (1326:1326:1326))
        (PORT d[3] (582:582:582) (687:687:687))
        (PORT d[4] (1255:1255:1255) (1500:1500:1500))
        (PORT d[5] (961:961:961) (1157:1157:1157))
        (PORT d[6] (926:926:926) (1084:1084:1084))
        (PORT d[7] (1712:1712:1712) (2015:2015:2015))
        (PORT d[8] (969:969:969) (1130:1130:1130))
        (PORT d[9] (509:509:509) (599:599:599))
        (PORT d[10] (700:700:700) (825:825:825))
        (PORT d[11] (342:342:342) (412:412:412))
        (PORT d[12] (1251:1251:1251) (1484:1484:1484))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (624:624:624) (658:658:658))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT d[0] (1087:1087:1087) (1159:1159:1159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (668:668:668))
        (PORT datab (529:529:529) (634:634:634))
        (PORT datac (489:489:489) (550:550:550))
        (PORT datad (506:506:506) (577:577:577))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1266:1266:1266))
        (PORT clk (1389:1389:1389) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (780:780:780) (911:911:911))
        (PORT d[1] (1447:1447:1447) (1732:1732:1732))
        (PORT d[2] (1382:1382:1382) (1648:1648:1648))
        (PORT d[3] (1208:1208:1208) (1446:1446:1446))
        (PORT d[4] (1472:1472:1472) (1765:1765:1765))
        (PORT d[5] (895:895:895) (1044:1044:1044))
        (PORT d[6] (817:817:817) (958:958:958))
        (PORT d[7] (1309:1309:1309) (1545:1545:1545))
        (PORT d[8] (885:885:885) (1033:1033:1033))
        (PORT d[9] (1159:1159:1159) (1333:1333:1333))
        (PORT d[10] (1149:1149:1149) (1321:1321:1321))
        (PORT d[11] (1323:1323:1323) (1522:1522:1522))
        (PORT d[12] (1723:1723:1723) (2043:2043:2043))
        (PORT clk (1387:1387:1387) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1567:1567:1567))
        (PORT clk (1387:1387:1387) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1413:1413:1413))
        (PORT d[0] (1648:1648:1648) (1817:1817:1817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1446:1446:1446))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (3098:3098:3098))
        (PORT d[1] (1213:1213:1213) (1453:1453:1453))
        (PORT d[2] (1234:1234:1234) (1470:1470:1470))
        (PORT d[3] (1369:1369:1369) (1620:1620:1620))
        (PORT d[4] (1287:1287:1287) (1533:1533:1533))
        (PORT d[5] (1884:1884:1884) (2243:2243:2243))
        (PORT d[6] (2663:2663:2663) (3114:3114:3114))
        (PORT d[7] (1259:1259:1259) (1480:1480:1480))
        (PORT d[8] (1661:1661:1661) (1957:1957:1957))
        (PORT d[9] (2119:2119:2119) (2454:2454:2454))
        (PORT d[10] (1631:1631:1631) (1915:1915:1915))
        (PORT d[11] (2283:2283:2283) (2649:2649:2649))
        (PORT d[12] (1957:1957:1957) (2310:2310:2310))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1438:1438:1438))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (1640:1640:1640) (1821:1821:1821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (767:767:767))
        (PORT datab (652:652:652) (763:763:763))
        (PORT datac (630:630:630) (722:722:722))
        (PORT datad (1104:1104:1104) (1277:1277:1277))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (892:892:892) (1028:1028:1028))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (410:410:410) (478:478:478))
        (PORT d[1] (1642:1642:1642) (1948:1948:1948))
        (PORT d[2] (1564:1564:1564) (1858:1858:1858))
        (PORT d[3] (1147:1147:1147) (1360:1360:1360))
        (PORT d[4] (1612:1612:1612) (1904:1904:1904))
        (PORT d[5] (395:395:395) (467:467:467))
        (PORT d[6] (430:430:430) (513:513:513))
        (PORT d[7] (1296:1296:1296) (1540:1540:1540))
        (PORT d[8] (1128:1128:1128) (1299:1299:1299))
        (PORT d[9] (1490:1490:1490) (1703:1703:1703))
        (PORT d[10] (1393:1393:1393) (1612:1612:1612))
        (PORT d[11] (1681:1681:1681) (1933:1933:1933))
        (PORT d[12] (534:534:534) (626:626:626))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1386:1386:1386))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT d[0] (1209:1209:1209) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (726:726:726) (846:846:846))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (2176:2176:2176))
        (PORT d[1] (1751:1751:1751) (2067:2067:2067))
        (PORT d[2] (1149:1149:1149) (1330:1330:1330))
        (PORT d[3] (594:594:594) (701:701:701))
        (PORT d[4] (1255:1255:1255) (1499:1499:1499))
        (PORT d[5] (790:790:790) (964:964:964))
        (PORT d[6] (626:626:626) (736:736:736))
        (PORT d[7] (1806:1806:1806) (2133:2133:2133))
        (PORT d[8] (698:698:698) (823:823:823))
        (PORT d[9] (1054:1054:1054) (1229:1229:1229))
        (PORT d[10] (700:700:700) (824:824:824))
        (PORT d[11] (1210:1210:1210) (1411:1411:1411))
        (PORT d[12] (1065:1065:1065) (1266:1266:1266))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (756:756:756) (804:804:804))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT d[0] (1268:1268:1268) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (766:766:766))
        (PORT datab (651:651:651) (760:760:760))
        (PORT datac (299:299:299) (345:345:345))
        (PORT datad (882:882:882) (985:985:985))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (580:580:580) (675:675:675))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (560:560:560) (656:656:656))
        (PORT d[1] (538:538:538) (638:638:638))
        (PORT d[2] (1183:1183:1183) (1419:1419:1419))
        (PORT d[3] (1172:1172:1172) (1396:1396:1396))
        (PORT d[4] (1412:1412:1412) (1675:1675:1675))
        (PORT d[5] (831:831:831) (964:964:964))
        (PORT d[6] (1013:1013:1013) (1162:1162:1162))
        (PORT d[7] (1305:1305:1305) (1550:1550:1550))
        (PORT d[8] (1046:1046:1046) (1212:1212:1212))
        (PORT d[9] (1648:1648:1648) (1877:1877:1877))
        (PORT d[10] (1561:1561:1561) (1798:1798:1798))
        (PORT d[11] (1968:1968:1968) (2254:2254:2254))
        (PORT d[12] (789:789:789) (906:906:906))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1303:1303:1303) (1466:1466:1466))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT d[0] (887:887:887) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (549:549:549) (645:645:645))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (2132:2132:2132))
        (PORT d[1] (1732:1732:1732) (2042:2042:2042))
        (PORT d[2] (843:843:843) (986:986:986))
        (PORT d[3] (410:410:410) (486:486:486))
        (PORT d[4] (1248:1248:1248) (1492:1492:1492))
        (PORT d[5] (977:977:977) (1175:1175:1175))
        (PORT d[6] (806:806:806) (950:950:950))
        (PORT d[7] (1715:1715:1715) (2021:2021:2021))
        (PORT d[8] (835:835:835) (979:979:979))
        (PORT d[9] (1060:1060:1060) (1236:1236:1236))
        (PORT d[10] (879:879:879) (1033:1033:1033))
        (PORT d[11] (525:525:525) (629:629:629))
        (PORT d[12] (1260:1260:1260) (1495:1495:1495))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (628:628:628) (670:670:670))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT d[0] (1246:1246:1246) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (376:376:376))
        (PORT datab (813:813:813) (948:948:948))
        (PORT datac (511:511:511) (605:605:605))
        (PORT datad (597:597:597) (671:671:671))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datac (937:937:937) (1087:1087:1087))
        (PORT datad (330:330:330) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_ram\|ram_image_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (472:472:472))
        (PORT datab (952:952:952) (1109:1109:1109))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|entrada_brg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (637:637:637))
        (PORT datab (463:463:463) (531:531:531))
        (PORT datad (333:333:333) (380:380:380))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|entrada_brg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2774:2774:2774) (3109:3109:3109))
        (PORT sload (938:938:938) (1066:1066:1066))
        (PORT ena (1082:1082:1082) (1217:1217:1217))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r2\|q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (309:309:309))
        (PORT datab (2552:2552:2552) (2941:2941:2941))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (1096:1096:1096) (1133:1133:1133))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r4\|q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2495:2495:2495) (2858:2858:2858))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (320:320:320) (382:382:382))
        (PORT datad (1077:1077:1077) (1112:1112:1112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (497:497:497))
        (PORT datab (158:158:158) (206:206:206))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r6\|q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (2412:2412:2412) (2761:2761:2761))
        (PORT datac (1074:1074:1074) (1111:1111:1111))
        (PORT datad (500:500:500) (585:585:585))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r8\|q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1967:1967:1967))
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (1046:1046:1046) (1079:1079:1079))
        (PORT datad (498:498:498) (583:583:583))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (397:397:397))
        (PORT datab (674:674:674) (795:795:795))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (172:172:172) (198:198:198))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r7\|q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (2048:2048:2048))
        (PORT datab (1087:1087:1087) (1135:1135:1135))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (509:509:509) (598:598:598))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r5\|q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (145:145:145))
        (PORT datab (2342:2342:2342) (2685:2685:2685))
        (PORT datac (1057:1057:1057) (1093:1093:1093))
        (PORT datad (514:514:514) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r1\|q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1150:1150:1150))
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (385:385:385) (457:457:457))
        (PORT datad (2563:2563:2563) (2940:2940:2940))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (401:401:401))
        (PORT datab (638:638:638) (745:745:745))
        (PORT datac (278:278:278) (314:314:314))
        (PORT datad (328:328:328) (376:376:376))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|r3\|q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2215:2215:2215) (2544:2544:2544))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1051:1051:1051) (1087:1087:1087))
        (PORT datad (141:141:141) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (791:791:791))
        (PORT datab (326:326:326) (377:377:377))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (335:335:335) (386:386:386))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (239:239:239))
        (PORT datac (806:806:806) (931:931:931))
        (PORT datad (169:169:169) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|map_banco_regs\|saida\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (118:118:118) (148:148:148))
        (PORT datac (1059:1059:1059) (1095:1095:1095))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (776:776:776) (904:904:904))
        (PORT datad (465:465:465) (539:539:539))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (538:538:538))
        (PORT datab (123:123:123) (154:154:154))
        (PORT datac (108:108:108) (132:132:132))
        (PORT datad (321:321:321) (366:366:366))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (134:134:134))
        (PORT datab (883:883:883) (1009:1009:1009))
        (PORT datac (102:102:102) (122:122:122))
        (PORT datad (2469:2469:2469) (2797:2797:2797))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (651:651:651))
        (PORT datab (586:586:586) (677:677:677))
        (PORT datac (945:945:945) (1098:1098:1098))
        (PORT datad (774:774:774) (904:904:904))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (233:233:233) (298:298:298))
        (PORT datac (201:201:201) (241:241:241))
        (PORT datad (882:882:882) (1008:1008:1008))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1179:1179:1179) (1310:1310:1310))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2617:2617:2617) (2999:2999:2999))
        (PORT datab (630:630:630) (716:716:716))
        (PORT datac (601:601:601) (698:698:698))
        (PORT datad (472:472:472) (540:540:540))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (608:608:608))
        (PORT datab (628:628:628) (714:714:714))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (163:163:163) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1071:1071:1071) (1204:1204:1204))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (701:701:701))
        (PORT datab (133:133:133) (163:163:163))
        (PORT datac (598:598:598) (686:686:686))
        (PORT datad (333:333:333) (381:381:381))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (969:969:969))
        (PORT datab (2471:2471:2471) (2815:2815:2815))
        (PORT datac (159:159:159) (190:190:190))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1071:1071:1071) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (570:570:570))
        (PORT datab (124:124:124) (156:156:156))
        (PORT datac (2444:2444:2444) (2791:2791:2791))
        (PORT datad (623:623:623) (711:711:711))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (234:234:234))
        (PORT datab (639:639:639) (734:734:734))
        (PORT datac (360:360:360) (409:409:409))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1073:1073:1073) (1191:1191:1191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (567:567:567))
        (PORT datab (128:128:128) (156:156:156))
        (PORT datac (112:112:112) (138:138:138))
        (PORT datad (184:184:184) (216:216:216))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (2678:2678:2678) (3045:3045:3045))
        (PORT datac (875:875:875) (990:990:990))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1197:1197:1197) (1346:1346:1346))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2442:2442:2442) (2776:2776:2776))
        (PORT datab (606:606:606) (691:691:691))
        (PORT datac (429:429:429) (490:490:490))
        (PORT datad (589:589:589) (684:684:684))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (710:710:710))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (296:296:296) (340:340:340))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1104:1104:1104) (1248:1248:1248))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (934:934:934))
        (PORT datab (480:480:480) (551:551:551))
        (PORT datac (108:108:108) (132:132:132))
        (PORT datad (112:112:112) (134:134:134))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (938:938:938))
        (PORT datab (2729:2729:2729) (3120:3120:3120))
        (PORT datac (263:263:263) (298:298:298))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1089:1089:1089) (1218:1218:1218))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2530:2530:2530) (2878:2878:2878))
        (PORT datab (755:755:755) (868:868:868))
        (PORT datac (613:613:613) (703:703:703))
        (PORT datad (436:436:436) (491:491:491))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (848:848:848))
        (PORT datab (373:373:373) (438:438:438))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (162:162:162) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1086:1086:1086) (1193:1193:1193))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (937:937:937))
        (PORT datab (127:127:127) (159:159:159))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (597:597:597) (680:680:680))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (1027:1027:1027))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2641:2641:2641) (2992:2992:2992))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1066:1066:1066) (1189:1189:1189))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2694:2694:2694) (3073:3073:3073))
        (PORT datab (401:401:401) (470:470:470))
        (PORT datac (112:112:112) (138:138:138))
        (PORT datad (575:575:575) (659:659:659))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (346:346:346))
        (PORT datab (401:401:401) (470:470:470))
        (PORT datac (663:663:663) (743:743:743))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1116:1116:1116) (1248:1248:1248))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (592:592:592))
        (PORT datab (133:133:133) (161:161:161))
        (PORT datac (450:450:450) (515:515:515))
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (210:210:210))
        (PORT datab (2897:2897:2897) (3311:3311:3311))
        (PORT datac (929:929:929) (1078:1078:1078))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1083:1083:1083) (1200:1200:1200))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2929:2929:2929) (3350:3350:3350))
        (PORT datab (1022:1022:1022) (1166:1166:1166))
        (PORT datac (491:491:491) (560:560:560))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (213:213:213))
        (PORT datab (1022:1022:1022) (1166:1166:1166))
        (PORT datac (764:764:764) (861:861:861))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1072:1072:1072) (1181:1181:1181))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (558:558:558))
        (PORT datab (200:200:200) (236:236:236))
        (PORT datac (105:105:105) (129:129:129))
        (PORT datad (932:932:932) (1077:1077:1077))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (1104:1104:1104))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (2861:2861:2861) (3251:3251:3251))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1194:1194:1194))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (636:636:636))
        (PORT datab (2637:2637:2637) (3009:3009:3009))
        (PORT datac (634:634:634) (726:726:726))
        (PORT datad (349:349:349) (398:398:398))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (156:156:156))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (636:636:636) (727:727:727))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1081:1081:1081) (1195:1195:1195))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (449:449:449))
        (PORT datab (485:485:485) (569:569:569))
        (PORT datac (107:107:107) (131:131:131))
        (PORT datad (312:312:312) (354:354:354))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (336:336:336))
        (PORT datab (782:782:782) (891:891:891))
        (PORT datac (2695:2695:2695) (3071:3071:3071))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1200:1200:1200))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (555:555:555))
        (PORT datab (2717:2717:2717) (3097:3097:3097))
        (PORT datac (589:589:589) (661:661:661))
        (PORT datad (292:292:292) (329:329:329))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE acesso\|valor_display\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (590:590:590) (662:662:662))
        (PORT datad (485:485:485) (548:548:548))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE acesso\|valor_display\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1032:1032:1032) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display4\|a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (2275:2275:2275))
        (PORT datab (1859:1859:1859) (2208:2208:2208))
        (PORT datac (2599:2599:2599) (3000:3000:3000))
        (PORT datad (1683:1683:1683) (1980:1980:1980))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display3\|a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1703:1703:1703))
        (PORT datab (2232:2232:2232) (2631:2631:2631))
        (PORT datac (3096:3096:3096) (3584:3584:3584))
        (PORT datad (1373:1373:1373) (1618:1618:1618))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display2\|a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1292:1292:1292))
        (PORT datab (2180:2180:2180) (2454:2454:2454))
        (PORT datac (2169:2169:2169) (2524:2524:2524))
        (PORT datad (1302:1302:1302) (1518:1518:1518))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display1\|a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (2324:2324:2324))
        (PORT datab (2374:2374:2374) (2754:2754:2754))
        (PORT datac (2346:2346:2346) (2689:2689:2689))
        (PORT datad (2202:2202:2202) (2510:2510:2510))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display4\|b\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1992:1992:1992) (2274:2274:2274))
        (PORT datab (1855:1855:1855) (2204:2204:2204))
        (PORT datac (2606:2606:2606) (3007:3007:3007))
        (PORT datad (1682:1682:1682) (1979:1979:1979))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display3\|b\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1700:1700:1700))
        (PORT datab (2229:2229:2229) (2628:2628:2628))
        (PORT datac (3094:3094:3094) (3582:3582:3582))
        (PORT datad (1374:1374:1374) (1618:1618:1618))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display2\|b\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1293:1293:1293))
        (PORT datab (2180:2180:2180) (2454:2454:2454))
        (PORT datac (2168:2168:2168) (2524:2524:2524))
        (PORT datad (1302:1302:1302) (1518:1518:1518))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display1\|b\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2023:2023:2023) (2329:2329:2329))
        (PORT datab (2372:2372:2372) (2753:2753:2753))
        (PORT datac (2349:2349:2349) (2692:2692:2692))
        (PORT datad (2205:2205:2205) (2514:2514:2514))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display4\|c\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (2276:2276:2276))
        (PORT datab (1862:1862:1862) (2211:2211:2211))
        (PORT datac (2596:2596:2596) (2995:2995:2995))
        (PORT datad (1684:1684:1684) (1980:1980:1980))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display3\|c\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1697:1697:1697))
        (PORT datab (2226:2226:2226) (2625:2625:2625))
        (PORT datac (3092:3092:3092) (3581:3581:3581))
        (PORT datad (1376:1376:1376) (1620:1620:1620))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display2\|c\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1285:1285:1285))
        (PORT datab (2184:2184:2184) (2459:2459:2459))
        (PORT datac (2175:2175:2175) (2532:2532:2532))
        (PORT datad (1303:1303:1303) (1520:1520:1520))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display1\|c\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2316:2316:2316))
        (PORT datab (2376:2376:2376) (2757:2757:2757))
        (PORT datac (2340:2340:2340) (2682:2682:2682))
        (PORT datad (2196:2196:2196) (2503:2503:2503))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display4\|d\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (2275:2275:2275))
        (PORT datab (1859:1859:1859) (2208:2208:2208))
        (PORT datac (2600:2600:2600) (3000:3000:3000))
        (PORT datad (1683:1683:1683) (1980:1980:1980))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display3\|d\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1705:1705:1705))
        (PORT datab (2234:2234:2234) (2633:2633:2633))
        (PORT datac (3097:3097:3097) (3585:3585:3585))
        (PORT datad (1372:1372:1372) (1617:1617:1617))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display2\|d\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1287:1287:1287))
        (PORT datab (2182:2182:2182) (2457:2457:2457))
        (PORT datac (2173:2173:2173) (2529:2529:2529))
        (PORT datad (1303:1303:1303) (1519:1519:1519))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display1\|d\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2022:2022:2022) (2327:2327:2327))
        (PORT datab (2373:2373:2373) (2753:2753:2753))
        (PORT datac (2348:2348:2348) (2691:2691:2691))
        (PORT datad (2204:2204:2204) (2513:2513:2513))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display4\|e\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1993:1993:1993) (2274:2274:2274))
        (PORT datab (1856:1856:1856) (2204:2204:2204))
        (PORT datac (2605:2605:2605) (3006:3006:3006))
        (PORT datad (1682:1682:1682) (1979:1979:1979))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display3\|e\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1698:1698:1698))
        (PORT datab (2227:2227:2227) (2626:2626:2626))
        (PORT datac (3093:3093:3093) (3582:3582:3582))
        (PORT datad (1375:1375:1375) (1619:1619:1619))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display2\|e\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1288:1288:1288))
        (PORT datab (2182:2182:2182) (2457:2457:2457))
        (PORT datac (2173:2173:2173) (2529:2529:2529))
        (PORT datad (1302:1302:1302) (1519:1519:1519))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display1\|e\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2024:2024:2024) (2330:2330:2330))
        (PORT datab (2372:2372:2372) (2753:2753:2753))
        (PORT datac (2350:2350:2350) (2693:2693:2693))
        (PORT datad (2206:2206:2206) (2515:2515:2515))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display4\|f\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (2276:2276:2276))
        (PORT datab (1860:1860:1860) (2209:2209:2209))
        (PORT datac (2597:2597:2597) (2998:2998:2998))
        (PORT datad (1683:1683:1683) (1980:1980:1980))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display3\|f\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1699:1699:1699))
        (PORT datab (2228:2228:2228) (2627:2627:2627))
        (PORT datac (3093:3093:3093) (3582:3582:3582))
        (PORT datad (1375:1375:1375) (1619:1619:1619))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display2\|f\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1296:1296:1296))
        (PORT datab (2178:2178:2178) (2452:2452:2452))
        (PORT datac (2165:2165:2165) (2520:2520:2520))
        (PORT datad (1301:1301:1301) (1517:1517:1517))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display1\|f\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2317:2317:2317))
        (PORT datab (2376:2376:2376) (2757:2757:2757))
        (PORT datac (2341:2341:2341) (2682:2682:2682))
        (PORT datad (2196:2196:2196) (2504:2504:2504))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display4\|g\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1993:1993:1993) (2275:2275:2275))
        (PORT datab (1858:1858:1858) (2207:2207:2207))
        (PORT datac (2601:2601:2601) (3002:3002:3002))
        (PORT datad (1683:1683:1683) (1979:1979:1979))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display3\|g\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1706:1706:1706))
        (PORT datab (2235:2235:2235) (2634:2634:2634))
        (PORT datac (3097:3097:3097) (3586:3586:3586))
        (PORT datad (1371:1371:1371) (1616:1616:1616))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display2\|g\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1297:1297:1297))
        (PORT datab (2178:2178:2178) (2452:2452:2452))
        (PORT datac (2165:2165:2165) (2520:2520:2520))
        (PORT datad (1301:1301:1301) (1517:1517:1517))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE s\|decod\|display1\|g\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2318:2318:2318))
        (PORT datab (2376:2376:2376) (2756:2756:2756))
        (PORT datac (2341:2341:2341) (2683:2683:2683))
        (PORT datad (2197:2197:2197) (2505:2505:2505))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
)
