   1              		.cpu cortex-m23
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.__NVIC_SetPriority,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.code	16
  19              		.thumb_func
  20              		.fpu softvfp
  22              	__NVIC_SetPriority:
  23              	.LFB72:
  24              		.file 1 "../system/include/cmsis/core_cm23.h"
   1:../system/include/cmsis/core_cm23.h **** /**************************************************************************//**
   2:../system/include/cmsis/core_cm23.h ****  * @file     core_cm23.h
   3:../system/include/cmsis/core_cm23.h ****  * @brief    CMSIS Cortex-M23 Core Peripheral Access Layer Header File
   4:../system/include/cmsis/core_cm23.h ****  * @version  V5.0.1
   5:../system/include/cmsis/core_cm23.h ****  * @date     25. November 2016
   6:../system/include/cmsis/core_cm23.h ****  ******************************************************************************/
   7:../system/include/cmsis/core_cm23.h **** /*
   8:../system/include/cmsis/core_cm23.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:../system/include/cmsis/core_cm23.h ****  *
  10:../system/include/cmsis/core_cm23.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../system/include/cmsis/core_cm23.h ****  *
  12:../system/include/cmsis/core_cm23.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../system/include/cmsis/core_cm23.h ****  * not use this file except in compliance with the License.
  14:../system/include/cmsis/core_cm23.h ****  * You may obtain a copy of the License at
  15:../system/include/cmsis/core_cm23.h ****  *
  16:../system/include/cmsis/core_cm23.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../system/include/cmsis/core_cm23.h ****  *
  18:../system/include/cmsis/core_cm23.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../system/include/cmsis/core_cm23.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../system/include/cmsis/core_cm23.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../system/include/cmsis/core_cm23.h ****  * See the License for the specific language governing permissions and
  22:../system/include/cmsis/core_cm23.h ****  * limitations under the License.
  23:../system/include/cmsis/core_cm23.h ****  */
  24:../system/include/cmsis/core_cm23.h **** 
  25:../system/include/cmsis/core_cm23.h **** #if   defined ( __ICCARM__ )
  26:../system/include/cmsis/core_cm23.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:../system/include/cmsis/core_cm23.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:../system/include/cmsis/core_cm23.h ****   #pragma clang system_header   /* treat file as system include file */
  29:../system/include/cmsis/core_cm23.h **** #endif
  30:../system/include/cmsis/core_cm23.h **** 
  31:../system/include/cmsis/core_cm23.h **** #ifndef __CORE_CM23_H_GENERIC
  32:../system/include/cmsis/core_cm23.h **** #define __CORE_CM23_H_GENERIC
  33:../system/include/cmsis/core_cm23.h **** 
  34:../system/include/cmsis/core_cm23.h **** #include <stdint.h>
  35:../system/include/cmsis/core_cm23.h **** 
  36:../system/include/cmsis/core_cm23.h **** #ifdef __cplusplus
  37:../system/include/cmsis/core_cm23.h ****  extern "C" {
  38:../system/include/cmsis/core_cm23.h **** #endif
  39:../system/include/cmsis/core_cm23.h **** 
  40:../system/include/cmsis/core_cm23.h **** /**
  41:../system/include/cmsis/core_cm23.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../system/include/cmsis/core_cm23.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../system/include/cmsis/core_cm23.h **** 
  44:../system/include/cmsis/core_cm23.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../system/include/cmsis/core_cm23.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../system/include/cmsis/core_cm23.h **** 
  47:../system/include/cmsis/core_cm23.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../system/include/cmsis/core_cm23.h ****      Unions are used for effective representation of core registers.
  49:../system/include/cmsis/core_cm23.h **** 
  50:../system/include/cmsis/core_cm23.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../system/include/cmsis/core_cm23.h ****      Function-like macros are used to allow more efficient code.
  52:../system/include/cmsis/core_cm23.h ****  */
  53:../system/include/cmsis/core_cm23.h **** 
  54:../system/include/cmsis/core_cm23.h **** 
  55:../system/include/cmsis/core_cm23.h **** /*******************************************************************************
  56:../system/include/cmsis/core_cm23.h ****  *                 CMSIS definitions
  57:../system/include/cmsis/core_cm23.h ****  ******************************************************************************/
  58:../system/include/cmsis/core_cm23.h **** /**
  59:../system/include/cmsis/core_cm23.h ****   \ingroup Cortex_M23
  60:../system/include/cmsis/core_cm23.h ****   @{
  61:../system/include/cmsis/core_cm23.h ****  */
  62:../system/include/cmsis/core_cm23.h **** 
  63:../system/include/cmsis/core_cm23.h **** /*  CMSIS cmGrebe definitions */
  64:../system/include/cmsis/core_cm23.h **** #define __CM23_CMSIS_VERSION_MAIN  ( 5U)                                       /*!< [31:16] CMSIS H
  65:../system/include/cmsis/core_cm23.h **** #define __CM23_CMSIS_VERSION_SUB   ( 0U)                                       /*!< [15:0]  CMSIS H
  66:../system/include/cmsis/core_cm23.h **** #define __CM23_CMSIS_VERSION       ((__CM23_CMSIS_VERSION_MAIN << 16U) | \
  67:../system/include/cmsis/core_cm23.h ****                                      __CM23_CMSIS_VERSION_SUB           )      /*!< CMSIS HAL versi
  68:../system/include/cmsis/core_cm23.h **** 
  69:../system/include/cmsis/core_cm23.h **** #define __CORTEX_M                     (23U)                                   /*!< Cortex-M Core *
  70:../system/include/cmsis/core_cm23.h **** 
  71:../system/include/cmsis/core_cm23.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:../system/include/cmsis/core_cm23.h ****     This core does not support an FPU at all
  73:../system/include/cmsis/core_cm23.h **** */
  74:../system/include/cmsis/core_cm23.h **** #define __FPU_USED       0U
  75:../system/include/cmsis/core_cm23.h **** 
  76:../system/include/cmsis/core_cm23.h **** #if defined ( __CC_ARM )
  77:../system/include/cmsis/core_cm23.h ****   #if defined __TARGET_FPU_VFP
  78:../system/include/cmsis/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  79:../system/include/cmsis/core_cm23.h ****   #endif
  80:../system/include/cmsis/core_cm23.h **** 
  81:../system/include/cmsis/core_cm23.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  82:../system/include/cmsis/core_cm23.h ****   #if defined __ARM_PCS_VFP
  83:../system/include/cmsis/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  84:../system/include/cmsis/core_cm23.h ****   #endif
  85:../system/include/cmsis/core_cm23.h **** 
  86:../system/include/cmsis/core_cm23.h **** #elif defined ( __GNUC__ )
  87:../system/include/cmsis/core_cm23.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  88:../system/include/cmsis/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  89:../system/include/cmsis/core_cm23.h ****   #endif
  90:../system/include/cmsis/core_cm23.h **** 
  91:../system/include/cmsis/core_cm23.h **** #elif defined ( __ICCARM__ )
  92:../system/include/cmsis/core_cm23.h ****   #if defined __ARMVFP__
  93:../system/include/cmsis/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  94:../system/include/cmsis/core_cm23.h ****   #endif
  95:../system/include/cmsis/core_cm23.h **** 
  96:../system/include/cmsis/core_cm23.h **** #elif defined ( __TI_ARM__ )
  97:../system/include/cmsis/core_cm23.h ****   #if defined __TI_VFP_SUPPORT__
  98:../system/include/cmsis/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  99:../system/include/cmsis/core_cm23.h ****   #endif
 100:../system/include/cmsis/core_cm23.h **** 
 101:../system/include/cmsis/core_cm23.h **** #elif defined ( __TASKING__ )
 102:../system/include/cmsis/core_cm23.h ****   #if defined __FPU_VFP__
 103:../system/include/cmsis/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 104:../system/include/cmsis/core_cm23.h ****   #endif
 105:../system/include/cmsis/core_cm23.h **** 
 106:../system/include/cmsis/core_cm23.h **** #elif defined ( __CSMC__ )
 107:../system/include/cmsis/core_cm23.h ****   #if ( __CSMC__ & 0x400U)
 108:../system/include/cmsis/core_cm23.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 109:../system/include/cmsis/core_cm23.h ****   #endif
 110:../system/include/cmsis/core_cm23.h **** 
 111:../system/include/cmsis/core_cm23.h **** #endif
 112:../system/include/cmsis/core_cm23.h **** 
 113:../system/include/cmsis/core_cm23.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 114:../system/include/cmsis/core_cm23.h **** 
 115:../system/include/cmsis/core_cm23.h **** 
 116:../system/include/cmsis/core_cm23.h **** #ifdef __cplusplus
 117:../system/include/cmsis/core_cm23.h **** }
 118:../system/include/cmsis/core_cm23.h **** #endif
 119:../system/include/cmsis/core_cm23.h **** 
 120:../system/include/cmsis/core_cm23.h **** #endif /* __CORE_CM23_H_GENERIC */
 121:../system/include/cmsis/core_cm23.h **** 
 122:../system/include/cmsis/core_cm23.h **** #ifndef __CMSIS_GENERIC
 123:../system/include/cmsis/core_cm23.h **** 
 124:../system/include/cmsis/core_cm23.h **** #ifndef __CORE_CM23_H_DEPENDANT
 125:../system/include/cmsis/core_cm23.h **** #define __CORE_CM23_H_DEPENDANT
 126:../system/include/cmsis/core_cm23.h **** 
 127:../system/include/cmsis/core_cm23.h **** #ifdef __cplusplus
 128:../system/include/cmsis/core_cm23.h ****  extern "C" {
 129:../system/include/cmsis/core_cm23.h **** #endif
 130:../system/include/cmsis/core_cm23.h **** 
 131:../system/include/cmsis/core_cm23.h **** /* check device defines and use defaults */
 132:../system/include/cmsis/core_cm23.h **** #if defined __CHECK_DEVICE_DEFINES
 133:../system/include/cmsis/core_cm23.h ****   #ifndef __CM23_REV
 134:../system/include/cmsis/core_cm23.h ****     #define __CM23_REV                0x0000U
 135:../system/include/cmsis/core_cm23.h ****     #warning "__CM23_REV not defined in device header file; using default!"
 136:../system/include/cmsis/core_cm23.h ****   #endif
 137:../system/include/cmsis/core_cm23.h **** 
 138:../system/include/cmsis/core_cm23.h ****   #ifndef __FPU_PRESENT
 139:../system/include/cmsis/core_cm23.h ****     #define __FPU_PRESENT             0U
 140:../system/include/cmsis/core_cm23.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 141:../system/include/cmsis/core_cm23.h ****   #endif
 142:../system/include/cmsis/core_cm23.h **** 
 143:../system/include/cmsis/core_cm23.h ****   #ifndef __MPU_PRESENT
 144:../system/include/cmsis/core_cm23.h ****     #define __MPU_PRESENT             0U
 145:../system/include/cmsis/core_cm23.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 146:../system/include/cmsis/core_cm23.h ****   #endif
 147:../system/include/cmsis/core_cm23.h **** 
 148:../system/include/cmsis/core_cm23.h ****   #ifndef __SAUREGION_PRESENT
 149:../system/include/cmsis/core_cm23.h ****     #define __SAUREGION_PRESENT       0U
 150:../system/include/cmsis/core_cm23.h ****     #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
 151:../system/include/cmsis/core_cm23.h ****   #endif
 152:../system/include/cmsis/core_cm23.h **** 
 153:../system/include/cmsis/core_cm23.h ****   #ifndef __VTOR_PRESENT
 154:../system/include/cmsis/core_cm23.h ****     #define __VTOR_PRESENT            0U
 155:../system/include/cmsis/core_cm23.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 156:../system/include/cmsis/core_cm23.h ****   #endif
 157:../system/include/cmsis/core_cm23.h **** 
 158:../system/include/cmsis/core_cm23.h ****   #ifndef __NVIC_PRIO_BITS
 159:../system/include/cmsis/core_cm23.h ****     #define __NVIC_PRIO_BITS          2U
 160:../system/include/cmsis/core_cm23.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 161:../system/include/cmsis/core_cm23.h ****   #endif
 162:../system/include/cmsis/core_cm23.h **** 
 163:../system/include/cmsis/core_cm23.h ****   #ifndef __Vendor_SysTickConfig
 164:../system/include/cmsis/core_cm23.h ****     #define __Vendor_SysTickConfig    0U
 165:../system/include/cmsis/core_cm23.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 166:../system/include/cmsis/core_cm23.h ****   #endif
 167:../system/include/cmsis/core_cm23.h **** 
 168:../system/include/cmsis/core_cm23.h ****   #ifndef __ETM_PRESENT
 169:../system/include/cmsis/core_cm23.h ****     #define __ETM_PRESENT             0U
 170:../system/include/cmsis/core_cm23.h ****     #warning "__ETM_PRESENT not defined in device header file; using default!"
 171:../system/include/cmsis/core_cm23.h ****   #endif
 172:../system/include/cmsis/core_cm23.h **** 
 173:../system/include/cmsis/core_cm23.h ****   #ifndef __MTB_PRESENT
 174:../system/include/cmsis/core_cm23.h ****     #define __MTB_PRESENT             0U
 175:../system/include/cmsis/core_cm23.h ****     #warning "__MTB_PRESENT not defined in device header file; using default!"
 176:../system/include/cmsis/core_cm23.h ****   #endif
 177:../system/include/cmsis/core_cm23.h **** 
 178:../system/include/cmsis/core_cm23.h **** #endif
 179:../system/include/cmsis/core_cm23.h **** 
 180:../system/include/cmsis/core_cm23.h **** /* IO definitions (access restrictions to peripheral registers) */
 181:../system/include/cmsis/core_cm23.h **** /**
 182:../system/include/cmsis/core_cm23.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 183:../system/include/cmsis/core_cm23.h **** 
 184:../system/include/cmsis/core_cm23.h ****     <strong>IO Type Qualifiers</strong> are used
 185:../system/include/cmsis/core_cm23.h ****     \li to specify the access to peripheral variables.
 186:../system/include/cmsis/core_cm23.h ****     \li for automatic generation of peripheral register debug information.
 187:../system/include/cmsis/core_cm23.h **** */
 188:../system/include/cmsis/core_cm23.h **** #ifdef __cplusplus
 189:../system/include/cmsis/core_cm23.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 190:../system/include/cmsis/core_cm23.h **** #else
 191:../system/include/cmsis/core_cm23.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 192:../system/include/cmsis/core_cm23.h **** #endif
 193:../system/include/cmsis/core_cm23.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 194:../system/include/cmsis/core_cm23.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 195:../system/include/cmsis/core_cm23.h **** 
 196:../system/include/cmsis/core_cm23.h **** /* following defines should be used for structure members */
 197:../system/include/cmsis/core_cm23.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 198:../system/include/cmsis/core_cm23.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 199:../system/include/cmsis/core_cm23.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 200:../system/include/cmsis/core_cm23.h **** 
 201:../system/include/cmsis/core_cm23.h **** /*@} end of group Cortex_M23 */
 202:../system/include/cmsis/core_cm23.h **** 
 203:../system/include/cmsis/core_cm23.h **** 
 204:../system/include/cmsis/core_cm23.h **** 
 205:../system/include/cmsis/core_cm23.h **** /*******************************************************************************
 206:../system/include/cmsis/core_cm23.h ****  *                 Register Abstraction
 207:../system/include/cmsis/core_cm23.h ****   Core Register contain:
 208:../system/include/cmsis/core_cm23.h ****   - Core Register
 209:../system/include/cmsis/core_cm23.h ****   - Core NVIC Register
 210:../system/include/cmsis/core_cm23.h ****   - Core SCB Register
 211:../system/include/cmsis/core_cm23.h ****   - Core SysTick Register
 212:../system/include/cmsis/core_cm23.h ****   - Core Debug Register
 213:../system/include/cmsis/core_cm23.h ****   - Core MPU Register
 214:../system/include/cmsis/core_cm23.h ****   - Core SAU Register
 215:../system/include/cmsis/core_cm23.h ****  ******************************************************************************/
 216:../system/include/cmsis/core_cm23.h **** /**
 217:../system/include/cmsis/core_cm23.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 218:../system/include/cmsis/core_cm23.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 219:../system/include/cmsis/core_cm23.h **** */
 220:../system/include/cmsis/core_cm23.h **** 
 221:../system/include/cmsis/core_cm23.h **** /**
 222:../system/include/cmsis/core_cm23.h ****   \ingroup    CMSIS_core_register
 223:../system/include/cmsis/core_cm23.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 224:../system/include/cmsis/core_cm23.h ****   \brief      Core Register type definitions.
 225:../system/include/cmsis/core_cm23.h ****   @{
 226:../system/include/cmsis/core_cm23.h ****  */
 227:../system/include/cmsis/core_cm23.h **** 
 228:../system/include/cmsis/core_cm23.h **** /**
 229:../system/include/cmsis/core_cm23.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 230:../system/include/cmsis/core_cm23.h ****  */
 231:../system/include/cmsis/core_cm23.h **** typedef union
 232:../system/include/cmsis/core_cm23.h **** {
 233:../system/include/cmsis/core_cm23.h ****   struct
 234:../system/include/cmsis/core_cm23.h ****   {
 235:../system/include/cmsis/core_cm23.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 236:../system/include/cmsis/core_cm23.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 237:../system/include/cmsis/core_cm23.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 238:../system/include/cmsis/core_cm23.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 239:../system/include/cmsis/core_cm23.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 240:../system/include/cmsis/core_cm23.h ****   } b;                                   /*!< Structure used for bit  access */
 241:../system/include/cmsis/core_cm23.h ****   uint32_t w;                            /*!< Type      used for word access */
 242:../system/include/cmsis/core_cm23.h **** } APSR_Type;
 243:../system/include/cmsis/core_cm23.h **** 
 244:../system/include/cmsis/core_cm23.h **** /* APSR Register Definitions */
 245:../system/include/cmsis/core_cm23.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 246:../system/include/cmsis/core_cm23.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 247:../system/include/cmsis/core_cm23.h **** 
 248:../system/include/cmsis/core_cm23.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 249:../system/include/cmsis/core_cm23.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 250:../system/include/cmsis/core_cm23.h **** 
 251:../system/include/cmsis/core_cm23.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 252:../system/include/cmsis/core_cm23.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 253:../system/include/cmsis/core_cm23.h **** 
 254:../system/include/cmsis/core_cm23.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 255:../system/include/cmsis/core_cm23.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 256:../system/include/cmsis/core_cm23.h **** 
 257:../system/include/cmsis/core_cm23.h **** 
 258:../system/include/cmsis/core_cm23.h **** /**
 259:../system/include/cmsis/core_cm23.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 260:../system/include/cmsis/core_cm23.h ****  */
 261:../system/include/cmsis/core_cm23.h **** typedef union
 262:../system/include/cmsis/core_cm23.h **** {
 263:../system/include/cmsis/core_cm23.h ****   struct
 264:../system/include/cmsis/core_cm23.h ****   {
 265:../system/include/cmsis/core_cm23.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 266:../system/include/cmsis/core_cm23.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 267:../system/include/cmsis/core_cm23.h ****   } b;                                   /*!< Structure used for bit  access */
 268:../system/include/cmsis/core_cm23.h ****   uint32_t w;                            /*!< Type      used for word access */
 269:../system/include/cmsis/core_cm23.h **** } IPSR_Type;
 270:../system/include/cmsis/core_cm23.h **** 
 271:../system/include/cmsis/core_cm23.h **** /* IPSR Register Definitions */
 272:../system/include/cmsis/core_cm23.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 273:../system/include/cmsis/core_cm23.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 274:../system/include/cmsis/core_cm23.h **** 
 275:../system/include/cmsis/core_cm23.h **** 
 276:../system/include/cmsis/core_cm23.h **** /**
 277:../system/include/cmsis/core_cm23.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 278:../system/include/cmsis/core_cm23.h ****  */
 279:../system/include/cmsis/core_cm23.h **** typedef union
 280:../system/include/cmsis/core_cm23.h **** {
 281:../system/include/cmsis/core_cm23.h ****   struct
 282:../system/include/cmsis/core_cm23.h ****   {
 283:../system/include/cmsis/core_cm23.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 284:../system/include/cmsis/core_cm23.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 285:../system/include/cmsis/core_cm23.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 286:../system/include/cmsis/core_cm23.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 287:../system/include/cmsis/core_cm23.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 288:../system/include/cmsis/core_cm23.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 289:../system/include/cmsis/core_cm23.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 290:../system/include/cmsis/core_cm23.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 291:../system/include/cmsis/core_cm23.h ****   } b;                                   /*!< Structure used for bit  access */
 292:../system/include/cmsis/core_cm23.h ****   uint32_t w;                            /*!< Type      used for word access */
 293:../system/include/cmsis/core_cm23.h **** } xPSR_Type;
 294:../system/include/cmsis/core_cm23.h **** 
 295:../system/include/cmsis/core_cm23.h **** /* xPSR Register Definitions */
 296:../system/include/cmsis/core_cm23.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 297:../system/include/cmsis/core_cm23.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 298:../system/include/cmsis/core_cm23.h **** 
 299:../system/include/cmsis/core_cm23.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 300:../system/include/cmsis/core_cm23.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 301:../system/include/cmsis/core_cm23.h **** 
 302:../system/include/cmsis/core_cm23.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 303:../system/include/cmsis/core_cm23.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 304:../system/include/cmsis/core_cm23.h **** 
 305:../system/include/cmsis/core_cm23.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 306:../system/include/cmsis/core_cm23.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 307:../system/include/cmsis/core_cm23.h **** 
 308:../system/include/cmsis/core_cm23.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 309:../system/include/cmsis/core_cm23.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 310:../system/include/cmsis/core_cm23.h **** 
 311:../system/include/cmsis/core_cm23.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 312:../system/include/cmsis/core_cm23.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 313:../system/include/cmsis/core_cm23.h **** 
 314:../system/include/cmsis/core_cm23.h **** 
 315:../system/include/cmsis/core_cm23.h **** /**
 316:../system/include/cmsis/core_cm23.h ****   \brief  Union type to access the Control Registers (CONTROL).
 317:../system/include/cmsis/core_cm23.h ****  */
 318:../system/include/cmsis/core_cm23.h **** typedef union
 319:../system/include/cmsis/core_cm23.h **** {
 320:../system/include/cmsis/core_cm23.h ****   struct
 321:../system/include/cmsis/core_cm23.h ****   {
 322:../system/include/cmsis/core_cm23.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 323:../system/include/cmsis/core_cm23.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
 324:../system/include/cmsis/core_cm23.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 325:../system/include/cmsis/core_cm23.h ****   } b;                                   /*!< Structure used for bit  access */
 326:../system/include/cmsis/core_cm23.h ****   uint32_t w;                            /*!< Type      used for word access */
 327:../system/include/cmsis/core_cm23.h **** } CONTROL_Type;
 328:../system/include/cmsis/core_cm23.h **** 
 329:../system/include/cmsis/core_cm23.h **** /* CONTROL Register Definitions */
 330:../system/include/cmsis/core_cm23.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 331:../system/include/cmsis/core_cm23.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 332:../system/include/cmsis/core_cm23.h **** 
 333:../system/include/cmsis/core_cm23.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 334:../system/include/cmsis/core_cm23.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 335:../system/include/cmsis/core_cm23.h **** 
 336:../system/include/cmsis/core_cm23.h **** /*@} end of group CMSIS_CORE */
 337:../system/include/cmsis/core_cm23.h **** 
 338:../system/include/cmsis/core_cm23.h **** 
 339:../system/include/cmsis/core_cm23.h **** /**
 340:../system/include/cmsis/core_cm23.h ****   \ingroup    CMSIS_core_register
 341:../system/include/cmsis/core_cm23.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 342:../system/include/cmsis/core_cm23.h ****   \brief      Type definitions for the NVIC Registers
 343:../system/include/cmsis/core_cm23.h ****   @{
 344:../system/include/cmsis/core_cm23.h ****  */
 345:../system/include/cmsis/core_cm23.h **** 
 346:../system/include/cmsis/core_cm23.h **** /**
 347:../system/include/cmsis/core_cm23.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 348:../system/include/cmsis/core_cm23.h ****  */
 349:../system/include/cmsis/core_cm23.h **** typedef struct
 350:../system/include/cmsis/core_cm23.h **** {
 351:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 352:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED0[16U];
 353:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 354:../system/include/cmsis/core_cm23.h ****         uint32_t RSERVED1[16U];
 355:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 356:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED2[16U];
 357:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 358:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED3[16U];
 359:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 360:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED4[16U];
 361:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Regis
 362:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED5[16U];
 363:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t IPR[124U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 364:../system/include/cmsis/core_cm23.h **** }  NVIC_Type;
 365:../system/include/cmsis/core_cm23.h **** 
 366:../system/include/cmsis/core_cm23.h **** /*@} end of group CMSIS_NVIC */
 367:../system/include/cmsis/core_cm23.h **** 
 368:../system/include/cmsis/core_cm23.h **** 
 369:../system/include/cmsis/core_cm23.h **** /**
 370:../system/include/cmsis/core_cm23.h ****   \ingroup  CMSIS_core_register
 371:../system/include/cmsis/core_cm23.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 372:../system/include/cmsis/core_cm23.h ****   \brief    Type definitions for the System Control Block Registers
 373:../system/include/cmsis/core_cm23.h ****   @{
 374:../system/include/cmsis/core_cm23.h ****  */
 375:../system/include/cmsis/core_cm23.h **** 
 376:../system/include/cmsis/core_cm23.h **** /**
 377:../system/include/cmsis/core_cm23.h ****   \brief  Structure type to access the System Control Block (SCB).
 378:../system/include/cmsis/core_cm23.h ****  */
 379:../system/include/cmsis/core_cm23.h **** typedef struct
 380:../system/include/cmsis/core_cm23.h **** {
 381:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 382:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 383:../system/include/cmsis/core_cm23.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 384:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 385:../system/include/cmsis/core_cm23.h **** #else
 386:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED0;
 387:../system/include/cmsis/core_cm23.h **** #endif
 388:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 389:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 390:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 391:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED1;
 392:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t SHPR[2U];               /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 393:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 394:../system/include/cmsis/core_cm23.h **** } SCB_Type;
 395:../system/include/cmsis/core_cm23.h **** 
 396:../system/include/cmsis/core_cm23.h **** /* SCB CPUID Register Definitions */
 397:../system/include/cmsis/core_cm23.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 398:../system/include/cmsis/core_cm23.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 399:../system/include/cmsis/core_cm23.h **** 
 400:../system/include/cmsis/core_cm23.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 401:../system/include/cmsis/core_cm23.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 402:../system/include/cmsis/core_cm23.h **** 
 403:../system/include/cmsis/core_cm23.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 404:../system/include/cmsis/core_cm23.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 405:../system/include/cmsis/core_cm23.h **** 
 406:../system/include/cmsis/core_cm23.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 407:../system/include/cmsis/core_cm23.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 408:../system/include/cmsis/core_cm23.h **** 
 409:../system/include/cmsis/core_cm23.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 410:../system/include/cmsis/core_cm23.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 411:../system/include/cmsis/core_cm23.h **** 
 412:../system/include/cmsis/core_cm23.h **** /* SCB Interrupt Control State Register Definitions */
 413:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB 
 414:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB 
 415:../system/include/cmsis/core_cm23.h **** 
 416:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB 
 417:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB 
 418:../system/include/cmsis/core_cm23.h **** 
 419:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:../system/include/cmsis/core_cm23.h **** 
 422:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:../system/include/cmsis/core_cm23.h **** 
 425:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:../system/include/cmsis/core_cm23.h **** 
 428:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:../system/include/cmsis/core_cm23.h **** 
 431:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB 
 432:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB 
 433:../system/include/cmsis/core_cm23.h **** 
 434:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 435:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 436:../system/include/cmsis/core_cm23.h **** 
 437:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 438:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 439:../system/include/cmsis/core_cm23.h **** 
 440:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 441:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 442:../system/include/cmsis/core_cm23.h **** 
 443:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 444:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 445:../system/include/cmsis/core_cm23.h **** 
 446:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 447:../system/include/cmsis/core_cm23.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 448:../system/include/cmsis/core_cm23.h **** 
 449:../system/include/cmsis/core_cm23.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 450:../system/include/cmsis/core_cm23.h **** /* SCB Vector Table Offset Register Definitions */
 451:../system/include/cmsis/core_cm23.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:../system/include/cmsis/core_cm23.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 453:../system/include/cmsis/core_cm23.h **** #endif
 454:../system/include/cmsis/core_cm23.h **** 
 455:../system/include/cmsis/core_cm23.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 456:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 457:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 458:../system/include/cmsis/core_cm23.h **** 
 459:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 460:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 461:../system/include/cmsis/core_cm23.h **** 
 462:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 463:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 464:../system/include/cmsis/core_cm23.h **** 
 465:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB 
 466:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB 
 467:../system/include/cmsis/core_cm23.h **** 
 468:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB 
 469:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB 
 470:../system/include/cmsis/core_cm23.h **** 
 471:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB 
 472:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB 
 473:../system/include/cmsis/core_cm23.h **** 
 474:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 475:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 476:../system/include/cmsis/core_cm23.h **** 
 477:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 478:../system/include/cmsis/core_cm23.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 479:../system/include/cmsis/core_cm23.h **** 
 480:../system/include/cmsis/core_cm23.h **** /* SCB System Control Register Definitions */
 481:../system/include/cmsis/core_cm23.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:../system/include/cmsis/core_cm23.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:../system/include/cmsis/core_cm23.h **** 
 484:../system/include/cmsis/core_cm23.h **** #define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB 
 485:../system/include/cmsis/core_cm23.h **** #define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB 
 486:../system/include/cmsis/core_cm23.h **** 
 487:../system/include/cmsis/core_cm23.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 488:../system/include/cmsis/core_cm23.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 489:../system/include/cmsis/core_cm23.h **** 
 490:../system/include/cmsis/core_cm23.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 491:../system/include/cmsis/core_cm23.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 492:../system/include/cmsis/core_cm23.h **** 
 493:../system/include/cmsis/core_cm23.h **** /* SCB Configuration Control Register Definitions */
 494:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_BP_Pos                     18U                                            /*!< SCB 
 495:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 496:../system/include/cmsis/core_cm23.h **** 
 497:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_IC_Pos                     17U                                            /*!< SCB 
 498:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 499:../system/include/cmsis/core_cm23.h **** 
 500:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_DC_Pos                     16U                                            /*!< SCB 
 501:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 502:../system/include/cmsis/core_cm23.h **** 
 503:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB 
 504:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB 
 505:../system/include/cmsis/core_cm23.h **** 
 506:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 507:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 508:../system/include/cmsis/core_cm23.h **** 
 509:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 510:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 511:../system/include/cmsis/core_cm23.h **** 
 512:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 513:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 514:../system/include/cmsis/core_cm23.h **** 
 515:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 516:../system/include/cmsis/core_cm23.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 517:../system/include/cmsis/core_cm23.h **** 
 518:../system/include/cmsis/core_cm23.h **** /* SCB System Handler Control and State Register Definitions */
 519:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB 
 520:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB 
 521:../system/include/cmsis/core_cm23.h **** 
 522:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 523:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 524:../system/include/cmsis/core_cm23.h **** 
 525:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 526:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 527:../system/include/cmsis/core_cm23.h **** 
 528:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 529:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 530:../system/include/cmsis/core_cm23.h **** 
 531:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 532:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 533:../system/include/cmsis/core_cm23.h **** 
 534:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB 
 535:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB 
 536:../system/include/cmsis/core_cm23.h **** 
 537:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB 
 538:../system/include/cmsis/core_cm23.h **** #define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB 
 539:../system/include/cmsis/core_cm23.h **** 
 540:../system/include/cmsis/core_cm23.h **** /*@} end of group CMSIS_SCB */
 541:../system/include/cmsis/core_cm23.h **** 
 542:../system/include/cmsis/core_cm23.h **** 
 543:../system/include/cmsis/core_cm23.h **** /**
 544:../system/include/cmsis/core_cm23.h ****   \ingroup  CMSIS_core_register
 545:../system/include/cmsis/core_cm23.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 546:../system/include/cmsis/core_cm23.h ****   \brief    Type definitions for the System Timer Registers.
 547:../system/include/cmsis/core_cm23.h ****   @{
 548:../system/include/cmsis/core_cm23.h ****  */
 549:../system/include/cmsis/core_cm23.h **** 
 550:../system/include/cmsis/core_cm23.h **** /**
 551:../system/include/cmsis/core_cm23.h ****   \brief  Structure type to access the System Timer (SysTick).
 552:../system/include/cmsis/core_cm23.h ****  */
 553:../system/include/cmsis/core_cm23.h **** typedef struct
 554:../system/include/cmsis/core_cm23.h **** {
 555:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 556:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 557:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 558:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 559:../system/include/cmsis/core_cm23.h **** } SysTick_Type;
 560:../system/include/cmsis/core_cm23.h **** 
 561:../system/include/cmsis/core_cm23.h **** /* SysTick Control / Status Register Definitions */
 562:../system/include/cmsis/core_cm23.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 563:../system/include/cmsis/core_cm23.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 564:../system/include/cmsis/core_cm23.h **** 
 565:../system/include/cmsis/core_cm23.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 566:../system/include/cmsis/core_cm23.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 567:../system/include/cmsis/core_cm23.h **** 
 568:../system/include/cmsis/core_cm23.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 569:../system/include/cmsis/core_cm23.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 570:../system/include/cmsis/core_cm23.h **** 
 571:../system/include/cmsis/core_cm23.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 572:../system/include/cmsis/core_cm23.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 573:../system/include/cmsis/core_cm23.h **** 
 574:../system/include/cmsis/core_cm23.h **** /* SysTick Reload Register Definitions */
 575:../system/include/cmsis/core_cm23.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 576:../system/include/cmsis/core_cm23.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 577:../system/include/cmsis/core_cm23.h **** 
 578:../system/include/cmsis/core_cm23.h **** /* SysTick Current Register Definitions */
 579:../system/include/cmsis/core_cm23.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 580:../system/include/cmsis/core_cm23.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 581:../system/include/cmsis/core_cm23.h **** 
 582:../system/include/cmsis/core_cm23.h **** /* SysTick Calibration Register Definitions */
 583:../system/include/cmsis/core_cm23.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 584:../system/include/cmsis/core_cm23.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 585:../system/include/cmsis/core_cm23.h **** 
 586:../system/include/cmsis/core_cm23.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 587:../system/include/cmsis/core_cm23.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 588:../system/include/cmsis/core_cm23.h **** 
 589:../system/include/cmsis/core_cm23.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 590:../system/include/cmsis/core_cm23.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 591:../system/include/cmsis/core_cm23.h **** 
 592:../system/include/cmsis/core_cm23.h **** /*@} end of group CMSIS_SysTick */
 593:../system/include/cmsis/core_cm23.h **** 
 594:../system/include/cmsis/core_cm23.h **** 
 595:../system/include/cmsis/core_cm23.h **** /**
 596:../system/include/cmsis/core_cm23.h ****   \ingroup  CMSIS_core_register
 597:../system/include/cmsis/core_cm23.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 598:../system/include/cmsis/core_cm23.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 599:../system/include/cmsis/core_cm23.h ****   @{
 600:../system/include/cmsis/core_cm23.h ****  */
 601:../system/include/cmsis/core_cm23.h **** 
 602:../system/include/cmsis/core_cm23.h **** /**
 603:../system/include/cmsis/core_cm23.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 604:../system/include/cmsis/core_cm23.h ****  */
 605:../system/include/cmsis/core_cm23.h **** typedef struct
 606:../system/include/cmsis/core_cm23.h **** {
 607:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 608:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED0[6U];
 609:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 610:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 611:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED1[1U];
 612:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 613:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED2[1U];
 614:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 615:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED3[1U];
 616:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 617:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED4[1U];
 618:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 619:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED5[1U];
 620:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 621:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED6[1U];
 622:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 623:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED7[1U];
 624:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 625:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED8[1U];
 626:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
 627:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED9[1U];
 628:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
 629:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED10[1U];
 630:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
 631:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED11[1U];
 632:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
 633:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED12[1U];
 634:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
 635:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED13[1U];
 636:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
 637:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED14[1U];
 638:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
 639:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED15[1U];
 640:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
 641:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED16[1U];
 642:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
 643:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED17[1U];
 644:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
 645:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED18[1U];
 646:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
 647:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED19[1U];
 648:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
 649:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED20[1U];
 650:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
 651:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED21[1U];
 652:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
 653:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED22[1U];
 654:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
 655:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED23[1U];
 656:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
 657:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED24[1U];
 658:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
 659:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED25[1U];
 660:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
 661:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED26[1U];
 662:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
 663:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED27[1U];
 664:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
 665:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED28[1U];
 666:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
 667:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED29[1U];
 668:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
 669:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED30[1U];
 670:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
 671:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED31[1U];
 672:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
 673:../system/include/cmsis/core_cm23.h **** } DWT_Type;
 674:../system/include/cmsis/core_cm23.h **** 
 675:../system/include/cmsis/core_cm23.h **** /* DWT Control Register Definitions */
 676:../system/include/cmsis/core_cm23.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 677:../system/include/cmsis/core_cm23.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 678:../system/include/cmsis/core_cm23.h **** 
 679:../system/include/cmsis/core_cm23.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 680:../system/include/cmsis/core_cm23.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 681:../system/include/cmsis/core_cm23.h **** 
 682:../system/include/cmsis/core_cm23.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 683:../system/include/cmsis/core_cm23.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 684:../system/include/cmsis/core_cm23.h **** 
 685:../system/include/cmsis/core_cm23.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 686:../system/include/cmsis/core_cm23.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 687:../system/include/cmsis/core_cm23.h **** 
 688:../system/include/cmsis/core_cm23.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 689:../system/include/cmsis/core_cm23.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 690:../system/include/cmsis/core_cm23.h **** 
 691:../system/include/cmsis/core_cm23.h **** /* DWT Comparator Function Register Definitions */
 692:../system/include/cmsis/core_cm23.h **** #define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUN
 693:../system/include/cmsis/core_cm23.h **** #define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUN
 694:../system/include/cmsis/core_cm23.h **** 
 695:../system/include/cmsis/core_cm23.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 696:../system/include/cmsis/core_cm23.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 697:../system/include/cmsis/core_cm23.h **** 
 698:../system/include/cmsis/core_cm23.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 699:../system/include/cmsis/core_cm23.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 700:../system/include/cmsis/core_cm23.h **** 
 701:../system/include/cmsis/core_cm23.h **** #define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUN
 702:../system/include/cmsis/core_cm23.h **** #define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUN
 703:../system/include/cmsis/core_cm23.h **** 
 704:../system/include/cmsis/core_cm23.h **** #define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUN
 705:../system/include/cmsis/core_cm23.h **** #define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUN
 706:../system/include/cmsis/core_cm23.h **** 
 707:../system/include/cmsis/core_cm23.h **** /*@}*/ /* end of group CMSIS_DWT */
 708:../system/include/cmsis/core_cm23.h **** 
 709:../system/include/cmsis/core_cm23.h **** 
 710:../system/include/cmsis/core_cm23.h **** /**
 711:../system/include/cmsis/core_cm23.h ****   \ingroup  CMSIS_core_register
 712:../system/include/cmsis/core_cm23.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 713:../system/include/cmsis/core_cm23.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 714:../system/include/cmsis/core_cm23.h ****   @{
 715:../system/include/cmsis/core_cm23.h ****  */
 716:../system/include/cmsis/core_cm23.h **** 
 717:../system/include/cmsis/core_cm23.h **** /**
 718:../system/include/cmsis/core_cm23.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 719:../system/include/cmsis/core_cm23.h ****  */
 720:../system/include/cmsis/core_cm23.h **** typedef struct
 721:../system/include/cmsis/core_cm23.h **** {
 722:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 723:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 724:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED0[2U];
 725:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 726:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED1[55U];
 727:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 728:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED2[131U];
 729:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 730:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 731:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 732:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED3[759U];
 733:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 734:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 735:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 736:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED4[1U];
 737:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 738:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 739:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 740:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED5[39U];
 741:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 742:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 743:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED7[8U];
 744:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 745:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 746:../system/include/cmsis/core_cm23.h **** } TPI_Type;
 747:../system/include/cmsis/core_cm23.h **** 
 748:../system/include/cmsis/core_cm23.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 749:../system/include/cmsis/core_cm23.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
 750:../system/include/cmsis/core_cm23.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
 751:../system/include/cmsis/core_cm23.h **** 
 752:../system/include/cmsis/core_cm23.h **** /* TPI Selected Pin Protocol Register Definitions */
 753:../system/include/cmsis/core_cm23.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
 754:../system/include/cmsis/core_cm23.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
 755:../system/include/cmsis/core_cm23.h **** 
 756:../system/include/cmsis/core_cm23.h **** /* TPI Formatter and Flush Status Register Definitions */
 757:../system/include/cmsis/core_cm23.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
 758:../system/include/cmsis/core_cm23.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 759:../system/include/cmsis/core_cm23.h **** 
 760:../system/include/cmsis/core_cm23.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
 761:../system/include/cmsis/core_cm23.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 762:../system/include/cmsis/core_cm23.h **** 
 763:../system/include/cmsis/core_cm23.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
 764:../system/include/cmsis/core_cm23.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 765:../system/include/cmsis/core_cm23.h **** 
 766:../system/include/cmsis/core_cm23.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
 767:../system/include/cmsis/core_cm23.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
 768:../system/include/cmsis/core_cm23.h **** 
 769:../system/include/cmsis/core_cm23.h **** /* TPI Formatter and Flush Control Register Definitions */
 770:../system/include/cmsis/core_cm23.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
 771:../system/include/cmsis/core_cm23.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 772:../system/include/cmsis/core_cm23.h **** 
 773:../system/include/cmsis/core_cm23.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
 774:../system/include/cmsis/core_cm23.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 775:../system/include/cmsis/core_cm23.h **** 
 776:../system/include/cmsis/core_cm23.h **** /* TPI TRIGGER Register Definitions */
 777:../system/include/cmsis/core_cm23.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
 778:../system/include/cmsis/core_cm23.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
 779:../system/include/cmsis/core_cm23.h **** 
 780:../system/include/cmsis/core_cm23.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 781:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
 782:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 783:../system/include/cmsis/core_cm23.h **** 
 784:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
 785:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 786:../system/include/cmsis/core_cm23.h **** 
 787:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
 788:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 789:../system/include/cmsis/core_cm23.h **** 
 790:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
 791:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 792:../system/include/cmsis/core_cm23.h **** 
 793:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
 794:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 795:../system/include/cmsis/core_cm23.h **** 
 796:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
 797:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 798:../system/include/cmsis/core_cm23.h **** 
 799:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
 800:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
 801:../system/include/cmsis/core_cm23.h **** 
 802:../system/include/cmsis/core_cm23.h **** /* TPI ITATBCTR2 Register Definitions */
 803:../system/include/cmsis/core_cm23.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
 804:../system/include/cmsis/core_cm23.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
 805:../system/include/cmsis/core_cm23.h **** 
 806:../system/include/cmsis/core_cm23.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 807:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
 808:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 809:../system/include/cmsis/core_cm23.h **** 
 810:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
 811:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 812:../system/include/cmsis/core_cm23.h **** 
 813:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
 814:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
 815:../system/include/cmsis/core_cm23.h **** 
 816:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
 817:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
 818:../system/include/cmsis/core_cm23.h **** 
 819:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
 820:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
 821:../system/include/cmsis/core_cm23.h **** 
 822:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
 823:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
 824:../system/include/cmsis/core_cm23.h **** 
 825:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
 826:../system/include/cmsis/core_cm23.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
 827:../system/include/cmsis/core_cm23.h **** 
 828:../system/include/cmsis/core_cm23.h **** /* TPI ITATBCTR0 Register Definitions */
 829:../system/include/cmsis/core_cm23.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
 830:../system/include/cmsis/core_cm23.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
 831:../system/include/cmsis/core_cm23.h **** 
 832:../system/include/cmsis/core_cm23.h **** /* TPI Integration Mode Control Register Definitions */
 833:../system/include/cmsis/core_cm23.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
 834:../system/include/cmsis/core_cm23.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
 835:../system/include/cmsis/core_cm23.h **** 
 836:../system/include/cmsis/core_cm23.h **** /* TPI DEVID Register Definitions */
 837:../system/include/cmsis/core_cm23.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
 838:../system/include/cmsis/core_cm23.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
 839:../system/include/cmsis/core_cm23.h **** 
 840:../system/include/cmsis/core_cm23.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
 841:../system/include/cmsis/core_cm23.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
 842:../system/include/cmsis/core_cm23.h **** 
 843:../system/include/cmsis/core_cm23.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
 844:../system/include/cmsis/core_cm23.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
 845:../system/include/cmsis/core_cm23.h **** 
 846:../system/include/cmsis/core_cm23.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
 847:../system/include/cmsis/core_cm23.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
 848:../system/include/cmsis/core_cm23.h **** 
 849:../system/include/cmsis/core_cm23.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
 850:../system/include/cmsis/core_cm23.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
 851:../system/include/cmsis/core_cm23.h **** 
 852:../system/include/cmsis/core_cm23.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
 853:../system/include/cmsis/core_cm23.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
 854:../system/include/cmsis/core_cm23.h **** 
 855:../system/include/cmsis/core_cm23.h **** /* TPI DEVTYPE Register Definitions */
 856:../system/include/cmsis/core_cm23.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
 857:../system/include/cmsis/core_cm23.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
 858:../system/include/cmsis/core_cm23.h **** 
 859:../system/include/cmsis/core_cm23.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
 860:../system/include/cmsis/core_cm23.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
 861:../system/include/cmsis/core_cm23.h **** 
 862:../system/include/cmsis/core_cm23.h **** /*@}*/ /* end of group CMSIS_TPI */
 863:../system/include/cmsis/core_cm23.h **** 
 864:../system/include/cmsis/core_cm23.h **** 
 865:../system/include/cmsis/core_cm23.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 866:../system/include/cmsis/core_cm23.h **** /**
 867:../system/include/cmsis/core_cm23.h ****   \ingroup  CMSIS_core_register
 868:../system/include/cmsis/core_cm23.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 869:../system/include/cmsis/core_cm23.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 870:../system/include/cmsis/core_cm23.h ****   @{
 871:../system/include/cmsis/core_cm23.h ****  */
 872:../system/include/cmsis/core_cm23.h **** 
 873:../system/include/cmsis/core_cm23.h **** /**
 874:../system/include/cmsis/core_cm23.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 875:../system/include/cmsis/core_cm23.h ****  */
 876:../system/include/cmsis/core_cm23.h **** typedef struct
 877:../system/include/cmsis/core_cm23.h **** {
 878:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 879:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 880:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
 881:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 882:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Registe
 883:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED0[7U];
 884:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection
 885:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection
 886:../system/include/cmsis/core_cm23.h **** } MPU_Type;
 887:../system/include/cmsis/core_cm23.h **** 
 888:../system/include/cmsis/core_cm23.h **** /* MPU Type Register Definitions */
 889:../system/include/cmsis/core_cm23.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 890:../system/include/cmsis/core_cm23.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 891:../system/include/cmsis/core_cm23.h **** 
 892:../system/include/cmsis/core_cm23.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 893:../system/include/cmsis/core_cm23.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 894:../system/include/cmsis/core_cm23.h **** 
 895:../system/include/cmsis/core_cm23.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 896:../system/include/cmsis/core_cm23.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 897:../system/include/cmsis/core_cm23.h **** 
 898:../system/include/cmsis/core_cm23.h **** /* MPU Control Register Definitions */
 899:../system/include/cmsis/core_cm23.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 900:../system/include/cmsis/core_cm23.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 901:../system/include/cmsis/core_cm23.h **** 
 902:../system/include/cmsis/core_cm23.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 903:../system/include/cmsis/core_cm23.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 904:../system/include/cmsis/core_cm23.h **** 
 905:../system/include/cmsis/core_cm23.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 906:../system/include/cmsis/core_cm23.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 907:../system/include/cmsis/core_cm23.h **** 
 908:../system/include/cmsis/core_cm23.h **** /* MPU Region Number Register Definitions */
 909:../system/include/cmsis/core_cm23.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 910:../system/include/cmsis/core_cm23.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 911:../system/include/cmsis/core_cm23.h **** 
 912:../system/include/cmsis/core_cm23.h **** /* MPU Region Base Address Register Definitions */
 913:../system/include/cmsis/core_cm23.h **** #define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU 
 914:../system/include/cmsis/core_cm23.h **** #define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU 
 915:../system/include/cmsis/core_cm23.h **** 
 916:../system/include/cmsis/core_cm23.h **** #define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU 
 917:../system/include/cmsis/core_cm23.h **** #define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU 
 918:../system/include/cmsis/core_cm23.h **** 
 919:../system/include/cmsis/core_cm23.h **** #define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU 
 920:../system/include/cmsis/core_cm23.h **** #define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU 
 921:../system/include/cmsis/core_cm23.h **** 
 922:../system/include/cmsis/core_cm23.h **** #define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU 
 923:../system/include/cmsis/core_cm23.h **** #define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU 
 924:../system/include/cmsis/core_cm23.h **** 
 925:../system/include/cmsis/core_cm23.h **** /* MPU Region Limit Address Register Definitions */
 926:../system/include/cmsis/core_cm23.h **** #define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU 
 927:../system/include/cmsis/core_cm23.h **** #define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU 
 928:../system/include/cmsis/core_cm23.h **** 
 929:../system/include/cmsis/core_cm23.h **** #define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU 
 930:../system/include/cmsis/core_cm23.h **** #define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU 
 931:../system/include/cmsis/core_cm23.h **** 
 932:../system/include/cmsis/core_cm23.h **** #define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU 
 933:../system/include/cmsis/core_cm23.h **** #define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU 
 934:../system/include/cmsis/core_cm23.h **** 
 935:../system/include/cmsis/core_cm23.h **** /* MPU Memory Attribute Indirection Register 0 Definitions */
 936:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU 
 937:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU 
 938:../system/include/cmsis/core_cm23.h **** 
 939:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU 
 940:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU 
 941:../system/include/cmsis/core_cm23.h **** 
 942:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU 
 943:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU 
 944:../system/include/cmsis/core_cm23.h **** 
 945:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU 
 946:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU 
 947:../system/include/cmsis/core_cm23.h **** 
 948:../system/include/cmsis/core_cm23.h **** /* MPU Memory Attribute Indirection Register 1 Definitions */
 949:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU 
 950:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU 
 951:../system/include/cmsis/core_cm23.h **** 
 952:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU 
 953:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU 
 954:../system/include/cmsis/core_cm23.h **** 
 955:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU 
 956:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU 
 957:../system/include/cmsis/core_cm23.h **** 
 958:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU 
 959:../system/include/cmsis/core_cm23.h **** #define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU 
 960:../system/include/cmsis/core_cm23.h **** 
 961:../system/include/cmsis/core_cm23.h **** /*@} end of group CMSIS_MPU */
 962:../system/include/cmsis/core_cm23.h **** #endif
 963:../system/include/cmsis/core_cm23.h **** 
 964:../system/include/cmsis/core_cm23.h **** 
 965:../system/include/cmsis/core_cm23.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 966:../system/include/cmsis/core_cm23.h **** /**
 967:../system/include/cmsis/core_cm23.h ****   \ingroup  CMSIS_core_register
 968:../system/include/cmsis/core_cm23.h ****   \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
 969:../system/include/cmsis/core_cm23.h ****   \brief    Type definitions for the Security Attribution Unit (SAU)
 970:../system/include/cmsis/core_cm23.h ****   @{
 971:../system/include/cmsis/core_cm23.h ****  */
 972:../system/include/cmsis/core_cm23.h **** 
 973:../system/include/cmsis/core_cm23.h **** /**
 974:../system/include/cmsis/core_cm23.h ****   \brief  Structure type to access the Security Attribution Unit (SAU).
 975:../system/include/cmsis/core_cm23.h ****  */
 976:../system/include/cmsis/core_cm23.h **** typedef struct
 977:../system/include/cmsis/core_cm23.h **** {
 978:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
 979:../system/include/cmsis/core_cm23.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
 980:../system/include/cmsis/core_cm23.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
 981:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
 982:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register
 983:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Registe
 984:../system/include/cmsis/core_cm23.h **** #endif
 985:../system/include/cmsis/core_cm23.h **** } SAU_Type;
 986:../system/include/cmsis/core_cm23.h **** 
 987:../system/include/cmsis/core_cm23.h **** /* SAU Control Register Definitions */
 988:../system/include/cmsis/core_cm23.h **** #define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU 
 989:../system/include/cmsis/core_cm23.h **** #define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU 
 990:../system/include/cmsis/core_cm23.h **** 
 991:../system/include/cmsis/core_cm23.h **** #define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU 
 992:../system/include/cmsis/core_cm23.h **** #define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU 
 993:../system/include/cmsis/core_cm23.h **** 
 994:../system/include/cmsis/core_cm23.h **** /* SAU Type Register Definitions */
 995:../system/include/cmsis/core_cm23.h **** #define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU 
 996:../system/include/cmsis/core_cm23.h **** #define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU 
 997:../system/include/cmsis/core_cm23.h **** 
 998:../system/include/cmsis/core_cm23.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
 999:../system/include/cmsis/core_cm23.h **** /* SAU Region Number Register Definitions */
1000:../system/include/cmsis/core_cm23.h **** #define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU 
1001:../system/include/cmsis/core_cm23.h **** #define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU 
1002:../system/include/cmsis/core_cm23.h **** 
1003:../system/include/cmsis/core_cm23.h **** /* SAU Region Base Address Register Definitions */
1004:../system/include/cmsis/core_cm23.h **** #define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU 
1005:../system/include/cmsis/core_cm23.h **** #define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU 
1006:../system/include/cmsis/core_cm23.h **** 
1007:../system/include/cmsis/core_cm23.h **** /* SAU Region Limit Address Register Definitions */
1008:../system/include/cmsis/core_cm23.h **** #define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU 
1009:../system/include/cmsis/core_cm23.h **** #define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU 
1010:../system/include/cmsis/core_cm23.h **** 
1011:../system/include/cmsis/core_cm23.h **** #define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU 
1012:../system/include/cmsis/core_cm23.h **** #define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU 
1013:../system/include/cmsis/core_cm23.h **** 
1014:../system/include/cmsis/core_cm23.h **** #define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU 
1015:../system/include/cmsis/core_cm23.h **** #define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU 
1016:../system/include/cmsis/core_cm23.h **** 
1017:../system/include/cmsis/core_cm23.h **** #endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
1018:../system/include/cmsis/core_cm23.h **** 
1019:../system/include/cmsis/core_cm23.h **** /*@} end of group CMSIS_SAU */
1020:../system/include/cmsis/core_cm23.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
1021:../system/include/cmsis/core_cm23.h **** 
1022:../system/include/cmsis/core_cm23.h **** 
1023:../system/include/cmsis/core_cm23.h **** /**
1024:../system/include/cmsis/core_cm23.h ****   \ingroup  CMSIS_core_register
1025:../system/include/cmsis/core_cm23.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1026:../system/include/cmsis/core_cm23.h ****   \brief    Type definitions for the Core Debug Registers
1027:../system/include/cmsis/core_cm23.h ****   @{
1028:../system/include/cmsis/core_cm23.h ****  */
1029:../system/include/cmsis/core_cm23.h **** 
1030:../system/include/cmsis/core_cm23.h **** /**
1031:../system/include/cmsis/core_cm23.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1032:../system/include/cmsis/core_cm23.h ****  */
1033:../system/include/cmsis/core_cm23.h **** typedef struct
1034:../system/include/cmsis/core_cm23.h **** {
1035:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1036:../system/include/cmsis/core_cm23.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1037:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1038:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1039:../system/include/cmsis/core_cm23.h ****         uint32_t RESERVED4[1U];
1040:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
1041:../system/include/cmsis/core_cm23.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
1042:../system/include/cmsis/core_cm23.h **** } CoreDebug_Type;
1043:../system/include/cmsis/core_cm23.h **** 
1044:../system/include/cmsis/core_cm23.h **** /* Debug Halting Control and Status Register Definitions */
1045:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1046:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1047:../system/include/cmsis/core_cm23.h **** 
1048:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< Core
1049:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< Core
1050:../system/include/cmsis/core_cm23.h **** 
1051:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1052:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1053:../system/include/cmsis/core_cm23.h **** 
1054:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1055:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1056:../system/include/cmsis/core_cm23.h **** 
1057:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1058:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1059:../system/include/cmsis/core_cm23.h **** 
1060:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1061:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1062:../system/include/cmsis/core_cm23.h **** 
1063:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1064:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1065:../system/include/cmsis/core_cm23.h **** 
1066:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1067:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1068:../system/include/cmsis/core_cm23.h **** 
1069:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1070:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1071:../system/include/cmsis/core_cm23.h **** 
1072:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1073:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1074:../system/include/cmsis/core_cm23.h **** 
1075:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1076:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1077:../system/include/cmsis/core_cm23.h **** 
1078:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1079:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1080:../system/include/cmsis/core_cm23.h **** 
1081:../system/include/cmsis/core_cm23.h **** /* Debug Core Register Selector Register Definitions */
1082:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1083:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1084:../system/include/cmsis/core_cm23.h **** 
1085:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1086:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1087:../system/include/cmsis/core_cm23.h **** 
1088:../system/include/cmsis/core_cm23.h **** /* Debug Exception and Monitor Control Register */
1089:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DEMCR_DWTENA_Pos         24U                                            /*!< Core
1090:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DEMCR_DWTENA_Msk         (1UL << CoreDebug_DEMCR_DWTENA_Pos)            /*!< Core
1091:../system/include/cmsis/core_cm23.h **** 
1092:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1093:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1094:../system/include/cmsis/core_cm23.h **** 
1095:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1096:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1097:../system/include/cmsis/core_cm23.h **** 
1098:../system/include/cmsis/core_cm23.h **** /* Debug Authentication Control Register Definitions */
1099:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< Core
1100:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< Core
1101:../system/include/cmsis/core_cm23.h **** 
1102:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< Core
1103:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< Core
1104:../system/include/cmsis/core_cm23.h **** 
1105:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< Core
1106:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< Core
1107:../system/include/cmsis/core_cm23.h **** 
1108:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< Core
1109:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< Core
1110:../system/include/cmsis/core_cm23.h **** 
1111:../system/include/cmsis/core_cm23.h **** /* Debug Security Control and Status Register Definitions */
1112:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< Core
1113:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< Core
1114:../system/include/cmsis/core_cm23.h **** 
1115:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< Core
1116:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< Core
1117:../system/include/cmsis/core_cm23.h **** 
1118:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< Core
1119:../system/include/cmsis/core_cm23.h **** #define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< Core
1120:../system/include/cmsis/core_cm23.h **** 
1121:../system/include/cmsis/core_cm23.h **** /*@} end of group CMSIS_CoreDebug */
1122:../system/include/cmsis/core_cm23.h **** 
1123:../system/include/cmsis/core_cm23.h **** 
1124:../system/include/cmsis/core_cm23.h **** /**
1125:../system/include/cmsis/core_cm23.h ****   \ingroup    CMSIS_core_register
1126:../system/include/cmsis/core_cm23.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1127:../system/include/cmsis/core_cm23.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1128:../system/include/cmsis/core_cm23.h ****   @{
1129:../system/include/cmsis/core_cm23.h ****  */
1130:../system/include/cmsis/core_cm23.h **** 
1131:../system/include/cmsis/core_cm23.h **** /**
1132:../system/include/cmsis/core_cm23.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1133:../system/include/cmsis/core_cm23.h ****   \param[in] field  Name of the register bit field.
1134:../system/include/cmsis/core_cm23.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1135:../system/include/cmsis/core_cm23.h ****   \return           Masked and shifted value.
1136:../system/include/cmsis/core_cm23.h **** */
1137:../system/include/cmsis/core_cm23.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1138:../system/include/cmsis/core_cm23.h **** 
1139:../system/include/cmsis/core_cm23.h **** /**
1140:../system/include/cmsis/core_cm23.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1141:../system/include/cmsis/core_cm23.h ****   \param[in] field  Name of the register bit field.
1142:../system/include/cmsis/core_cm23.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1143:../system/include/cmsis/core_cm23.h ****   \return           Masked and shifted bit field value.
1144:../system/include/cmsis/core_cm23.h **** */
1145:../system/include/cmsis/core_cm23.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1146:../system/include/cmsis/core_cm23.h **** 
1147:../system/include/cmsis/core_cm23.h **** /*@} end of group CMSIS_core_bitfield */
1148:../system/include/cmsis/core_cm23.h **** 
1149:../system/include/cmsis/core_cm23.h **** 
1150:../system/include/cmsis/core_cm23.h **** /**
1151:../system/include/cmsis/core_cm23.h ****   \ingroup    CMSIS_core_register
1152:../system/include/cmsis/core_cm23.h ****   \defgroup   CMSIS_core_base     Core Definitions
1153:../system/include/cmsis/core_cm23.h ****   \brief      Definitions for base addresses, unions, and structures.
1154:../system/include/cmsis/core_cm23.h ****   @{
1155:../system/include/cmsis/core_cm23.h ****  */
1156:../system/include/cmsis/core_cm23.h **** 
1157:../system/include/cmsis/core_cm23.h **** /* Memory mapping of Core Hardware */
1158:../system/include/cmsis/core_cm23.h ****   #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space 
1159:../system/include/cmsis/core_cm23.h ****   #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
1160:../system/include/cmsis/core_cm23.h ****   #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
1161:../system/include/cmsis/core_cm23.h ****   #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Addre
1162:../system/include/cmsis/core_cm23.h ****   #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address 
1163:../system/include/cmsis/core_cm23.h ****   #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
1164:../system/include/cmsis/core_cm23.h ****   #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block 
1165:../system/include/cmsis/core_cm23.h **** 
1166:../system/include/cmsis/core_cm23.h **** 
1167:../system/include/cmsis/core_cm23.h ****   #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration str
1168:../system/include/cmsis/core_cm23.h ****   #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration
1169:../system/include/cmsis/core_cm23.h ****   #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration st
1170:../system/include/cmsis/core_cm23.h ****   #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration str
1171:../system/include/cmsis/core_cm23.h ****   #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration str
1172:../system/include/cmsis/core_cm23.h ****   #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configurat
1173:../system/include/cmsis/core_cm23.h **** 
1174:../system/include/cmsis/core_cm23.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1175:../system/include/cmsis/core_cm23.h ****     #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Uni
1176:../system/include/cmsis/core_cm23.h ****     #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Uni
1177:../system/include/cmsis/core_cm23.h ****   #endif
1178:../system/include/cmsis/core_cm23.h **** 
1179:../system/include/cmsis/core_cm23.h ****   #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1180:../system/include/cmsis/core_cm23.h ****     #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution 
1181:../system/include/cmsis/core_cm23.h ****     #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution 
1182:../system/include/cmsis/core_cm23.h ****   #endif
1183:../system/include/cmsis/core_cm23.h **** 
1184:../system/include/cmsis/core_cm23.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1185:../system/include/cmsis/core_cm23.h ****   #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space 
1186:../system/include/cmsis/core_cm23.h ****   #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Addre
1187:../system/include/cmsis/core_cm23.h ****   #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address 
1188:../system/include/cmsis/core_cm23.h ****   #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address    
1189:../system/include/cmsis/core_cm23.h ****   #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block 
1190:../system/include/cmsis/core_cm23.h **** 
1191:../system/include/cmsis/core_cm23.h ****   #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration str
1192:../system/include/cmsis/core_cm23.h ****   #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration
1193:../system/include/cmsis/core_cm23.h ****   #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration st
1194:../system/include/cmsis/core_cm23.h ****   #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configurat
1195:../system/include/cmsis/core_cm23.h **** 
1196:../system/include/cmsis/core_cm23.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1197:../system/include/cmsis/core_cm23.h ****     #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Uni
1198:../system/include/cmsis/core_cm23.h ****     #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Uni
1199:../system/include/cmsis/core_cm23.h ****   #endif
1200:../system/include/cmsis/core_cm23.h **** 
1201:../system/include/cmsis/core_cm23.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
1202:../system/include/cmsis/core_cm23.h **** /*@} */
1203:../system/include/cmsis/core_cm23.h **** 
1204:../system/include/cmsis/core_cm23.h **** 
1205:../system/include/cmsis/core_cm23.h **** 
1206:../system/include/cmsis/core_cm23.h **** /*******************************************************************************
1207:../system/include/cmsis/core_cm23.h ****  *                Hardware Abstraction Layer
1208:../system/include/cmsis/core_cm23.h ****   Core Function Interface contains:
1209:../system/include/cmsis/core_cm23.h ****   - Core NVIC Functions
1210:../system/include/cmsis/core_cm23.h ****   - Core SysTick Functions
1211:../system/include/cmsis/core_cm23.h ****   - Core Register Access Functions
1212:../system/include/cmsis/core_cm23.h ****  ******************************************************************************/
1213:../system/include/cmsis/core_cm23.h **** /**
1214:../system/include/cmsis/core_cm23.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1215:../system/include/cmsis/core_cm23.h **** */
1216:../system/include/cmsis/core_cm23.h **** 
1217:../system/include/cmsis/core_cm23.h **** 
1218:../system/include/cmsis/core_cm23.h **** 
1219:../system/include/cmsis/core_cm23.h **** /* ##########################   NVIC functions  #################################### */
1220:../system/include/cmsis/core_cm23.h **** /**
1221:../system/include/cmsis/core_cm23.h ****   \ingroup  CMSIS_Core_FunctionInterface
1222:../system/include/cmsis/core_cm23.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1223:../system/include/cmsis/core_cm23.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1224:../system/include/cmsis/core_cm23.h ****   @{
1225:../system/include/cmsis/core_cm23.h ****  */
1226:../system/include/cmsis/core_cm23.h **** 
1227:../system/include/cmsis/core_cm23.h **** #ifndef CMSIS_NVIC_VIRTUAL
1228:../system/include/cmsis/core_cm23.h **** /*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for Cortex-M23 */
1229:../system/include/cmsis/core_cm23.h **** /*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for Cortex-M23 */
1230:../system/include/cmsis/core_cm23.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1231:../system/include/cmsis/core_cm23.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1232:../system/include/cmsis/core_cm23.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1233:../system/include/cmsis/core_cm23.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1234:../system/include/cmsis/core_cm23.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1235:../system/include/cmsis/core_cm23.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1236:../system/include/cmsis/core_cm23.h ****   #define NVIC_GetActive              __NVIC_GetActive
1237:../system/include/cmsis/core_cm23.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1238:../system/include/cmsis/core_cm23.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1239:../system/include/cmsis/core_cm23.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1240:../system/include/cmsis/core_cm23.h **** 
1241:../system/include/cmsis/core_cm23.h **** #ifndef CMSIS_VECTAB_VIRTUAL
1242:../system/include/cmsis/core_cm23.h ****   #define NVIC_SetVector              __NVIC_SetVector
1243:../system/include/cmsis/core_cm23.h ****   #define NVIC_GetVector              __NVIC_GetVector
1244:../system/include/cmsis/core_cm23.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1245:../system/include/cmsis/core_cm23.h **** 
1246:../system/include/cmsis/core_cm23.h **** #define NVIC_USER_IRQ_OFFSET          16
1247:../system/include/cmsis/core_cm23.h **** 
1248:../system/include/cmsis/core_cm23.h **** 
1249:../system/include/cmsis/core_cm23.h **** /* Interrupt Priorities are WORD accessible only under ARMv6M                   */
1250:../system/include/cmsis/core_cm23.h **** /* The following MACROS handle generation of the register offset and byte masks */
1251:../system/include/cmsis/core_cm23.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
1252:../system/include/cmsis/core_cm23.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
1253:../system/include/cmsis/core_cm23.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
1254:../system/include/cmsis/core_cm23.h **** 
1255:../system/include/cmsis/core_cm23.h **** 
1256:../system/include/cmsis/core_cm23.h **** /**
1257:../system/include/cmsis/core_cm23.h ****   \brief   Enable Interrupt
1258:../system/include/cmsis/core_cm23.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1259:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1260:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1261:../system/include/cmsis/core_cm23.h ****  */
1262:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1263:../system/include/cmsis/core_cm23.h **** {
1264:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1265:../system/include/cmsis/core_cm23.h ****   {
1266:../system/include/cmsis/core_cm23.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1267:../system/include/cmsis/core_cm23.h ****   }
1268:../system/include/cmsis/core_cm23.h **** }
1269:../system/include/cmsis/core_cm23.h **** 
1270:../system/include/cmsis/core_cm23.h **** 
1271:../system/include/cmsis/core_cm23.h **** /**
1272:../system/include/cmsis/core_cm23.h ****   \brief   Get Interrupt Enable status
1273:../system/include/cmsis/core_cm23.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1274:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1275:../system/include/cmsis/core_cm23.h ****   \return             0  Interrupt is not enabled.
1276:../system/include/cmsis/core_cm23.h ****   \return             1  Interrupt is enabled.
1277:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1278:../system/include/cmsis/core_cm23.h ****  */
1279:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1280:../system/include/cmsis/core_cm23.h **** {
1281:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1282:../system/include/cmsis/core_cm23.h ****   {
1283:../system/include/cmsis/core_cm23.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1284:../system/include/cmsis/core_cm23.h ****   }
1285:../system/include/cmsis/core_cm23.h ****   else
1286:../system/include/cmsis/core_cm23.h ****   {
1287:../system/include/cmsis/core_cm23.h ****     return(0U);
1288:../system/include/cmsis/core_cm23.h ****   }
1289:../system/include/cmsis/core_cm23.h **** }
1290:../system/include/cmsis/core_cm23.h **** 
1291:../system/include/cmsis/core_cm23.h **** 
1292:../system/include/cmsis/core_cm23.h **** /**
1293:../system/include/cmsis/core_cm23.h ****   \brief   Disable Interrupt
1294:../system/include/cmsis/core_cm23.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1295:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1296:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1297:../system/include/cmsis/core_cm23.h ****  */
1298:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1299:../system/include/cmsis/core_cm23.h **** {
1300:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1301:../system/include/cmsis/core_cm23.h ****   {
1302:../system/include/cmsis/core_cm23.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1303:../system/include/cmsis/core_cm23.h ****     __DSB();
1304:../system/include/cmsis/core_cm23.h ****     __ISB();
1305:../system/include/cmsis/core_cm23.h ****   }
1306:../system/include/cmsis/core_cm23.h **** }
1307:../system/include/cmsis/core_cm23.h **** 
1308:../system/include/cmsis/core_cm23.h **** 
1309:../system/include/cmsis/core_cm23.h **** /**
1310:../system/include/cmsis/core_cm23.h ****   \brief   Get Pending Interrupt
1311:../system/include/cmsis/core_cm23.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1312:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1313:../system/include/cmsis/core_cm23.h ****   \return             0  Interrupt status is not pending.
1314:../system/include/cmsis/core_cm23.h ****   \return             1  Interrupt status is pending.
1315:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1316:../system/include/cmsis/core_cm23.h ****  */
1317:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1318:../system/include/cmsis/core_cm23.h **** {
1319:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1320:../system/include/cmsis/core_cm23.h ****   {
1321:../system/include/cmsis/core_cm23.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1322:../system/include/cmsis/core_cm23.h ****   }
1323:../system/include/cmsis/core_cm23.h ****   else
1324:../system/include/cmsis/core_cm23.h ****   {
1325:../system/include/cmsis/core_cm23.h ****     return(0U);
1326:../system/include/cmsis/core_cm23.h ****   }
1327:../system/include/cmsis/core_cm23.h **** }
1328:../system/include/cmsis/core_cm23.h **** 
1329:../system/include/cmsis/core_cm23.h **** 
1330:../system/include/cmsis/core_cm23.h **** /**
1331:../system/include/cmsis/core_cm23.h ****   \brief   Set Pending Interrupt
1332:../system/include/cmsis/core_cm23.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1333:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1334:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1335:../system/include/cmsis/core_cm23.h ****  */
1336:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1337:../system/include/cmsis/core_cm23.h **** {
1338:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1339:../system/include/cmsis/core_cm23.h ****   {
1340:../system/include/cmsis/core_cm23.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1341:../system/include/cmsis/core_cm23.h ****   }
1342:../system/include/cmsis/core_cm23.h **** }
1343:../system/include/cmsis/core_cm23.h **** 
1344:../system/include/cmsis/core_cm23.h **** 
1345:../system/include/cmsis/core_cm23.h **** /**
1346:../system/include/cmsis/core_cm23.h ****   \brief   Clear Pending Interrupt
1347:../system/include/cmsis/core_cm23.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1348:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1349:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1350:../system/include/cmsis/core_cm23.h ****  */
1351:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1352:../system/include/cmsis/core_cm23.h **** {
1353:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1354:../system/include/cmsis/core_cm23.h ****   {
1355:../system/include/cmsis/core_cm23.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1356:../system/include/cmsis/core_cm23.h ****   }
1357:../system/include/cmsis/core_cm23.h **** }
1358:../system/include/cmsis/core_cm23.h **** 
1359:../system/include/cmsis/core_cm23.h **** 
1360:../system/include/cmsis/core_cm23.h **** /**
1361:../system/include/cmsis/core_cm23.h ****   \brief   Get Active Interrupt
1362:../system/include/cmsis/core_cm23.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1363:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1364:../system/include/cmsis/core_cm23.h ****   \return             0  Interrupt status is not active.
1365:../system/include/cmsis/core_cm23.h ****   \return             1  Interrupt status is active.
1366:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1367:../system/include/cmsis/core_cm23.h ****  */
1368:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1369:../system/include/cmsis/core_cm23.h **** {
1370:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1371:../system/include/cmsis/core_cm23.h ****   {
1372:../system/include/cmsis/core_cm23.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1373:../system/include/cmsis/core_cm23.h ****   }
1374:../system/include/cmsis/core_cm23.h ****   else
1375:../system/include/cmsis/core_cm23.h ****   {
1376:../system/include/cmsis/core_cm23.h ****     return(0U);
1377:../system/include/cmsis/core_cm23.h ****   }
1378:../system/include/cmsis/core_cm23.h **** }
1379:../system/include/cmsis/core_cm23.h **** 
1380:../system/include/cmsis/core_cm23.h **** 
1381:../system/include/cmsis/core_cm23.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1382:../system/include/cmsis/core_cm23.h **** /**
1383:../system/include/cmsis/core_cm23.h ****   \brief   Get Interrupt Target State
1384:../system/include/cmsis/core_cm23.h ****   \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for th
1385:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1386:../system/include/cmsis/core_cm23.h ****   \return             0  if interrupt is assigned to Secure
1387:../system/include/cmsis/core_cm23.h ****   \return             1  if interrupt is assigned to Non Secure
1388:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1389:../system/include/cmsis/core_cm23.h ****  */
1390:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
1391:../system/include/cmsis/core_cm23.h **** {
1392:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1393:../system/include/cmsis/core_cm23.h ****   {
1394:../system/include/cmsis/core_cm23.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1395:../system/include/cmsis/core_cm23.h ****   }
1396:../system/include/cmsis/core_cm23.h ****   else
1397:../system/include/cmsis/core_cm23.h ****   {
1398:../system/include/cmsis/core_cm23.h ****     return(0U);
1399:../system/include/cmsis/core_cm23.h ****   }
1400:../system/include/cmsis/core_cm23.h **** }
1401:../system/include/cmsis/core_cm23.h **** 
1402:../system/include/cmsis/core_cm23.h **** 
1403:../system/include/cmsis/core_cm23.h **** /**
1404:../system/include/cmsis/core_cm23.h ****   \brief   Set Interrupt Target State
1405:../system/include/cmsis/core_cm23.h ****   \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the
1406:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1407:../system/include/cmsis/core_cm23.h ****   \return             0  if interrupt is assigned to Secure
1408:../system/include/cmsis/core_cm23.h ****                       1  if interrupt is assigned to Non Secure
1409:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1410:../system/include/cmsis/core_cm23.h ****  */
1411:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
1412:../system/include/cmsis/core_cm23.h **** {
1413:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1414:../system/include/cmsis/core_cm23.h ****   {
1415:../system/include/cmsis/core_cm23.h ****     NVIC->ITNS[(((uint32_t)(int32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)(int32_t)IRQn
1416:../system/include/cmsis/core_cm23.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1417:../system/include/cmsis/core_cm23.h ****   }
1418:../system/include/cmsis/core_cm23.h ****   else
1419:../system/include/cmsis/core_cm23.h ****   {
1420:../system/include/cmsis/core_cm23.h ****     return(0U);
1421:../system/include/cmsis/core_cm23.h ****   }
1422:../system/include/cmsis/core_cm23.h **** }
1423:../system/include/cmsis/core_cm23.h **** 
1424:../system/include/cmsis/core_cm23.h **** 
1425:../system/include/cmsis/core_cm23.h **** /**
1426:../system/include/cmsis/core_cm23.h ****   \brief   Clear Interrupt Target State
1427:../system/include/cmsis/core_cm23.h ****   \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for t
1428:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1429:../system/include/cmsis/core_cm23.h ****   \return             0  if interrupt is assigned to Secure
1430:../system/include/cmsis/core_cm23.h ****                       1  if interrupt is assigned to Non Secure
1431:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1432:../system/include/cmsis/core_cm23.h ****  */
1433:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
1434:../system/include/cmsis/core_cm23.h **** {
1435:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1436:../system/include/cmsis/core_cm23.h ****   {
1437:../system/include/cmsis/core_cm23.h ****     NVIC->ITNS[(((uint32_t)(int32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)(int32_t)IRQn
1438:../system/include/cmsis/core_cm23.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1439:../system/include/cmsis/core_cm23.h ****   }
1440:../system/include/cmsis/core_cm23.h ****   else
1441:../system/include/cmsis/core_cm23.h ****   {
1442:../system/include/cmsis/core_cm23.h ****     return(0U);
1443:../system/include/cmsis/core_cm23.h ****   }
1444:../system/include/cmsis/core_cm23.h **** }
1445:../system/include/cmsis/core_cm23.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
1446:../system/include/cmsis/core_cm23.h **** 
1447:../system/include/cmsis/core_cm23.h **** 
1448:../system/include/cmsis/core_cm23.h **** /**
1449:../system/include/cmsis/core_cm23.h ****   \brief   Set Interrupt Priority
1450:../system/include/cmsis/core_cm23.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1451:../system/include/cmsis/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1452:../system/include/cmsis/core_cm23.h ****            or negative to specify a processor exception.
1453:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Interrupt number.
1454:../system/include/cmsis/core_cm23.h ****   \param [in]  priority  Priority to set.
1455:../system/include/cmsis/core_cm23.h ****   \note    The priority cannot be set for every processor exception.
1456:../system/include/cmsis/core_cm23.h ****  */
1457:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1458:../system/include/cmsis/core_cm23.h **** {
  25              		.loc 1 1458 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29 0000 B0B5     		push	{r4, r5, r7, lr}
  30              	.LCFI0:
  31              		.cfi_def_cfa_offset 16
  32              		.cfi_offset 4, -16
  33              		.cfi_offset 5, -12
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 82B0     		sub	sp, sp, #8
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 0200     		movs	r2, r0
  43 0008 3960     		str	r1, [r7]
  44 000a FB1D     		adds	r3, r7, #7
  45 000c 1A70     		strb	r2, [r3]
1459:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
  46              		.loc 1 1459 0
  47 000e FB1D     		adds	r3, r7, #7
  48 0010 1B78     		ldrb	r3, [r3]
  49 0012 7F2B     		cmp	r3, #127
  50 0014 28D8     		bhi	.L2
1460:../system/include/cmsis/core_cm23.h ****   {
1461:../system/include/cmsis/core_cm23.h ****     NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn
  51              		.loc 1 1461 0
  52 0016 2F4C     		ldr	r4, .L5
  53 0018 FB1D     		adds	r3, r7, #7
  54 001a 1B78     		ldrb	r3, [r3]
  55 001c 5BB2     		sxtb	r3, r3
  56 001e 9B08     		lsrs	r3, r3, #2
  57 0020 2C49     		ldr	r1, .L5
  58 0022 FA1D     		adds	r2, r7, #7
  59 0024 1278     		ldrb	r2, [r2]
  60 0026 52B2     		sxtb	r2, r2
  61 0028 9208     		lsrs	r2, r2, #2
  62 002a C032     		adds	r2, r2, #192
  63 002c 9200     		lsls	r2, r2, #2
  64 002e 5258     		ldr	r2, [r2, r1]
  65 0030 F91D     		adds	r1, r7, #7
  66 0032 0978     		ldrb	r1, [r1]
  67 0034 0800     		movs	r0, r1
  68 0036 0321     		movs	r1, #3
  69 0038 0140     		ands	r1, r0
  70 003a C900     		lsls	r1, r1, #3
  71 003c FF20     		movs	r0, #255
  72 003e 8840     		lsls	r0, r0, r1
  73 0040 0100     		movs	r1, r0
  74 0042 C943     		mvns	r1, r1
  75 0044 1140     		ands	r1, r2
1462:../system/include/cmsis/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  76              		.loc 1 1462 0
  77 0046 3A68     		ldr	r2, [r7]
  78 0048 9201     		lsls	r2, r2, #6
  79 004a FF20     		movs	r0, #255
  80 004c 1040     		ands	r0, r2
  81 004e FA1D     		adds	r2, r7, #7
  82 0050 1278     		ldrb	r2, [r2]
  83 0052 1500     		movs	r5, r2
  84 0054 0322     		movs	r2, #3
  85 0056 2A40     		ands	r2, r5
  86 0058 D200     		lsls	r2, r2, #3
  87 005a 9040     		lsls	r0, r0, r2
  88 005c 0200     		movs	r2, r0
1461:../system/include/cmsis/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  89              		.loc 1 1461 0
  90 005e 0A43     		orrs	r2, r1
  91 0060 C033     		adds	r3, r3, #192
  92 0062 9B00     		lsls	r3, r3, #2
  93 0064 1A51     		str	r2, [r3, r4]
1463:../system/include/cmsis/core_cm23.h ****   }
1464:../system/include/cmsis/core_cm23.h ****   else
1465:../system/include/cmsis/core_cm23.h ****   {
1466:../system/include/cmsis/core_cm23.h ****     SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn
1467:../system/include/cmsis/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1468:../system/include/cmsis/core_cm23.h ****   }
1469:../system/include/cmsis/core_cm23.h **** }
  94              		.loc 1 1469 0
  95 0066 31E0     		b	.L4
  96              	.L2:
1466:../system/include/cmsis/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  97              		.loc 1 1466 0
  98 0068 1B4C     		ldr	r4, .L5+4
  99 006a FB1D     		adds	r3, r7, #7
 100 006c 1B78     		ldrb	r3, [r3]
 101 006e 1A00     		movs	r2, r3
 102 0070 0F23     		movs	r3, #15
 103 0072 1340     		ands	r3, r2
 104 0074 083B     		subs	r3, r3, #8
 105 0076 9908     		lsrs	r1, r3, #2
 106 0078 174A     		ldr	r2, .L5+4
 107 007a FB1D     		adds	r3, r7, #7
 108 007c 1B78     		ldrb	r3, [r3]
 109 007e 1800     		movs	r0, r3
 110 0080 0F23     		movs	r3, #15
 111 0082 0340     		ands	r3, r0
 112 0084 083B     		subs	r3, r3, #8
 113 0086 9B08     		lsrs	r3, r3, #2
 114 0088 0633     		adds	r3, r3, #6
 115 008a 9B00     		lsls	r3, r3, #2
 116 008c D318     		adds	r3, r2, r3
 117 008e 0433     		adds	r3, r3, #4
 118 0090 1B68     		ldr	r3, [r3]
 119 0092 FA1D     		adds	r2, r7, #7
 120 0094 1278     		ldrb	r2, [r2]
 121 0096 1000     		movs	r0, r2
 122 0098 0322     		movs	r2, #3
 123 009a 0240     		ands	r2, r0
 124 009c D200     		lsls	r2, r2, #3
 125 009e FF20     		movs	r0, #255
 126 00a0 9040     		lsls	r0, r0, r2
 127 00a2 0200     		movs	r2, r0
 128 00a4 D243     		mvns	r2, r2
 129 00a6 1A40     		ands	r2, r3
1467:../system/include/cmsis/core_cm23.h ****   }
 130              		.loc 1 1467 0
 131 00a8 3B68     		ldr	r3, [r7]
 132 00aa 9B01     		lsls	r3, r3, #6
 133 00ac FF20     		movs	r0, #255
 134 00ae 1840     		ands	r0, r3
 135 00b0 FB1D     		adds	r3, r7, #7
 136 00b2 1B78     		ldrb	r3, [r3]
 137 00b4 1D00     		movs	r5, r3
 138 00b6 0323     		movs	r3, #3
 139 00b8 2B40     		ands	r3, r5
 140 00ba DB00     		lsls	r3, r3, #3
 141 00bc 9840     		lsls	r0, r0, r3
 142 00be 0300     		movs	r3, r0
1466:../system/include/cmsis/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 143              		.loc 1 1466 0
 144 00c0 1A43     		orrs	r2, r3
 145 00c2 8B1D     		adds	r3, r1, #6
 146 00c4 9B00     		lsls	r3, r3, #2
 147 00c6 E318     		adds	r3, r4, r3
 148 00c8 0433     		adds	r3, r3, #4
 149 00ca 1A60     		str	r2, [r3]
 150              	.L4:
 151              		.loc 1 1469 0
 152 00cc C046     		nop
 153 00ce BD46     		mov	sp, r7
 154 00d0 02B0     		add	sp, sp, #8
 155              		@ sp needed
 156 00d2 B0BD     		pop	{r4, r5, r7, pc}
 157              	.L6:
 158              		.align	2
 159              	.L5:
 160 00d4 00E100E0 		.word	-536813312
 161 00d8 00ED00E0 		.word	-536810240
 162              		.cfi_endproc
 163              	.LFE72:
 165              		.section	.text.SysTick_Config,"ax",%progbits
 166              		.align	1
 167              		.syntax unified
 168              		.code	16
 169              		.thumb_func
 170              		.fpu softvfp
 172              	SysTick_Config:
 173              	.LFB89:
1470:../system/include/cmsis/core_cm23.h **** 
1471:../system/include/cmsis/core_cm23.h **** 
1472:../system/include/cmsis/core_cm23.h **** /**
1473:../system/include/cmsis/core_cm23.h ****   \brief   Get Interrupt Priority
1474:../system/include/cmsis/core_cm23.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1475:../system/include/cmsis/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1476:../system/include/cmsis/core_cm23.h ****            or negative to specify a processor exception.
1477:../system/include/cmsis/core_cm23.h ****   \param [in]   IRQn  Interrupt number.
1478:../system/include/cmsis/core_cm23.h ****   \return             Interrupt Priority.
1479:../system/include/cmsis/core_cm23.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1480:../system/include/cmsis/core_cm23.h ****  */
1481:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1482:../system/include/cmsis/core_cm23.h **** {
1483:../system/include/cmsis/core_cm23.h **** 
1484:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1485:../system/include/cmsis/core_cm23.h ****   {
1486:../system/include/cmsis/core_cm23.h ****     return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U 
1487:../system/include/cmsis/core_cm23.h ****   }
1488:../system/include/cmsis/core_cm23.h ****   else
1489:../system/include/cmsis/core_cm23.h ****   {
1490:../system/include/cmsis/core_cm23.h ****     return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U 
1491:../system/include/cmsis/core_cm23.h ****   }
1492:../system/include/cmsis/core_cm23.h **** }
1493:../system/include/cmsis/core_cm23.h **** 
1494:../system/include/cmsis/core_cm23.h **** 
1495:../system/include/cmsis/core_cm23.h **** /**
1496:../system/include/cmsis/core_cm23.h ****   \brief   Set Interrupt Vector
1497:../system/include/cmsis/core_cm23.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1498:../system/include/cmsis/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1499:../system/include/cmsis/core_cm23.h ****            or negative to specify a processor exception.
1500:../system/include/cmsis/core_cm23.h ****            VTOR must been relocated to SRAM before.
1501:../system/include/cmsis/core_cm23.h ****            If VTOR is not present address 0 must be mapped to SRAM.
1502:../system/include/cmsis/core_cm23.h ****   \param [in]   IRQn      Interrupt number
1503:../system/include/cmsis/core_cm23.h ****   \param [in]   vector    Address of interrupt handler function
1504:../system/include/cmsis/core_cm23.h ****  */
1505:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1506:../system/include/cmsis/core_cm23.h **** {
1507:../system/include/cmsis/core_cm23.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
1508:../system/include/cmsis/core_cm23.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1509:../system/include/cmsis/core_cm23.h **** #else
1510:../system/include/cmsis/core_cm23.h ****   uint32_t *vectors = (uint32_t *)0x0U;
1511:../system/include/cmsis/core_cm23.h **** #endif
1512:../system/include/cmsis/core_cm23.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1513:../system/include/cmsis/core_cm23.h **** }
1514:../system/include/cmsis/core_cm23.h **** 
1515:../system/include/cmsis/core_cm23.h **** 
1516:../system/include/cmsis/core_cm23.h **** /**
1517:../system/include/cmsis/core_cm23.h ****   \brief   Get Interrupt Vector
1518:../system/include/cmsis/core_cm23.h ****   \details Reads an interrupt vector from interrupt vector table.
1519:../system/include/cmsis/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1520:../system/include/cmsis/core_cm23.h ****            or negative to specify a processor exception.
1521:../system/include/cmsis/core_cm23.h ****   \param [in]   IRQn      Interrupt number.
1522:../system/include/cmsis/core_cm23.h ****   \return                 Address of interrupt handler function
1523:../system/include/cmsis/core_cm23.h ****  */
1524:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1525:../system/include/cmsis/core_cm23.h **** {
1526:../system/include/cmsis/core_cm23.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
1527:../system/include/cmsis/core_cm23.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1528:../system/include/cmsis/core_cm23.h **** #else
1529:../system/include/cmsis/core_cm23.h ****   uint32_t *vectors = (uint32_t *)0x0U;
1530:../system/include/cmsis/core_cm23.h **** #endif
1531:../system/include/cmsis/core_cm23.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1532:../system/include/cmsis/core_cm23.h **** }
1533:../system/include/cmsis/core_cm23.h **** 
1534:../system/include/cmsis/core_cm23.h **** 
1535:../system/include/cmsis/core_cm23.h **** /**
1536:../system/include/cmsis/core_cm23.h ****   \brief   System Reset
1537:../system/include/cmsis/core_cm23.h ****   \details Initiates a system reset request to reset the MCU.
1538:../system/include/cmsis/core_cm23.h ****  */
1539:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1540:../system/include/cmsis/core_cm23.h **** {
1541:../system/include/cmsis/core_cm23.h ****   __DSB();                                                          /* Ensure all outstanding memor
1542:../system/include/cmsis/core_cm23.h ****                                                                        buffered write are completed
1543:../system/include/cmsis/core_cm23.h ****   SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1544:../system/include/cmsis/core_cm23.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);
1545:../system/include/cmsis/core_cm23.h ****   __DSB();                                                          /* Ensure completion of memory 
1546:../system/include/cmsis/core_cm23.h **** 
1547:../system/include/cmsis/core_cm23.h ****   for(;;)                                                           /* wait until reset */
1548:../system/include/cmsis/core_cm23.h ****   {
1549:../system/include/cmsis/core_cm23.h ****     __NOP();
1550:../system/include/cmsis/core_cm23.h ****   }
1551:../system/include/cmsis/core_cm23.h **** }
1552:../system/include/cmsis/core_cm23.h **** 
1553:../system/include/cmsis/core_cm23.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1554:../system/include/cmsis/core_cm23.h **** /**
1555:../system/include/cmsis/core_cm23.h ****   \brief   Enable Interrupt (non-secure)
1556:../system/include/cmsis/core_cm23.h ****   \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in 
1557:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1558:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1559:../system/include/cmsis/core_cm23.h ****  */
1560:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
1561:../system/include/cmsis/core_cm23.h **** {
1562:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1563:../system/include/cmsis/core_cm23.h ****   {
1564:../system/include/cmsis/core_cm23.h ****     NVIC_NS->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn
1565:../system/include/cmsis/core_cm23.h ****   }
1566:../system/include/cmsis/core_cm23.h **** }
1567:../system/include/cmsis/core_cm23.h **** 
1568:../system/include/cmsis/core_cm23.h **** 
1569:../system/include/cmsis/core_cm23.h **** /**
1570:../system/include/cmsis/core_cm23.h ****   \brief   Get Interrupt Enable status (non-secure)
1571:../system/include/cmsis/core_cm23.h ****   \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt con
1572:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1573:../system/include/cmsis/core_cm23.h ****   \return             0  Interrupt is not enabled.
1574:../system/include/cmsis/core_cm23.h ****   \return             1  Interrupt is enabled.
1575:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1576:../system/include/cmsis/core_cm23.h ****  */
1577:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
1578:../system/include/cmsis/core_cm23.h **** {
1579:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1580:../system/include/cmsis/core_cm23.h ****   {
1581:../system/include/cmsis/core_cm23.h ****     return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(in
1582:../system/include/cmsis/core_cm23.h ****   }
1583:../system/include/cmsis/core_cm23.h ****   else
1584:../system/include/cmsis/core_cm23.h ****   {
1585:../system/include/cmsis/core_cm23.h ****     return(0U);
1586:../system/include/cmsis/core_cm23.h ****   }
1587:../system/include/cmsis/core_cm23.h **** }
1588:../system/include/cmsis/core_cm23.h **** 
1589:../system/include/cmsis/core_cm23.h **** 
1590:../system/include/cmsis/core_cm23.h **** /**
1591:../system/include/cmsis/core_cm23.h ****   \brief   Disable Interrupt (non-secure)
1592:../system/include/cmsis/core_cm23.h ****   \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in
1593:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1594:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1595:../system/include/cmsis/core_cm23.h ****  */
1596:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
1597:../system/include/cmsis/core_cm23.h **** {
1598:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1599:../system/include/cmsis/core_cm23.h ****   {
1600:../system/include/cmsis/core_cm23.h ****     NVIC_NS->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn
1601:../system/include/cmsis/core_cm23.h ****   }
1602:../system/include/cmsis/core_cm23.h **** }
1603:../system/include/cmsis/core_cm23.h **** 
1604:../system/include/cmsis/core_cm23.h **** 
1605:../system/include/cmsis/core_cm23.h **** /**
1606:../system/include/cmsis/core_cm23.h ****   \brief   Get Pending Interrupt (non-secure)
1607:../system/include/cmsis/core_cm23.h ****   \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns 
1608:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1609:../system/include/cmsis/core_cm23.h ****   \return             0  Interrupt status is not pending.
1610:../system/include/cmsis/core_cm23.h ****   \return             1  Interrupt status is pending.
1611:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1612:../system/include/cmsis/core_cm23.h ****  */
1613:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
1614:../system/include/cmsis/core_cm23.h **** {
1615:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1616:../system/include/cmsis/core_cm23.h ****   {
1617:../system/include/cmsis/core_cm23.h ****     return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(in
1618:../system/include/cmsis/core_cm23.h ****   }
1619:../system/include/cmsis/core_cm23.h **** }
1620:../system/include/cmsis/core_cm23.h **** 
1621:../system/include/cmsis/core_cm23.h **** 
1622:../system/include/cmsis/core_cm23.h **** /**
1623:../system/include/cmsis/core_cm23.h ****   \brief   Set Pending Interrupt (non-secure)
1624:../system/include/cmsis/core_cm23.h ****   \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending regis
1625:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1626:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1627:../system/include/cmsis/core_cm23.h ****  */
1628:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
1629:../system/include/cmsis/core_cm23.h **** {
1630:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1631:../system/include/cmsis/core_cm23.h ****   {
1632:../system/include/cmsis/core_cm23.h ****     NVIC_NS->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn
1633:../system/include/cmsis/core_cm23.h ****   }
1634:../system/include/cmsis/core_cm23.h **** }
1635:../system/include/cmsis/core_cm23.h **** 
1636:../system/include/cmsis/core_cm23.h **** 
1637:../system/include/cmsis/core_cm23.h **** /**
1638:../system/include/cmsis/core_cm23.h ****   \brief   Clear Pending Interrupt (non-secure)
1639:../system/include/cmsis/core_cm23.h ****   \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending reg
1640:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1641:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1642:../system/include/cmsis/core_cm23.h ****  */
1643:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
1644:../system/include/cmsis/core_cm23.h **** {
1645:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1646:../system/include/cmsis/core_cm23.h ****   {
1647:../system/include/cmsis/core_cm23.h ****     NVIC_NS->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn
1648:../system/include/cmsis/core_cm23.h ****   }
1649:../system/include/cmsis/core_cm23.h **** }
1650:../system/include/cmsis/core_cm23.h **** 
1651:../system/include/cmsis/core_cm23.h **** 
1652:../system/include/cmsis/core_cm23.h **** /**
1653:../system/include/cmsis/core_cm23.h ****   \brief   Get Active Interrupt (non-secure)
1654:../system/include/cmsis/core_cm23.h ****   \details Reads the active register in non-secure NVIC when in secure state and returns the active
1655:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Device specific interrupt number.
1656:../system/include/cmsis/core_cm23.h ****   \return             0  Interrupt status is not active.
1657:../system/include/cmsis/core_cm23.h ****   \return             1  Interrupt status is active.
1658:../system/include/cmsis/core_cm23.h ****   \note    IRQn must not be negative.
1659:../system/include/cmsis/core_cm23.h ****  */
1660:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
1661:../system/include/cmsis/core_cm23.h **** {
1662:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1663:../system/include/cmsis/core_cm23.h ****   {
1664:../system/include/cmsis/core_cm23.h ****     return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(in
1665:../system/include/cmsis/core_cm23.h ****   }
1666:../system/include/cmsis/core_cm23.h ****   else
1667:../system/include/cmsis/core_cm23.h ****   {
1668:../system/include/cmsis/core_cm23.h ****     return(0U);
1669:../system/include/cmsis/core_cm23.h ****   }
1670:../system/include/cmsis/core_cm23.h **** }
1671:../system/include/cmsis/core_cm23.h **** 
1672:../system/include/cmsis/core_cm23.h **** 
1673:../system/include/cmsis/core_cm23.h **** /**
1674:../system/include/cmsis/core_cm23.h ****   \brief   Set Interrupt Priority (non-secure)
1675:../system/include/cmsis/core_cm23.h ****   \details Sets the priority of a non-secure device specific interrupt or a non-secure processor ex
1676:../system/include/cmsis/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1677:../system/include/cmsis/core_cm23.h ****            or negative to specify a processor exception.
1678:../system/include/cmsis/core_cm23.h ****   \param [in]      IRQn  Interrupt number.
1679:../system/include/cmsis/core_cm23.h ****   \param [in]  priority  Priority to set.
1680:../system/include/cmsis/core_cm23.h ****   \note    The priority cannot be set for every non-secure processor exception.
1681:../system/include/cmsis/core_cm23.h ****  */
1682:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
1683:../system/include/cmsis/core_cm23.h **** {
1684:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1685:../system/include/cmsis/core_cm23.h ****   {
1686:../system/include/cmsis/core_cm23.h ****     NVIC_NS->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIF
1687:../system/include/cmsis/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1688:../system/include/cmsis/core_cm23.h ****   }
1689:../system/include/cmsis/core_cm23.h ****   else
1690:../system/include/cmsis/core_cm23.h ****   {
1691:../system/include/cmsis/core_cm23.h ****     SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIF
1692:../system/include/cmsis/core_cm23.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1693:../system/include/cmsis/core_cm23.h ****   }
1694:../system/include/cmsis/core_cm23.h **** }
1695:../system/include/cmsis/core_cm23.h **** 
1696:../system/include/cmsis/core_cm23.h **** 
1697:../system/include/cmsis/core_cm23.h **** /**
1698:../system/include/cmsis/core_cm23.h ****   \brief   Get Interrupt Priority (non-secure)
1699:../system/include/cmsis/core_cm23.h ****   \details Reads the priority of a non-secure device specific interrupt or a non-secure processor e
1700:../system/include/cmsis/core_cm23.h ****            The interrupt number can be positive to specify a device specific interrupt,
1701:../system/include/cmsis/core_cm23.h ****            or negative to specify a processor exception.
1702:../system/include/cmsis/core_cm23.h ****   \param [in]   IRQn  Interrupt number.
1703:../system/include/cmsis/core_cm23.h ****   \return             Interrupt Priority. Value is aligned automatically to the implemented priorit
1704:../system/include/cmsis/core_cm23.h ****  */
1705:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
1706:../system/include/cmsis/core_cm23.h **** {
1707:../system/include/cmsis/core_cm23.h **** 
1708:../system/include/cmsis/core_cm23.h ****   if ((int32_t)(IRQn) >= 0)
1709:../system/include/cmsis/core_cm23.h ****   {
1710:../system/include/cmsis/core_cm23.h ****     return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (
1711:../system/include/cmsis/core_cm23.h ****   }
1712:../system/include/cmsis/core_cm23.h ****   else
1713:../system/include/cmsis/core_cm23.h ****   {
1714:../system/include/cmsis/core_cm23.h ****     return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (
1715:../system/include/cmsis/core_cm23.h ****   }
1716:../system/include/cmsis/core_cm23.h **** }
1717:../system/include/cmsis/core_cm23.h **** #endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
1718:../system/include/cmsis/core_cm23.h **** 
1719:../system/include/cmsis/core_cm23.h **** /*@} end of CMSIS_Core_NVICFunctions */
1720:../system/include/cmsis/core_cm23.h **** 
1721:../system/include/cmsis/core_cm23.h **** 
1722:../system/include/cmsis/core_cm23.h **** /* ##########################  FPU functions  #################################### */
1723:../system/include/cmsis/core_cm23.h **** /**
1724:../system/include/cmsis/core_cm23.h ****   \ingroup  CMSIS_Core_FunctionInterface
1725:../system/include/cmsis/core_cm23.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1726:../system/include/cmsis/core_cm23.h ****   \brief    Function that provides FPU type.
1727:../system/include/cmsis/core_cm23.h ****   @{
1728:../system/include/cmsis/core_cm23.h ****  */
1729:../system/include/cmsis/core_cm23.h **** 
1730:../system/include/cmsis/core_cm23.h **** /**
1731:../system/include/cmsis/core_cm23.h ****   \brief   get FPU type
1732:../system/include/cmsis/core_cm23.h ****   \details returns the FPU type
1733:../system/include/cmsis/core_cm23.h ****   \returns
1734:../system/include/cmsis/core_cm23.h ****    - \b  0: No FPU
1735:../system/include/cmsis/core_cm23.h ****    - \b  1: Single precision FPU
1736:../system/include/cmsis/core_cm23.h ****    - \b  2: Double + Single precision FPU
1737:../system/include/cmsis/core_cm23.h ****  */
1738:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1739:../system/include/cmsis/core_cm23.h **** {
1740:../system/include/cmsis/core_cm23.h ****     return 0U;           /* No FPU */
1741:../system/include/cmsis/core_cm23.h **** }
1742:../system/include/cmsis/core_cm23.h **** 
1743:../system/include/cmsis/core_cm23.h **** 
1744:../system/include/cmsis/core_cm23.h **** /*@} end of CMSIS_Core_FpuFunctions */
1745:../system/include/cmsis/core_cm23.h **** 
1746:../system/include/cmsis/core_cm23.h **** 
1747:../system/include/cmsis/core_cm23.h **** 
1748:../system/include/cmsis/core_cm23.h **** /* ##########################   SAU functions  #################################### */
1749:../system/include/cmsis/core_cm23.h **** /**
1750:../system/include/cmsis/core_cm23.h ****   \ingroup  CMSIS_Core_FunctionInterface
1751:../system/include/cmsis/core_cm23.h ****   \defgroup CMSIS_Core_SAUFunctions SAU Functions
1752:../system/include/cmsis/core_cm23.h ****   \brief    Functions that configure the SAU.
1753:../system/include/cmsis/core_cm23.h ****   @{
1754:../system/include/cmsis/core_cm23.h ****  */
1755:../system/include/cmsis/core_cm23.h **** 
1756:../system/include/cmsis/core_cm23.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1757:../system/include/cmsis/core_cm23.h **** 
1758:../system/include/cmsis/core_cm23.h **** /**
1759:../system/include/cmsis/core_cm23.h ****   \brief   Enable SAU
1760:../system/include/cmsis/core_cm23.h ****   \details Enables the Security Attribution Unit (SAU).
1761:../system/include/cmsis/core_cm23.h ****  */
1762:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void TZ_SAU_Enable(void)
1763:../system/include/cmsis/core_cm23.h **** {
1764:../system/include/cmsis/core_cm23.h ****     SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
1765:../system/include/cmsis/core_cm23.h **** }
1766:../system/include/cmsis/core_cm23.h **** 
1767:../system/include/cmsis/core_cm23.h **** 
1768:../system/include/cmsis/core_cm23.h **** 
1769:../system/include/cmsis/core_cm23.h **** /**
1770:../system/include/cmsis/core_cm23.h ****   \brief   Disable SAU
1771:../system/include/cmsis/core_cm23.h ****   \details Disables the Security Attribution Unit (SAU).
1772:../system/include/cmsis/core_cm23.h ****  */
1773:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE void TZ_SAU_Disable(void)
1774:../system/include/cmsis/core_cm23.h **** {
1775:../system/include/cmsis/core_cm23.h ****     SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
1776:../system/include/cmsis/core_cm23.h **** }
1777:../system/include/cmsis/core_cm23.h **** 
1778:../system/include/cmsis/core_cm23.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
1779:../system/include/cmsis/core_cm23.h **** 
1780:../system/include/cmsis/core_cm23.h **** /*@} end of CMSIS_Core_SAUFunctions */
1781:../system/include/cmsis/core_cm23.h **** 
1782:../system/include/cmsis/core_cm23.h **** 
1783:../system/include/cmsis/core_cm23.h **** 
1784:../system/include/cmsis/core_cm23.h **** 
1785:../system/include/cmsis/core_cm23.h **** /* ##################################    SysTick function  ########################################
1786:../system/include/cmsis/core_cm23.h **** /**
1787:../system/include/cmsis/core_cm23.h ****   \ingroup  CMSIS_Core_FunctionInterface
1788:../system/include/cmsis/core_cm23.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1789:../system/include/cmsis/core_cm23.h ****   \brief    Functions that configure the System.
1790:../system/include/cmsis/core_cm23.h ****   @{
1791:../system/include/cmsis/core_cm23.h ****  */
1792:../system/include/cmsis/core_cm23.h **** 
1793:../system/include/cmsis/core_cm23.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1794:../system/include/cmsis/core_cm23.h **** 
1795:../system/include/cmsis/core_cm23.h **** /**
1796:../system/include/cmsis/core_cm23.h ****   \brief   System Tick Configuration
1797:../system/include/cmsis/core_cm23.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1798:../system/include/cmsis/core_cm23.h ****            Counter is in free running mode to generate periodic interrupts.
1799:../system/include/cmsis/core_cm23.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1800:../system/include/cmsis/core_cm23.h ****   \return          0  Function succeeded.
1801:../system/include/cmsis/core_cm23.h ****   \return          1  Function failed.
1802:../system/include/cmsis/core_cm23.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1803:../system/include/cmsis/core_cm23.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1804:../system/include/cmsis/core_cm23.h ****            must contain a vendor-specific implementation of this function.
1805:../system/include/cmsis/core_cm23.h ****  */
1806:../system/include/cmsis/core_cm23.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1807:../system/include/cmsis/core_cm23.h **** {
 174              		.loc 1 1807 0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 8
 177              		@ frame_needed = 1, uses_anonymous_args = 0
 178 0000 80B5     		push	{r7, lr}
 179              	.LCFI3:
 180              		.cfi_def_cfa_offset 8
 181              		.cfi_offset 7, -8
 182              		.cfi_offset 14, -4
 183 0002 82B0     		sub	sp, sp, #8
 184              	.LCFI4:
 185              		.cfi_def_cfa_offset 16
 186 0004 00AF     		add	r7, sp, #0
 187              	.LCFI5:
 188              		.cfi_def_cfa_register 7
 189 0006 7860     		str	r0, [r7, #4]
1808:../system/include/cmsis/core_cm23.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 190              		.loc 1 1808 0
 191 0008 7B68     		ldr	r3, [r7, #4]
 192 000a 013B     		subs	r3, r3, #1
 193 000c 0C4A     		ldr	r2, .L10
 194 000e 9342     		cmp	r3, r2
 195 0010 01D9     		bls	.L8
1809:../system/include/cmsis/core_cm23.h ****   {
1810:../system/include/cmsis/core_cm23.h ****     return (1UL);                                                   /* Reload value impossible */
 196              		.loc 1 1810 0
 197 0012 0123     		movs	r3, #1
 198 0014 10E0     		b	.L9
 199              	.L8:
1811:../system/include/cmsis/core_cm23.h ****   }
1812:../system/include/cmsis/core_cm23.h **** 
1813:../system/include/cmsis/core_cm23.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 200              		.loc 1 1813 0
 201 0016 0B4B     		ldr	r3, .L10+4
 202 0018 7A68     		ldr	r2, [r7, #4]
 203 001a 013A     		subs	r2, r2, #1
 204 001c 5A60     		str	r2, [r3, #4]
1814:../system/include/cmsis/core_cm23.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 205              		.loc 1 1814 0
 206 001e 0123     		movs	r3, #1
 207 0020 5B42     		rsbs	r3, r3, #0
 208 0022 0321     		movs	r1, #3
 209 0024 1800     		movs	r0, r3
 210 0026 FFF7FEFF 		bl	__NVIC_SetPriority
1815:../system/include/cmsis/core_cm23.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 211              		.loc 1 1815 0
 212 002a 064B     		ldr	r3, .L10+4
 213 002c 0022     		movs	r2, #0
 214 002e 9A60     		str	r2, [r3, #8]
1816:../system/include/cmsis/core_cm23.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 215              		.loc 1 1816 0
 216 0030 044B     		ldr	r3, .L10+4
 217 0032 0722     		movs	r2, #7
 218 0034 1A60     		str	r2, [r3]
1817:../system/include/cmsis/core_cm23.h ****                    SysTick_CTRL_TICKINT_Msk   |
1818:../system/include/cmsis/core_cm23.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1819:../system/include/cmsis/core_cm23.h ****   return (0UL);                                                     /* Function successful */
 219              		.loc 1 1819 0
 220 0036 0023     		movs	r3, #0
 221              	.L9:
1820:../system/include/cmsis/core_cm23.h **** }
 222              		.loc 1 1820 0
 223 0038 1800     		movs	r0, r3
 224 003a BD46     		mov	sp, r7
 225 003c 02B0     		add	sp, sp, #8
 226              		@ sp needed
 227 003e 80BD     		pop	{r7, pc}
 228              	.L11:
 229              		.align	2
 230              	.L10:
 231 0040 FFFFFF00 		.word	16777215
 232 0044 10E000E0 		.word	-536813552
 233              		.cfi_endproc
 234              	.LFE89:
 236              		.section	.text.SYS_UnlockReg,"ax",%progbits
 237              		.align	1
 238              		.syntax unified
 239              		.code	16
 240              		.thumb_func
 241              		.fpu softvfp
 243              	SYS_UnlockReg:
 244              	.LFB91:
 245              		.file 2 "../system/include/DEVICE/sys.h"
   1:../system/include/DEVICE/sys.h **** /**************************************************************************//**
   2:../system/include/DEVICE/sys.h ****  * @file     SYS.h
   3:../system/include/DEVICE/sys.h ****  * @version  V3
   4:../system/include/DEVICE/sys.h ****  * $Revision: 4 $
   5:../system/include/DEVICE/sys.h ****  * $Date: 16/08/09 7:54p $
   6:../system/include/DEVICE/sys.h ****  * @brief    M0564 series System Manager (SYS) driver header file
   7:../system/include/DEVICE/sys.h ****  *
   8:../system/include/DEVICE/sys.h ****  * @note
   9:../system/include/DEVICE/sys.h ****  * Copyright (C) 2016 Nuvoton Technology Corp. All rights reserved.
  10:../system/include/DEVICE/sys.h ****  *
  11:../system/include/DEVICE/sys.h ****  ******************************************************************************/
  12:../system/include/DEVICE/sys.h **** #ifndef __SYS_H__
  13:../system/include/DEVICE/sys.h **** #define __SYS_H__
  14:../system/include/DEVICE/sys.h **** 
  15:../system/include/DEVICE/sys.h **** 
  16:../system/include/DEVICE/sys.h **** #ifdef __cplusplus
  17:../system/include/DEVICE/sys.h **** extern "C"
  18:../system/include/DEVICE/sys.h **** {
  19:../system/include/DEVICE/sys.h **** #endif
  20:../system/include/DEVICE/sys.h **** 
  21:../system/include/DEVICE/sys.h **** /** @addtogroup Standard_Driver Standard Driver
  22:../system/include/DEVICE/sys.h ****   @{
  23:../system/include/DEVICE/sys.h **** */
  24:../system/include/DEVICE/sys.h **** 
  25:../system/include/DEVICE/sys.h **** /** @addtogroup SYS_Driver SYS Driver
  26:../system/include/DEVICE/sys.h ****   @{
  27:../system/include/DEVICE/sys.h **** */
  28:../system/include/DEVICE/sys.h **** 
  29:../system/include/DEVICE/sys.h **** /** @addtogroup SYS_EXPORTED_CONSTANTS SYS Exported Constants
  30:../system/include/DEVICE/sys.h ****   @{
  31:../system/include/DEVICE/sys.h **** */
  32:../system/include/DEVICE/sys.h **** 
  33:../system/include/DEVICE/sys.h **** /*-------------------------------------------------------------------------------------------------
  34:../system/include/DEVICE/sys.h **** /*  Module Reset Control Resister constant definitions.                                            
  35:../system/include/DEVICE/sys.h **** /*-------------------------------------------------------------------------------------------------
  36:../system/include/DEVICE/sys.h **** #define PDMA0_RST   ((0x0<<24)|SYS_IPRST0_PDMA0RST_Pos)     /*!< PDMA0 reset is one of the SYS_Rese
  37:../system/include/DEVICE/sys.h **** #define EBI_RST     ((0x0<<24)|SYS_IPRST0_EBIRST_Pos)       /*!< EBI reset is one of the SYS_ResetM
  38:../system/include/DEVICE/sys.h **** #define SDH0_RST    ((0x0<<24)|SYS_IPRST0_SDH0RST_Pos)      /*!< SDH0 reset is one of the SYS_Reset
  39:../system/include/DEVICE/sys.h **** #define CRC_RST     ((0x0<<24)|SYS_IPRST0_CRCRST_Pos)       /*!< CRC reset is one of the SYS_ResetM
  40:../system/include/DEVICE/sys.h **** #define CRYPTO_RST  ((0x0<<24)|SYS_IPRST0_CRYPTORST_Pos)    /*!< CRYPTO reset is one of the SYS_Res
  41:../system/include/DEVICE/sys.h **** #define SDH1_RST    ((0x0<<24)|SYS_IPRST0_SDH1RST_Pos)      /*!< SDH1 reset is one of the SYS_Reset
  42:../system/include/DEVICE/sys.h **** #define PDMA1_RST   ((0x0<<24)|SYS_IPRST0_PDMA1RST_Pos)     /*!< PDMA1 reset is one of the SYS_Rese
  43:../system/include/DEVICE/sys.h **** 
  44:../system/include/DEVICE/sys.h **** #define GPIO_RST    ((0x4<<24)|SYS_IPRST1_GPIORST_Pos)      /*!< GPIO reset is one of the SYS_Reset
  45:../system/include/DEVICE/sys.h **** #define TMR0_RST    ((0x4<<24)|SYS_IPRST1_TMR0RST_Pos)      /*!< TMR0 reset is one of the SYS_Reset
  46:../system/include/DEVICE/sys.h **** #define TMR1_RST    ((0x4<<24)|SYS_IPRST1_TMR1RST_Pos)      /*!< TMR1 reset is one of the SYS_Reset
  47:../system/include/DEVICE/sys.h **** #define TMR2_RST    ((0x4<<24)|SYS_IPRST1_TMR2RST_Pos)      /*!< TMR2 reset is one of the SYS_Reset
  48:../system/include/DEVICE/sys.h **** #define TMR3_RST    ((0x4<<24)|SYS_IPRST1_TMR3RST_Pos)      /*!< TMR3 reset is one of the SYS_Reset
  49:../system/include/DEVICE/sys.h **** #define SPI4_RST    ((0x4<<24)|SYS_IPRST1_SPI4RST_Pos)      /*!< SPI4 reset is one of the SYS_Reset
  50:../system/include/DEVICE/sys.h **** #define ACMP01_RST  ((0x4<<24)|SYS_IPRST1_ACMP01RST_Pos)    /*!< ACMP01 reset is one of the SYS_Res
  51:../system/include/DEVICE/sys.h **** #define I2C0_RST    ((0x4<<24)|SYS_IPRST1_I2C0RST_Pos)      /*!< I2C0 reset is one of the SYS_Reset
  52:../system/include/DEVICE/sys.h **** #define I2C1_RST    ((0x4<<24)|SYS_IPRST1_I2C1RST_Pos)      /*!< I2C1 reset is one of the SYS_Reset
  53:../system/include/DEVICE/sys.h **** #define I2C2_RST    ((0x4<<24)|SYS_IPRST1_I2C2RST_Pos)      /*!< I2C2 reset is one of the SYS_Reset
  54:../system/include/DEVICE/sys.h **** #define SPI0_RST    ((0x4<<24)|SYS_IPRST1_SPI0RST_Pos)      /*!< SPI0 reset is one of the SYS_Reset
  55:../system/include/DEVICE/sys.h **** #define SPI1_RST    ((0x4<<24)|SYS_IPRST1_SPI1RST_Pos)      /*!< SPI1 reset is one of the SYS_Reset
  56:../system/include/DEVICE/sys.h **** #define SPI2_RST    ((0x4<<24)|SYS_IPRST1_SPI2RST_Pos)      /*!< SPI2 reset is one of the SYS_Reset
  57:../system/include/DEVICE/sys.h **** #define SPI3_RST    ((0x4<<24)|SYS_IPRST1_SPI3RST_Pos)      /*!< SPI3 reset is one of the SYS_Reset
  58:../system/include/DEVICE/sys.h **** #define UART0_RST   ((0x4<<24)|SYS_IPRST1_UART0RST_Pos)     /*!< UART0 reset is one of the SYS_Rese
  59:../system/include/DEVICE/sys.h **** #define UART1_RST   ((0x4<<24)|SYS_IPRST1_UART1RST_Pos)     /*!< UART1 reset is one of the SYS_Rese
  60:../system/include/DEVICE/sys.h **** #define UART2_RST   ((0x4<<24)|SYS_IPRST1_UART2RST_Pos)     /*!< UART2 reset is one of the SYS_Rese
  61:../system/include/DEVICE/sys.h **** #define UART3_RST   ((0x4<<24)|SYS_IPRST1_UART3RST_Pos)     /*!< UART3 reset is one of the SYS_Rese
  62:../system/include/DEVICE/sys.h **** #define UART4_RST   ((0x4<<24)|SYS_IPRST1_UART4RST_Pos)     /*!< UART4 reset is one of the SYS_Rese
  63:../system/include/DEVICE/sys.h **** #define UART5_RST   ((0x4<<24)|SYS_IPRST1_UART5RST_Pos)     /*!< UART5 reset is one of the SYS_Rese
  64:../system/include/DEVICE/sys.h **** #define SPI5_RST    ((0x4<<24)|SYS_IPRST1_SPI5RST_Pos)      /*!< SPI5 reset is one of the SYS_Reset
  65:../system/include/DEVICE/sys.h **** #define CAN0_RST    ((0x4<<24)|SYS_IPRST1_CAN0RST_Pos)      /*!< SCAN0 reset is one of the SYS_Rese
  66:../system/include/DEVICE/sys.h **** #define USBD_RST    ((0x4<<24)|SYS_IPRST1_USBDRST_Pos)      /*!< USBD reset is one of the SYS_Reset
  67:../system/include/DEVICE/sys.h **** #define EADC_RST    ((0x4<<24)|SYS_IPRST1_EADCRST_Pos)      /*!< EADC reset is one of the SYS_Reset
  68:../system/include/DEVICE/sys.h **** #define I2S0_RST    ((0x4<<24)|SYS_IPRST1_I2S0RST_Pos)      /*!< I2S0 reset is one of the SYS_Reset
  69:../system/include/DEVICE/sys.h **** 
  70:../system/include/DEVICE/sys.h **** #define SC0_RST     ((0x8<<24)|SYS_IPRST2_SC0RST_Pos)       /*!< SC0 reset is one of the SYS_ResetM
  71:../system/include/DEVICE/sys.h **** #define SC1_RST     ((0x8<<24)|SYS_IPRST2_SC1RST_Pos)       /*!< SC1 reset is one of the SYS_ResetM
  72:../system/include/DEVICE/sys.h **** #define SC2_RST     ((0x8<<24)|SYS_IPRST2_SC1RST_Pos)       /*!< SC2 reset is one of the SYS_ResetM
  73:../system/include/DEVICE/sys.h **** //#define SPI4_RST    ((0x8<<24)|SYS_IPRST2_SPI4RST_Pos)      /*!< SPI4 reset is one of the SYS_Res
  74:../system/include/DEVICE/sys.h **** #define USCI0_RST   ((0x8<<24)|SYS_IPRST2_USCI0RST_Pos)     /*!< USCI0 reset is one of the SYS_Rese
  75:../system/include/DEVICE/sys.h **** #define USCI1_RST   ((0x8<<24)|SYS_IPRST2_USCI1RST_Pos)     /*!< USCI1 reset is one of the SYS_Rese
  76:../system/include/DEVICE/sys.h **** #define PWM0_RST    ((0x8<<24)|SYS_IPRST2_PWM0RST_Pos)      /*!< PWM0 reset is one of the SYS_Reset
  77:../system/include/DEVICE/sys.h **** #define PWM1_RST    ((0x8<<24)|SYS_IPRST2_PWM1RST_Pos)      /*!< PWM1 reset is one of the SYS_Reset
  78:../system/include/DEVICE/sys.h **** #define BPWM0_RST   ((0x8<<24)|SYS_IPRST2_BPWM0RST_Pos)     /*!< BPWM0 reset is one of the SYS_Rese
  79:../system/include/DEVICE/sys.h **** #define BPWM1_RST   ((0x8<<24)|SYS_IPRST2_BPWM1RST_Pos)     /*!< BPWM1 reset is one of the SYS_Rese
  80:../system/include/DEVICE/sys.h **** #define QEI0_RST    ((0x8<<24)|SYS_IPRST2_QEI0RST_Pos)      /*!< QEI0 reset is one of the SYS_Reset
  81:../system/include/DEVICE/sys.h **** #define QEI1_RST    ((0x8<<24)|SYS_IPRST2_QEI1RST_Pos)      /*!< QEI1 reset is one of the SYS_Reset
  82:../system/include/DEVICE/sys.h **** #define ECAP0_RST   ((0x8<<24)|SYS_IPRST2_ECAP0RST_Pos)     /*!< ECAP0 reset is one of the SYS_Rese
  83:../system/include/DEVICE/sys.h **** #define ECAP1_RST   ((0x8<<24)|SYS_IPRST2_ECAP1RST_Pos)     /*!< ECAP1 reset is one of the SYS_Rese
  84:../system/include/DEVICE/sys.h **** #define OPA_RST     ((0x8<<24)|SYS_IPRST2_OPA1RST_Pos)      /*!< OPA reset is one of the SYS_ResetM
  85:../system/include/DEVICE/sys.h **** 
  86:../system/include/DEVICE/sys.h **** 
  87:../system/include/DEVICE/sys.h **** /*-------------------------------------------------------------------------------------------------
  88:../system/include/DEVICE/sys.h **** /*  Brown Out Detector Threshold Voltage Selection constant definitions.                           
  89:../system/include/DEVICE/sys.h **** /*-------------------------------------------------------------------------------------------------
  90:../system/include/DEVICE/sys.h **** #define SYS_BODCTL_BOD_RST_EN           (1UL<<SYS_BODCTL_BODRSTEN_Pos)    /*!< Brown-out Reset Enab
  91:../system/include/DEVICE/sys.h **** #define SYS_BODCTL_BOD_INTERRUPT_EN     (0UL<<SYS_BODCTL_BODRSTEN_Pos)    /*!< Brown-out Interrupt 
  92:../system/include/DEVICE/sys.h **** #define SYS_BODCTL_BODVL_3_0V           (7UL<<SYS_BODCTL_BODVL_Pos)       /*!< Setting Brown Out De
  93:../system/include/DEVICE/sys.h **** #define SYS_BODCTL_BODVL_2_8V           (6UL<<SYS_BODCTL_BODVL_Pos)       /*!< Setting Brown Out De
  94:../system/include/DEVICE/sys.h **** #define SYS_BODCTL_BODVL_2_6V           (5UL<<SYS_BODCTL_BODVL_Pos)       /*!< Setting Brown Out De
  95:../system/include/DEVICE/sys.h **** #define SYS_BODCTL_BODVL_2_4V           (4UL<<SYS_BODCTL_BODVL_Pos)       /*!< Setting Brown Out De
  96:../system/include/DEVICE/sys.h **** #define SYS_BODCTL_BODVL_2_2V           (3UL<<SYS_BODCTL_BODVL_Pos)       /*!< Setting Brown Out De
  97:../system/include/DEVICE/sys.h **** #define SYS_BODCTL_BODVL_2_0V           (2UL<<SYS_BODCTL_BODVL_Pos)       /*!< Setting Brown Out De
  98:../system/include/DEVICE/sys.h **** #define SYS_BODCTL_BODVL_1_8V           (1UL<<SYS_BODCTL_BODVL_Pos)       /*!< Setting Brown Out De
  99:../system/include/DEVICE/sys.h **** #define SYS_BODCTL_BODVL_1_6V           (0UL<<SYS_BODCTL_BODVL_Pos)       /*!< Setting Brown Out De
 100:../system/include/DEVICE/sys.h **** 
 101:../system/include/DEVICE/sys.h **** 
 102:../system/include/DEVICE/sys.h **** /*-------------------------------------------------------------------------------------------------
 103:../system/include/DEVICE/sys.h **** /*  VREFCTL constant definitions. (Write-Protection Register)                                      
 104:../system/include/DEVICE/sys.h **** /*-------------------------------------------------------------------------------------------------
 105:../system/include/DEVICE/sys.h **** #define SYS_VREFCTL_VREF_PIN        (0x0UL<<SYS_VREFCTL_VREFCTL_Pos)    /*!< Vref = Vref pin */
 106:../system/include/DEVICE/sys.h **** #define SYS_VREFCTL_VREF_1_6V       (0x3UL<<SYS_VREFCTL_VREFCTL_Pos)    /*!< Vref = 1.6V */
 107:../system/include/DEVICE/sys.h **** #define SYS_VREFCTL_VREF_2_0V       (0x7UL<<SYS_VREFCTL_VREFCTL_Pos)    /*!< Vref = 2.0V */
 108:../system/include/DEVICE/sys.h **** #define SYS_VREFCTL_VREF_2_5V       (0xBUL<<SYS_VREFCTL_VREFCTL_Pos)    /*!< Vref = 2.5V */
 109:../system/include/DEVICE/sys.h **** #define SYS_VREFCTL_VREF_3_0V       (0xFUL<<SYS_VREFCTL_VREFCTL_Pos)    /*!< Vref = 3.0V */
 110:../system/include/DEVICE/sys.h **** #define SYS_VREFCTL_VREF_AVDD       (0x10UL<<SYS_VREFCTL_VREFCTL_Pos)   /*!< Vref = AVDD */
 111:../system/include/DEVICE/sys.h **** 
 112:../system/include/DEVICE/sys.h **** 
 113:../system/include/DEVICE/sys.h **** /*-------------------------------------------------------------------------------------------------
 114:../system/include/DEVICE/sys.h **** /*  USBPHY constant definitions. (Write-Protection Register)                                       
 115:../system/include/DEVICE/sys.h **** /*-------------------------------------------------------------------------------------------------
 116:../system/include/DEVICE/sys.h **** #define SYS_USBPHY_USBROLE_STD_USBD   (0x0UL<<SYS_USBPHY_USBROLE_Pos)   /*!< Standard USB device */
 117:../system/include/DEVICE/sys.h **** #define SYS_USBPHY_USBROLE_STD_USBH   (0x1UL<<SYS_USBPHY_USBROLE_Pos)   /*!< Standard USB host */
 118:../system/include/DEVICE/sys.h **** #define SYS_USBPHY_USBROLE_ID_DEPH    (0x2UL<<SYS_USBPHY_USBROLE_Pos)   /*!< ID dependent device */
 119:../system/include/DEVICE/sys.h **** 
 120:../system/include/DEVICE/sys.h **** 
 121:../system/include/DEVICE/sys.h **** /*-------------------------------------------------------------------------------------------------
 122:../system/include/DEVICE/sys.h **** /*  Multi-Function constant definitions.                                                           
 123:../system/include/DEVICE/sys.h **** /*-------------------------------------------------------------------------------------------------
 124:../system/include/DEVICE/sys.h **** 
 125:../system/include/DEVICE/sys.h **** /* How to use below #define?
 126:../system/include/DEVICE/sys.h **** 
 127:../system/include/DEVICE/sys.h **** Example: If user want to set PA.2 as UART0_TXD and PA.3 as UART0_RXD in initial function,
 128:../system/include/DEVICE/sys.h ****          user can issue following command to achieve it.
 129:../system/include/DEVICE/sys.h **** 
 130:../system/include/DEVICE/sys.h ****          SYS->GPA_MFPL = (SYS->GPA_MFPL & (~SYS_GPA_MFPL_PA2MFP_Msk)) | SYS_GPA_MFPL_PA2MFP_UART0_T
 131:../system/include/DEVICE/sys.h ****          SYS->GPA_MFPL = (SYS->GPA_MFPL & (~SYS_GPA_MFPL_PA3MFP_Msk)) | SYS_GPA_MFPL_PA3MFP_UART0_R
 132:../system/include/DEVICE/sys.h **** */
 133:../system/include/DEVICE/sys.h **** 
 134:../system/include/DEVICE/sys.h **** //PA.0 MFP
 135:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_GPIO            (0x0UL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 136:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_UART1_nCTS      (0x1UL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 137:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_I2C2_SCL        (0x2UL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 138:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_UART1_TXD       (0x3UL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 139:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_CAN0_RXD        (0x4UL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 140:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_SC0_CLK         (0x5UL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 141:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_PWM1_CH5        (0x6UL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 142:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_EBI_AD0         (0x7UL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 143:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_INT0            (0x8UL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 144:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_SPI3_MISO       (0x9UL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 145:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_SPI1_I2SMCLK    (0xAUL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 146:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_USCI1_CTL0      (0xCUL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 147:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_USB_VBUS_EN     (0xDUL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 148:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_SPI5_MISO       (0xFUL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 149:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA0MFP_ECAP0_IC0       (0xEUL<<SYS_GPA_MFPL_PA0MFP_Pos)    /*!< GPA_MFPL PA0 s
 150:../system/include/DEVICE/sys.h **** 
 151:../system/include/DEVICE/sys.h **** //PA.1 MFP
 152:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_GPIO            (0x0UL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 153:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_UART1_nRTS      (0x1UL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 154:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_I2C2_SDA        (0x2UL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 155:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_UART1_RXD       (0x3UL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 156:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_CAN0_TXD        (0x4UL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 157:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_SC0_DAT         (0x5UL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 158:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_PWM1_CH4        (0x6UL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 159:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_EBI_AD1         (0x7UL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 160:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_SPI3_CLK        (0x9UL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 161:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_EADC0_ST        (0xAUL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 162:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_LCD_DH2         (0xBUL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 163:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_USCI1_DAT1      (0xCUL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 164:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_ECAP0_IC1       (0xEUL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 165:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA1MFP_SPI5_MOSI       (0xFUL<<SYS_GPA_MFPL_PA1MFP_Pos)    /*!< GPA_MFPL PA1 s
 166:../system/include/DEVICE/sys.h **** 
 167:../system/include/DEVICE/sys.h **** //PA.2 MFP
 168:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_GPIO            (0x0UL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 169:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_UART0_TXD       (0x2UL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 170:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_UART0_nCTS      (0x3UL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 171:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_I2C0_SDA        (0x4UL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 172:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_SC0_RST         (0x5UL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 173:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_PWM1_CH3        (0x6UL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 174:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_EBI_AD2         (0x7UL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 175:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_I2S0_MCLK       (0x8UL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 176:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_SPI3_SS         (0x9UL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 177:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_LCD_DH1         (0xBUL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 178:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_USCI1_DAT0      (0xCUL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 179:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_BPWM1_CH3       (0xDUL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 180:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_ECAP0_IC2       (0xEUL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 181:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA2MFP_SPI5_SS         (0xFUL<<SYS_GPA_MFPL_PA2MFP_Pos)    /*!< GPA_MFPL PA2 s
 182:../system/include/DEVICE/sys.h **** 
 183:../system/include/DEVICE/sys.h **** //PA.3 MFP
 184:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA3MFP_GPIO            (0x0UL<<SYS_GPA_MFPL_PA3MFP_Pos)    /*!< GPA_MFPL PA3 s
 185:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA3MFP_UART0_RXD       (0x2UL<<SYS_GPA_MFPL_PA3MFP_Pos)    /*!< GPA_MFPL PA3 s
 186:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA3MFP_UART0_nRTS      (0x3UL<<SYS_GPA_MFPL_PA3MFP_Pos)    /*!< GPA_MFPL PA3 s
 187:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA3MFP_I2C0_SCL        (0x4UL<<SYS_GPA_MFPL_PA3MFP_Pos)    /*!< GPA_MFPL PA3 s
 188:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA3MFP_SC0_PWR         (0x5UL<<SYS_GPA_MFPL_PA3MFP_Pos)    /*!< GPA_MFPL PA3 s
 189:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA3MFP_PWM1_CH2        (0x6UL<<SYS_GPA_MFPL_PA3MFP_Pos)    /*!< GPA_MFPL PA3 s
 190:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA3MFP_EBI_AD3         (0x7UL<<SYS_GPA_MFPL_PA3MFP_Pos)    /*!< GPA_MFPL PA3 s
 191:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA3MFP_SPI3_MOSI       (0x9UL<<SYS_GPA_MFPL_PA3MFP_Pos)    /*!< GPA_MFPL PA3 s
 192:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA3MFP_USCI1_CLK       (0xCUL<<SYS_GPA_MFPL_PA3MFP_Pos)    /*!< GPA_MFPL PA3 s
 193:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA3MFP_BPWM1_CH2       (0xDUL<<SYS_GPA_MFPL_PA3MFP_Pos)    /*!< GPA_MFPL PA3 s
 194:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA3MFP_SPI5_CLK        (0xFUL<<SYS_GPA_MFPL_PA3MFP_Pos)    /*!< GPA_MFPL PA3 s
 195:../system/include/DEVICE/sys.h **** 
 196:../system/include/DEVICE/sys.h **** //PA.4 MFP
 197:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA4MFP_GPIO            (0x0UL<<SYS_GPA_MFPL_PA4MFP_Pos)    /*!< GPA_MFPL PA4 s
 198:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA4MFP_SPI1_SS         (0x2UL<<SYS_GPA_MFPL_PA4MFP_Pos)    /*!< GPA_MFPL PA4 s
 199:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA4MFP_EBI_AD4         (0x7UL<<SYS_GPA_MFPL_PA4MFP_Pos)    /*!< GPA_MFPL PA4 s
 200:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA4MFP_ECAP1_IC0       (0xEUL<<SYS_GPA_MFPL_PA4MFP_Pos)    /*!< GPA_MFPL PA4 s
 201:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA4MFP_LCD_SEG29       (0xFUL<<SYS_GPA_MFPL_PA4MFP_Pos)    /*!< GPA_MFPL PA4 s
 202:../system/include/DEVICE/sys.h **** 
 203:../system/include/DEVICE/sys.h **** //PA.5 MFP
 204:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA5MFP_GPIO            (0x0UL<<SYS_GPA_MFPL_PA5MFP_Pos)    /*!< GPA_MFPL PA5 s
 205:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA5MFP_SPI1_MOSI       (0x2UL<<SYS_GPA_MFPL_PA5MFP_Pos)    /*!< GPA_MFPL PA5 s
 206:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA5MFP_TM2_EXT         (0x3UL<<SYS_GPA_MFPL_PA5MFP_Pos)    /*!< GPA_MFPL PA5 s
 207:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA5MFP_EBI_AD5         (0x7UL<<SYS_GPA_MFPL_PA5MFP_Pos)    /*!< GPA_MFPL PA5 s
 208:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA5MFP_ECAP1_IC1       (0xEUL<<SYS_GPA_MFPL_PA5MFP_Pos)    /*!< GPA_MFPL PA5 s
 209:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA5MFP_LCD_COM7_SEG43  (0xFUL<<SYS_GPA_MFPL_PA5MFP_Pos)    /*!< GPA_MFPL PA5 s
 210:../system/include/DEVICE/sys.h **** 
 211:../system/include/DEVICE/sys.h **** //PA.6 MFP
 212:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA6MFP_GPIO            (0x0UL<<SYS_GPA_MFPL_PA6MFP_Pos)    /*!< GPA_MFPL PA6 s
 213:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA6MFP_SPI1_MISO       (0x2UL<<SYS_GPA_MFPL_PA6MFP_Pos)    /*!< GPA_MFPL PA6 s
 214:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA6MFP_TM1_EXT         (0x3UL<<SYS_GPA_MFPL_PA6MFP_Pos)    /*!< GPA_MFPL PA6 s
 215:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA6MFP_EBI_AD6         (0x7UL<<SYS_GPA_MFPL_PA6MFP_Pos)    /*!< GPA_MFPL PA6 s
 216:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA6MFP_ECAP1_IC2       (0xEUL<<SYS_GPA_MFPL_PA6MFP_Pos)    /*!< GPA_MFPL PA6 s
 217:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA6MFP_LCD_COM6_SEG42  (0xFUL<<SYS_GPA_MFPL_PA6MFP_Pos)    /*!< GPA_MFPL PA6 s
 218:../system/include/DEVICE/sys.h **** 
 219:../system/include/DEVICE/sys.h **** //PA.7 MFP
 220:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA7MFP_GPIO            (0x0UL<<SYS_GPA_MFPL_PA7MFP_Pos)    /*!< GPA_MFPL PA7 s
 221:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA7MFP_SPI1_CLK        (0x2UL<<SYS_GPA_MFPL_PA7MFP_Pos)    /*!< GPA_MFPL PA7 s
 222:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA7MFP_TM0_EXT         (0x3UL<<SYS_GPA_MFPL_PA7MFP_Pos)    /*!< GPA_MFPL PA7 s
 223:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA7MFP_EBI_AD7         (0x7UL<<SYS_GPA_MFPL_PA7MFP_Pos)    /*!< GPA_MFPL PA7 s
 224:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA7MFP_DSRC_WAKEUP     (0xCUL<<SYS_GPA_MFPL_PA7MFP_Pos)    /*!< GPA_MFPL PA7 s
 225:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPL_PA7MFP_LCD_COM5_SEG41  (0xFUL<<SYS_GPA_MFPL_PA7MFP_Pos)    /*!< GPA_MFPL PA7 s
 226:../system/include/DEVICE/sys.h **** 
 227:../system/include/DEVICE/sys.h **** //PA.8 MFP
 228:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA8MFP_GPIO            (0x0UL<<SYS_GPA_MFPH_PA8MFP_Pos)    /*!< GPA_MFPH PA8 s
 229:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA8MFP_UART3_TXD       (0x3UL<<SYS_GPA_MFPH_PA8MFP_Pos)    /*!< GPA_MFPH PA8 s
 230:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA8MFP_SD1_CLK         (0xBUL<<SYS_GPA_MFPH_PA8MFP_Pos)    /*!< GPA_MFPH PA8 s
 231:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA8MFP_DSRC_TXON       (0xCUL<<SYS_GPA_MFPH_PA8MFP_Pos)    /*!< GPA_MFPH PA8 s
 232:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA8MFP_LCD_COM0        (0xFUL<<SYS_GPA_MFPH_PA8MFP_Pos)    /*!< GPA_MFPH PA8 s
 233:../system/include/DEVICE/sys.h **** 
 234:../system/include/DEVICE/sys.h **** //PA.9 MFP
 235:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA9MFP_GPIO            (0x0UL<<SYS_GPA_MFPH_PA9MFP_Pos)    /*!< GPA_MFPH PA9 s
 236:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA9MFP_UART3_RXD       (0x3UL<<SYS_GPA_MFPH_PA9MFP_Pos)    /*!< GPA_MFPH PA9 s
 237:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA9MFP_SD1_DAT3        (0xBUL<<SYS_GPA_MFPH_PA9MFP_Pos)    /*!< GPA_MFPH PA9 s
 238:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA9MFP_DSRC_RXON       (0xCUL<<SYS_GPA_MFPH_PA9MFP_Pos)    /*!< GPA_MFPH PA9 s
 239:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA9MFP_LCD_COM1        (0xFUL<<SYS_GPA_MFPH_PA9MFP_Pos)    /*!< GPA_MFPH PA9 s
 240:../system/include/DEVICE/sys.h **** 
 241:../system/include/DEVICE/sys.h **** //PA.10 MFP
 242:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA10MFP_GPIO           (0x0UL<<SYS_GPA_MFPH_PA10MFP_Pos)   /*!< GPA_MFPH PA10 
 243:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA10MFP_UART3_nCTS     (0x3UL<<SYS_GPA_MFPH_PA10MFP_Pos)   /*!< GPA_MFPH PA10 
 244:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA10MFP_SD1_DAT2       (0xBUL<<SYS_GPA_MFPH_PA10MFP_Pos)   /*!< GPA_MFPH PA10 
 245:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA10MFP_LCD_COM2       (0xFUL<<SYS_GPA_MFPH_PA10MFP_Pos)   /*!< GPA_MFPH PA10 
 246:../system/include/DEVICE/sys.h **** 
 247:../system/include/DEVICE/sys.h **** //PA.11 MFP
 248:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA11MFP_GPIO           (0x0UL<<SYS_GPA_MFPH_PA11MFP_Pos)   /*!< GPA_MFPH PA11 
 249:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA11MFP_UART3_nRTS     (0x3UL<<SYS_GPA_MFPH_PA11MFP_Pos)   /*!< GPA_MFPH PA11 
 250:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA11MFP_SD1_DAT1       (0xBUL<<SYS_GPA_MFPH_PA11MFP_Pos)   /*!< GPA_MFPH PA11 
 251:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA11MFP_LCD_COM3       (0xFUL<<SYS_GPA_MFPH_PA11MFP_Pos)   /*!< GPA_MFPH PA11 
 252:../system/include/DEVICE/sys.h **** 
 253:../system/include/DEVICE/sys.h **** //PA.12 MFP
 254:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA12MFP_GPIO           (0x0UL<<SYS_GPA_MFPH_PA12MFP_Pos)   /*!< GPA_MFPH PA12 
 255:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA12MFP_SPI1_I2SMCLK   (0x2UL<<SYS_GPA_MFPH_PA12MFP_Pos)   /*!< GPA_MFPH PA12 
 256:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA12MFP_UART2_RXD      (0x3UL<<SYS_GPA_MFPH_PA12MFP_Pos)   /*!< GPA_MFPH PA12 
 257:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA12MFP_CAN0_TXD       (0x4UL<<SYS_GPA_MFPH_PA12MFP_Pos)   /*!< GPA_MFPH PA12 
 258:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA12MFP_EBI_ADR8       (0x7UL<<SYS_GPA_MFPH_PA12MFP_Pos)   /*!< GPA_MFPH PA12 
 259:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA12MFP_I2S0_DO        (0x8UL<<SYS_GPA_MFPH_PA12MFP_Pos)   /*!< GPA_MFPH PA12 
 260:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA12MFP_SC2_PWR        (0x9UL<<SYS_GPA_MFPH_PA12MFP_Pos)   /*!< GPA_MFPH PA12 
 261:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA12MFP_SPI3_I2SMCLK   (0xAUL<<SYS_GPA_MFPH_PA12MFP_Pos)   /*!< GPA_MFPH PA12 
 262:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA12MFP_DSRC_WAKEUP    (0xCUL<<SYS_GPA_MFPH_PA12MFP_Pos)   /*!< GPA_MFPH PA12 
 263:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA12MFP_BPWM0_CH5      (0xDUL<<SYS_GPA_MFPH_PA12MFP_Pos)   /*!< GPA_MFPH PA12 
 264:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA12MFP_QEI1_INDEX     (0xEUL<<SYS_GPA_MFPH_PA12MFP_Pos)   /*!< GPA_MFPH PA12 
 265:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA12MFP_SPI2_I2SMCLK   (0xFUL<<SYS_GPA_MFPH_PA12MFP_Pos)   /*!< GPA_MFPH PA12 
 266:../system/include/DEVICE/sys.h **** 
 267:../system/include/DEVICE/sys.h **** //PA.13 MFP
 268:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA13MFP_GPIO           (0x0UL<<SYS_GPA_MFPH_PA13MFP_Pos)   /*!< GPA_MFPH PA13 
 269:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA13MFP_UART2_TXD      (0x3UL<<SYS_GPA_MFPH_PA13MFP_Pos)   /*!< GPA_MFPH PA13 
 270:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA13MFP_CAN0_RXD       (0x4UL<<SYS_GPA_MFPH_PA13MFP_Pos)   /*!< GPA_MFPH PA13 
 271:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA13MFP_EBI_ADR7       (0x7UL<<SYS_GPA_MFPH_PA13MFP_Pos)   /*!< GPA_MFPH PA13 
 272:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA13MFP_I2S0_DI        (0x8UL<<SYS_GPA_MFPH_PA13MFP_Pos)   /*!< GPA_MFPH PA13 
 273:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA13MFP_SC2_RST        (0x9UL<<SYS_GPA_MFPH_PA13MFP_Pos)   /*!< GPA_MFPH PA13 
 274:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA13MFP_SPI1_CLK       (0xAUL<<SYS_GPA_MFPH_PA13MFP_Pos)   /*!< GPA_MFPH PA13 
 275:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA13MFP_USB_VBUS_EN    (0xBUL<<SYS_GPA_MFPH_PA13MFP_Pos)   /*!< GPA_MFPH PA13 
 276:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA13MFP_QEI1_A         (0xEUL<<SYS_GPA_MFPH_PA13MFP_Pos)   /*!< GPA_MFPH PA13 
 277:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA13MFP_DSRC_TXON      (0xCUL<<SYS_GPA_MFPH_PA13MFP_Pos)   /*!< GPA_MFPH PA13 
 278:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA13MFP_LCD_V3         (0xFUL<<SYS_GPA_MFPH_PA13MFP_Pos)   /*!< GPA_MFPH PA13 
 279:../system/include/DEVICE/sys.h **** 
 280:../system/include/DEVICE/sys.h **** //PA.14 MFP
 281:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA14MFP_GPIO           (0x0UL<<SYS_GPA_MFPH_PA14MFP_Pos)   /*!< GPA_MFPH PA14 
 282:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA14MFP_UART2_nCTS     (0x3UL<<SYS_GPA_MFPH_PA14MFP_Pos)   /*!< GPA_MFPH PA14 
 283:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA14MFP_I2C0_SMBAL     (0x4UL<<SYS_GPA_MFPH_PA14MFP_Pos)   /*!< GPA_MFPH PA14 
 284:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA14MFP_EBI_ADR6       (0x7UL<<SYS_GPA_MFPH_PA14MFP_Pos)   /*!< GPA_MFPH PA14 
 285:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA14MFP_I2S0_BCLK      (0x8UL<<SYS_GPA_MFPH_PA14MFP_Pos)   /*!< GPA_MFPH PA14 
 286:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA14MFP_SC2_CLK        (0x9UL<<SYS_GPA_MFPH_PA14MFP_Pos)   /*!< GPA_MFPH PA14 
 287:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA14MFP_SPI1_MISO      (0xAUL<<SYS_GPA_MFPH_PA14MFP_Pos)   /*!< GPA_MFPH PA14 
 288:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA14MFP_DSRC_RXON      (0xCUL<<SYS_GPA_MFPH_PA14MFP_Pos)   /*!< GPA_MFPH PA14 
 289:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA14MFP_QEI1_B         (0xEUL<<SYS_GPA_MFPH_PA14MFP_Pos)   /*!< GPA_MFPH PA14 
 290:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA14MFP_BPWM1_CH0      (0xDUL<<SYS_GPA_MFPH_PA14MFP_Pos)   /*!< GPA_MFPH PA14 
 291:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA14MFP_LCD_V2         (0xFUL<<SYS_GPA_MFPH_PA14MFP_Pos)   /*!< GPA_MFPH PA14 
 292:../system/include/DEVICE/sys.h **** 
 293:../system/include/DEVICE/sys.h **** //PA.15 MFP
 294:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA15MFP_GPIO           (0x0UL<<SYS_GPA_MFPH_PA15MFP_Pos)   /*!< GPA_MFPH PA15 
 295:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA15MFP_UART2_nRTS     (0x3UL<<SYS_GPA_MFPH_PA15MFP_Pos)   /*!< GPA_MFPH PA15 
 296:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA15MFP_I2C0_SMBSUS    (0x4UL<<SYS_GPA_MFPH_PA15MFP_Pos)   /*!< GPA_MFPH PA15 
 297:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA15MFP_PWM1_CH0       (0x6UL<<SYS_GPA_MFPH_PA15MFP_Pos)   /*!< GPA_MFPH PA15 
 298:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA15MFP_EBI_ADR5       (0x7UL<<SYS_GPA_MFPH_PA15MFP_Pos)   /*!< GPA_MFPH PA15 
 299:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA15MFP_I2S0_LRCK      (0x8UL<<SYS_GPA_MFPH_PA15MFP_Pos)   /*!< GPA_MFPH PA15 
 300:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA15MFP_SC2_DAT        (0x9UL<<SYS_GPA_MFPH_PA15MFP_Pos)   /*!< GPA_MFPH PA15 
 301:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA15MFP_SPI1_MOSI      (0xAUL<<SYS_GPA_MFPH_PA15MFP_Pos)   /*!< GPA_MFPH PA15 
 302:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA15MFP_BPWM1_CH1      (0xDUL<<SYS_GPA_MFPH_PA15MFP_Pos)   /*!< GPA_MFPH PA15 
 303:../system/include/DEVICE/sys.h **** #define SYS_GPA_MFPH_PA15MFP_LCD_V1         (0xFUL<<SYS_GPA_MFPH_PA15MFP_Pos)   /*!< GPA_MFPH PA15 
 304:../system/include/DEVICE/sys.h **** 
 305:../system/include/DEVICE/sys.h **** //PB.0 MFP
 306:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_GPIO            (0x0UL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 307:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_EADC0_CH0       (0x1UL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 308:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_SPI0_MOSI1      (0x2UL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 309:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_UART2_RXD       (0x3UL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 310:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_TM2             (0x4UL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 311:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_DAC0_OUT        (0x5UL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 312:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_PWM1_CH5        (0x6UL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 313:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_EBI_nWRL        (0x7UL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 314:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_INT1            (0x8UL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 315:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_I2C2_SDA        (0x9UL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 316:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_SC1_RST         (0xAUL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 317:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_SC0_DAT         (0xBUL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 318:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_USCI1_CTL1      (0xCUL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 319:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_DSRC_WAKEUP     (0xDUL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 320:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB0MFP_SPI1_SS         (0xEUL<<SYS_GPB_MFPL_PB0MFP_Pos)    /*!< GPB_MFPL PB0 s
 321:../system/include/DEVICE/sys.h **** 
 322:../system/include/DEVICE/sys.h **** //PB.1 MFP
 323:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_GPIO            (0x0UL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 324:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_EADC0_CH1       (0x1UL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 325:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_SPI0_MISO1      (0x2UL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 326:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_UART2_TXD       (0x3UL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 327:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_TM3             (0x4UL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 328:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_SC0_RST         (0x5UL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 329:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_PWM0_SYNC_OUT   (0x6UL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 330:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_EBI_nWRH        (0x7UL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 331:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_DAC1_OUT        (0x8UL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 332:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_I2C2_SCL        (0x9UL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 333:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_SC1_PWR         (0xAUL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 334:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_SC2_nCD         (0xBUL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 335:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_USCI1_DAT1      (0xCUL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 336:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_DSRC_TXON       (0xDUL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 337:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB1MFP_SPI1_MOSI       (0xEUL<<SYS_GPB_MFPL_PB1MFP_Pos)    /*!< GPB_MFPL PB1 s
 338:../system/include/DEVICE/sys.h **** 
 339:../system/include/DEVICE/sys.h **** //PB.2 MFP
 340:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_GPIO            (0x0UL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 341:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_EADC0_CH2       (0x1UL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 342:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_SPI0_CLK        (0x2UL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 343:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_SPI1_CLK        (0x3UL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 344:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_UART1_RXD       (0x4UL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 345:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_SC0_nCD         (0x5UL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 346:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_PWM1_CH4        (0x6UL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 347:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_EBI_ADR16       (0x7UL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 348:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_I2C2_SMBAL      (0x8UL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 349:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_UART3_RXD       (0x9UL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 350:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_SC1_CLK         (0xAUL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 351:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_TM2_EXT         (0xBUL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 352:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_USCI1_DAT0      (0xCUL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 353:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_USB_VBUS_ST     (0xDUL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 354:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB2MFP_DSRC_RXON       (0xEUL<<SYS_GPB_MFPL_PB2MFP_Pos)    /*!< GPB_MFPL PB2 s
 355:../system/include/DEVICE/sys.h **** 
 356:../system/include/DEVICE/sys.h **** //PB.3 MFP
 357:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_GPIO            (0x0UL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 358:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_EADC0_CH3       (0x1UL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 359:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_SPI0_MISO0      (0x2UL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 360:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_SPI1_MISO       (0x3UL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 361:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_UART1_TXD       (0x4UL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 362:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_PWM0_BRAKE0     (0x5UL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 363:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_PWM1_CH3        (0x6UL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 364:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_EBI_ADR17       (0x7UL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 365:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_I2C2_SMBSUS     (0x8UL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 366:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_UART3_TXD       (0x9UL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 367:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_SC1_nCD         (0xAUL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 368:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_TM0_EXT         (0xBUL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 369:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_USCI1_DAT1      (0xCUL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 370:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_USB_VBUS_EN     (0xDUL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 371:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB3MFP_ACMP0_WLAT      (0xEUL<<SYS_GPB_MFPL_PB3MFP_Pos)    /*!< GPB_MFPL PB3 s
 372:../system/include/DEVICE/sys.h **** 
 373:../system/include/DEVICE/sys.h **** //PB.4 MFP
 374:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_GPIO            (0x0UL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 375:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_EADC0_CH4       (0x1UL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 376:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_SPI0_SS         (0x2UL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 377:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_SPI1_SS         (0x3UL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 378:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_UART1_nCTS      (0x4UL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 379:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_ACMP0_N         (0x5UL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 380:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_PWM1_CH2        (0x6UL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 381:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_EBI_AD7         (0x7UL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 382:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_UART4_TXD       (0x8UL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 383:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_UART2_TXD       (0x9UL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 384:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_SC1_DAT         (0xAUL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 385:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_TM1_EXT         (0xBUL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 386:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_USCI1_CLK       (0xCUL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 387:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_SPI4_CLK        (0xDUL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 388:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB4MFP_ECAP1_IC0       (0xEUL<<SYS_GPB_MFPL_PB4MFP_Pos)    /*!< GPB_MFPL PB4 s
 389:../system/include/DEVICE/sys.h **** 
 390:../system/include/DEVICE/sys.h **** //PB.5 MFP
 391:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB5MFP_GPIO            (0x0UL<<SYS_GPB_MFPL_PB5MFP_Pos)    /*!< GPB_MFPL PB5 s
 392:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB5MFP_EADC0_CH13      (0x1UL<<SYS_GPB_MFPL_PB5MFP_Pos)    /*!< GPB_MFPL PB5 s
 393:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB5MFP_SPI0_MOSI0      (0x2UL<<SYS_GPB_MFPL_PB5MFP_Pos)    /*!< GPB_MFPL PB5 s
 394:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB5MFP_SPI1_MOSI       (0x3UL<<SYS_GPB_MFPL_PB5MFP_Pos)    /*!< GPB_MFPL PB5 s
 395:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB5MFP_UART5_TXD       (0x4UL<<SYS_GPB_MFPL_PB5MFP_Pos)    /*!< GPB_MFPL PB5 s
 396:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB5MFP_ACMP0_P2        (0x5UL<<SYS_GPB_MFPL_PB5MFP_Pos)    /*!< GPB_MFPL PB5 s
 397:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB5MFP_PWM0_BRAKE1     (0x6UL<<SYS_GPB_MFPL_PB5MFP_Pos)    /*!< GPB_MFPL PB5 s
 398:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB5MFP_EBI_AD6         (0x7UL<<SYS_GPB_MFPL_PB5MFP_Pos)    /*!< GPB_MFPL PB5 s
 399:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB5MFP_OPA0_O          (0x8UL<<SYS_GPB_MFPL_PB5MFP_Pos)    /*!< GPB_MFPL PB5 s
 400:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB5MFP_UART2_RXD       (0x9UL<<SYS_GPB_MFPL_PB5MFP_Pos)    /*!< GPB_MFPL PB5 s
 401:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB5MFP_SC1_RST         (0xBUL<<SYS_GPB_MFPL_PB5MFP_Pos)    /*!< GPB_MFPL PB5 s
 402:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB5MFP_SD1_DAT3        (0xEUL<<SYS_GPB_MFPL_PB5MFP_Pos)    /*!< GPB_MFPL PB5 s
 403:../system/include/DEVICE/sys.h **** 
 404:../system/include/DEVICE/sys.h **** //PB.6 MFP
 405:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB6MFP_GPIO            (0x0UL<<SYS_GPB_MFPL_PB6MFP_Pos)    /*!< GPB_MFPL PB6 s
 406:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB6MFP_EADC0_CH14      (0x1UL<<SYS_GPB_MFPL_PB6MFP_Pos)    /*!< GPB_MFPL PB6 s
 407:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB6MFP_SPI0_MISO0      (0x2UL<<SYS_GPB_MFPL_PB6MFP_Pos)    /*!< GPB_MFPL PB6 s
 408:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB6MFP_SPI1_MISO       (0x3UL<<SYS_GPB_MFPL_PB6MFP_Pos)    /*!< GPB_MFPL PB6 s
 409:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB6MFP_UART4_TXD       (0x4UL<<SYS_GPB_MFPL_PB6MFP_Pos)    /*!< GPB_MFPL PB6 s
 410:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB6MFP_ACMP0_P1        (0x5UL<<SYS_GPB_MFPL_PB6MFP_Pos)    /*!< GPB_MFPL PB6 s
 411:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB6MFP_PWM1_CH0        (0x6UL<<SYS_GPB_MFPL_PB6MFP_Pos)    /*!< GPB_MFPL PB6 s
 412:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB6MFP_EBI_AD5         (0x7UL<<SYS_GPB_MFPL_PB6MFP_Pos)    /*!< GPB_MFPL PB6 s
 413:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB6MFP_OPA0_N          (0x8UL<<SYS_GPB_MFPL_PB6MFP_Pos)    /*!< GPB_MFPL PB6 s
 414:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB6MFP_SC1_CLK         (0xBUL<<SYS_GPB_MFPL_PB6MFP_Pos)    /*!< GPB_MFPL PB6 s
 415:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB6MFP_USCI0_DAT0      (0xCUL<<SYS_GPB_MFPL_PB6MFP_Pos)    /*!< GPB_MFPL PB6 s
 416:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB6MFP_BPWM0_CH0       (0xDUL<<SYS_GPB_MFPL_PB6MFP_Pos)    /*!< GPB_MFPL PB6 s
 417:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB6MFP_SD1_DAT2        (0xEUL<<SYS_GPB_MFPL_PB6MFP_Pos)    /*!< GPB_MFPL PB6 s
 418:../system/include/DEVICE/sys.h **** 
 419:../system/include/DEVICE/sys.h **** //PB.7 MFP
 420:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_GPIO            (0x0UL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 421:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_EADC0_CH15      (0x1UL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 422:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_SPI0_CLK        (0x2UL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 423:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_SPI1_CLK        (0x3UL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 424:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_UART4_RXD       (0x4UL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 425:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_ACMP0_P0        (0x5UL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 426:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_PWM1_CH1        (0x6UL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 427:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_EBI_AD4         (0x7UL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 428:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_OPA0_P          (0x8UL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 429:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_SC0_PWR         (0x9UL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 430:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_EADC0_ST        (0xAUL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 431:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_SC1_DAT         (0xBUL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 432:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_BPWM0_CH1       (0xDUL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 433:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_USCI0_DAT1      (0xCUL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 434:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPL_PB7MFP_SD1_DAT1        (0xEUL<<SYS_GPB_MFPL_PB7MFP_Pos)    /*!< GPB_MFPL PB7 s
 435:../system/include/DEVICE/sys.h **** 
 436:../system/include/DEVICE/sys.h **** //PB.8 MFP
 437:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB8MFP_GPIO            (0x0UL<<SYS_GPB_MFPH_PB8MFP_Pos)    /*!< GPB_MFPH PB8 s
 438:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB8MFP_EADC0_CH5       (0x1UL<<SYS_GPB_MFPH_PB8MFP_Pos)    /*!< GPB_MFPH PB8 s
 439:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB8MFP_SPI4_SS         (0x2UL<<SYS_GPB_MFPH_PB8MFP_Pos)    /*!< GPB_MFPH PB8 s
 440:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB8MFP_UART1_nRTS      (0x4UL<<SYS_GPB_MFPH_PB8MFP_Pos)    /*!< GPB_MFPH PB8 s
 441:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB8MFP_PWM0_CH2        (0x6UL<<SYS_GPB_MFPH_PB8MFP_Pos)    /*!< GPB_MFPH PB8 s
 442:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB8MFP_EBI_AD8         (0x7UL<<SYS_GPB_MFPH_PB8MFP_Pos)    /*!< GPB_MFPH PB8 s
 443:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB8MFP_UART4_RXD       (0x8UL<<SYS_GPB_MFPH_PB8MFP_Pos)    /*!< GPB_MFPH PB8 s
 444:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB8MFP_ECAP1_IC1       (0xEUL<<SYS_GPB_MFPH_PB8MFP_Pos)    /*!< GPB_MFPH PB8 s
 445:../system/include/DEVICE/sys.h **** 
 446:../system/include/DEVICE/sys.h **** //PB.9 MFP
 447:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB9MFP_GPIO            (0x0UL<<SYS_GPB_MFPH_PB9MFP_Pos)    /*!< GPB_MFPH PB9 s
 448:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB9MFP_EADC0_CH6       (0x1UL<<SYS_GPB_MFPH_PB9MFP_Pos)    /*!< GPB_MFPH PB9 s
 449:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB9MFP_SPI4_I2SMCLK    (0x2UL<<SYS_GPB_MFPH_PB9MFP_Pos)    /*!< GPB_MFPH PB9 s
 450:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB9MFP_UART5_nRTS      (0x4UL<<SYS_GPB_MFPH_PB9MFP_Pos)    /*!< GPB_MFPH PB9 s
 451:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB9MFP_EBI_AD9         (0x7UL<<SYS_GPB_MFPH_PB9MFP_Pos)    /*!< GPB_MFPH PB9 s
 452:../system/include/DEVICE/sys.h **** 
 453:../system/include/DEVICE/sys.h **** //PB.10 MFP
 454:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB10MFP_GPIO           (0x0UL<<SYS_GPB_MFPH_PB10MFP_Pos)   /*!< GPB_MFPH PB10 
 455:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB10MFP_EADC0_CH7      (0x1UL<<SYS_GPB_MFPH_PB10MFP_Pos)   /*!< GPB_MFPH PB10 
 456:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB10MFP_SPI4_CLK       (0x2UL<<SYS_GPB_MFPH_PB10MFP_Pos)   /*!< GPB_MFPH PB10 
 457:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB10MFP_UART5_nCTS     (0x4UL<<SYS_GPB_MFPH_PB10MFP_Pos)   /*!< GPB_MFPH PB10 
 458:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB10MFP_EBI_AD10       (0x7UL<<SYS_GPB_MFPH_PB10MFP_Pos)   /*!< GPB_MFPH PB10 
 459:../system/include/DEVICE/sys.h **** 
 460:../system/include/DEVICE/sys.h **** //PB.11 MFP
 461:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB11MFP_GPIO           (0x0UL<<SYS_GPB_MFPH_PB11MFP_Pos)   /*!< GPB_MFPH PB11 
 462:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB11MFP_EADC0_CH8      (0x1UL<<SYS_GPB_MFPH_PB11MFP_Pos)   /*!< GPB_MFPH PB11 
 463:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB11MFP_SPI4_MISO      (0x2UL<<SYS_GPB_MFPH_PB11MFP_Pos)   /*!< GPB_MFPH PB11 
 464:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB11MFP_UART5_TXD      (0x4UL<<SYS_GPB_MFPH_PB11MFP_Pos)   /*!< GPB_MFPH PB11 
 465:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB11MFP_EBI_ADR18      (0x7UL<<SYS_GPB_MFPH_PB11MFP_Pos)   /*!< GPB_MFPH PB11 
 466:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB11MFP_UART4_nCTS     (0x8UL<<SYS_GPB_MFPH_PB11MFP_Pos)   /*!< GPB_MFPH PB11 
 467:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB11MFP_ECAP1_IC2      (0xEUL<<SYS_GPB_MFPH_PB11MFP_Pos)   /*!< GPB_MFPH PB11 
 468:../system/include/DEVICE/sys.h **** 
 469:../system/include/DEVICE/sys.h **** //PB.12 MFP
 470:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB12MFP_GPIO           (0x0UL<<SYS_GPB_MFPH_PB12MFP_Pos)   /*!< GPB_MFPH PB12 
 471:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB12MFP_EADC0_CH9      (0x1UL<<SYS_GPB_MFPH_PB12MFP_Pos)   /*!< GPB_MFPH PB12 
 472:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB12MFP_SPI4_MOSI      (0x2UL<<SYS_GPB_MFPH_PB12MFP_Pos)   /*!< GPB_MFPH PB12 
 473:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB12MFP_UART5_RXD      (0x4UL<<SYS_GPB_MFPH_PB12MFP_Pos)   /*!< GPB_MFPH PB12 
 474:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB12MFP_EBI_ADR19      (0x7UL<<SYS_GPB_MFPH_PB12MFP_Pos)   /*!< GPB_MFPH PB12 
 475:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB12MFP_UART4_nRTS     (0x8UL<<SYS_GPB_MFPH_PB12MFP_Pos)   /*!< GPB_MFPH PB12 
 476:../system/include/DEVICE/sys.h **** 
 477:../system/include/DEVICE/sys.h **** //PB.13 MFP
 478:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB13MFP_GPIO           (0x0UL<<SYS_GPB_MFPH_PB13MFP_Pos)   /*!< GPB_MFPH PB13 
 479:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB13MFP_EADC0_CH10     (0x1UL<<SYS_GPB_MFPH_PB13MFP_Pos)   /*!< GPB_MFPH PB13 
 480:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB13MFP_EBI_ADR9       (0x7UL<<SYS_GPB_MFPH_PB13MFP_Pos)   /*!< GPB_MFPH PB13 
 481:../system/include/DEVICE/sys.h **** 
 482:../system/include/DEVICE/sys.h **** //PB.14 MFP
 483:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB14MFP_GPIO           (0x0UL<<SYS_GPB_MFPH_PB14MFP_Pos)   /*!< GPB_MFPH PB14 
 484:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB14MFP_EADC0_CH11     (0x1UL<<SYS_GPB_MFPH_PB14MFP_Pos)   /*!< GPB_MFPH PB14 
 485:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB14MFP_EBI_ADR8       (0x7UL<<SYS_GPB_MFPH_PB14MFP_Pos)   /*!< GPB_MFPH PB14 
 486:../system/include/DEVICE/sys.h **** 
 487:../system/include/DEVICE/sys.h **** //PB.15 MFP
 488:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB15MFP_GPIO           (0x0UL<<SYS_GPB_MFPH_PB15MFP_Pos)   /*!< GPB_MFPH PB15 
 489:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB15MFP_EADC0_CH12     (0x1UL<<SYS_GPB_MFPH_PB15MFP_Pos)   /*!< GPB_MFPH PB15 
 490:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB15MFP_SPI1_SS        (0x3UL<<SYS_GPB_MFPH_PB15MFP_Pos)   /*!< GPB_MFPH PB15 
 491:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB15MFP_UART5_RXD      (0x4UL<<SYS_GPB_MFPH_PB15MFP_Pos)   /*!< GPB_MFPH PB15 
 492:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB15MFP_ACMP0_P3       (0x5UL<<SYS_GPB_MFPH_PB15MFP_Pos)   /*!< GPB_MFPH PB15 
 493:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB15MFP_EBI_nCS1       (0x7UL<<SYS_GPB_MFPH_PB15MFP_Pos)   /*!< GPB_MFPH PB15 
 494:../system/include/DEVICE/sys.h **** #define SYS_GPB_MFPH_PB15MFP_SC1_PWR        (0xBUL<<SYS_GPB_MFPH_PB15MFP_Pos)   /*!< GPB_MFPH PB15 
 495:../system/include/DEVICE/sys.h **** 
 496:../system/include/DEVICE/sys.h **** //PC.0 MFP
 497:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_GPIO            (0x0UL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 498:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_SPI0_MISO1      (0x1UL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 499:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_SPI2_CLK        (0x2UL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 500:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_UART2_nCTS      (0x3UL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 501:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_CAN0_TXD        (0x4UL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 502:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_TM3_EXT         (0x5UL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 503:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_PWM0_CH0        (0x6UL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 504:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_EBI_AD8         (0x7UL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 505:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_INT2            (0x8UL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 506:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_UART3_TXD       (0x9UL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 507:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_I2S0_LRCK       (0xAUL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 508:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_SD0_CLK         (0xBUL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 509:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_USCI0_CLK       (0xCUL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 510:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_TRACE_CLK       (0xDUL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 511:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_LCD_SEG16       (0xEUL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 512:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC0MFP_DSRC_TXON       (0xFUL<<SYS_GPC_MFPL_PC0MFP_Pos)    /*!< GPC_MFPL PC0 s
 513:../system/include/DEVICE/sys.h **** 
 514:../system/include/DEVICE/sys.h **** //PC.1 MFP
 515:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_GPIO            (0x0UL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 516:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_CLKO            (0x1UL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 517:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_DAC0_ST         (0x2UL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 518:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_UART2_nRTS      (0x3UL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 519:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_CAN0_RXD        (0x4UL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 520:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_SPI2_I2SMCLK    (0x5UL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 521:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_PWM0_CH1        (0x6UL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 522:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_EBI_AD9         (0x7UL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 523:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_SPI0_MOSI1      (0x8UL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 524:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_UART3_RXD       (0x9UL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 525:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_I2S0_DO         (0xAUL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 526:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_SD0_DAT3        (0xBUL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 527:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_USCI0_DAT0      (0xCUL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 528:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_TRACE_DATA0     (0xDUL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 529:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_LCD_SEG17       (0xEUL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 530:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC1MFP_DSRC_RXON       (0xFUL<<SYS_GPC_MFPL_PC1MFP_Pos)    /*!< GPC_MFPL PC1 s
 531:../system/include/DEVICE/sys.h **** 
 532:../system/include/DEVICE/sys.h **** //PC.2 MFP
 533:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_GPIO            (0x0UL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 534:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_SPI2_SS         (0x2UL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 535:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_UART2_TXD       (0x3UL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 536:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_TM3             (0x4UL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 537:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_ACMP1_O         (0x5UL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 538:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_PWM0_CH2        (0x6UL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 539:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_EBI_AD10        (0x7UL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 540:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_SPI0_MISO0      (0x8UL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 541:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_I2S0_MCLK       (0xAUL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 542:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_SD0_DAT2        (0xBUL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 543:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_USCI0_DAT1      (0xCUL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 544:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_TRACE_DATA1     (0xDUL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 545:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_LCD_SEG18       (0xEUL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 546:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC2MFP_SPI5_MISO       (0xFUL<<SYS_GPC_MFPL_PC2MFP_Pos)    /*!< GPC_MFPL PC2 s
 547:../system/include/DEVICE/sys.h **** 
 548:../system/include/DEVICE/sys.h **** //PC.3 MFP
 549:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC3MFP_GPIO            (0x0UL<<SYS_GPC_MFPL_PC3MFP_Pos)    /*!< GPC_MFPL PC3 s
 550:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC3MFP_SPI2_MOSI       (0x2UL<<SYS_GPC_MFPL_PC3MFP_Pos)    /*!< GPC_MFPL PC3 s
 551:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC3MFP_UART2_RXD       (0x3UL<<SYS_GPC_MFPL_PC3MFP_Pos)    /*!< GPC_MFPL PC3 s
 552:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC3MFP_PWM0_CH3        (0x6UL<<SYS_GPC_MFPL_PC3MFP_Pos)    /*!< GPC_MFPL PC3 s
 553:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC3MFP_EBI_AD11        (0x7UL<<SYS_GPC_MFPL_PC3MFP_Pos)    /*!< GPC_MFPL PC3 s
 554:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC3MFP_SPI0_MOSI0      (0x8UL<<SYS_GPC_MFPL_PC3MFP_Pos)    /*!< GPC_MFPL PC3 s
 555:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC3MFP_I2S0_BCLK       (0xAUL<<SYS_GPC_MFPL_PC3MFP_Pos)    /*!< GPC_MFPL PC3 s
 556:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC3MFP_SD0_DAT1        (0xBUL<<SYS_GPC_MFPL_PC3MFP_Pos)    /*!< GPC_MFPL PC3 s
 557:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC3MFP_USCI0_CTL0      (0xCUL<<SYS_GPC_MFPL_PC3MFP_Pos)    /*!< GPC_MFPL PC3 s
 558:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC3MFP_TRACE_DATA2     (0xDUL<<SYS_GPC_MFPL_PC3MFP_Pos)    /*!< GPC_MFPL PC3 s
 559:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC3MFP_LCD_SEG19       (0xEUL<<SYS_GPC_MFPL_PC3MFP_Pos)    /*!< GPC_MFPL PC3 s
 560:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC3MFP_SPI5_MOSI       (0xFUL<<SYS_GPC_MFPL_PC3MFP_Pos)    /*!< GPC_MFPL PC3 s
 561:../system/include/DEVICE/sys.h **** 
 562:../system/include/DEVICE/sys.h **** //PC.4 MFP
 563:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_GPIO            (0x0UL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 564:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_I2C1_SCL        (0x3UL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 565:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_I2S0_DI         (0xAUL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 566:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_LCD_SEG20       (0xEUL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 567:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_PWM0_CH4        (0x6UL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 568:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_SC0_PWR         (0x1UL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 569:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_SD0_DAT0        (0xBUL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 570:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_SPI0_CLK        (0x8UL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 571:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_SPI2_MISO       (0x2UL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 572:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_SPI5_CLK        (0xFUL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 573:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_TRACE_DATA3     (0xDUL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 574:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_UART4_nCTS      (0x9UL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 575:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_USCI0_CTL1      (0xCUL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 576:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC4MFP_EBI_AD12        (0x7UL<<SYS_GPC_MFPL_PC4MFP_Pos)    /*!< GPC_MFPL PC4 s
 577:../system/include/DEVICE/sys.h **** 
 578:../system/include/DEVICE/sys.h **** //PC.5 MFP
 579:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC5MFP_BPWM0_CH1       (0x4UL<<SYS_GPC_MFPL_PC5MFP_Pos)    /*!< GPC_MFPL PC5 s
 580:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC5MFP_DAC1_ST         (0x3UL<<SYS_GPC_MFPL_PC5MFP_Pos)    /*!< GPC_MFPL PC5 s
 581:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC5MFP_DSRC_WAKEUP     (0xDUL<<SYS_GPC_MFPL_PC5MFP_Pos)    /*!< GPC_MFPL PC5 s
 582:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC5MFP_EBI_AD13        (0x7UL<<SYS_GPC_MFPL_PC5MFP_Pos)    /*!< GPC_MFPL PC5 s
 583:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC5MFP_GPIO            (0x0UL<<SYS_GPC_MFPL_PC5MFP_Pos)    /*!< GPC_MFPL PC5 s
 584:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC5MFP_LCD_SEG22       (0xEUL<<SYS_GPC_MFPL_PC5MFP_Pos)    /*!< GPC_MFPL PC5 s
 585:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC5MFP_PWM0_CH1        (0x6UL<<SYS_GPC_MFPL_PC5MFP_Pos)    /*!< GPC_MFPL PC5 s
 586:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC5MFP_SPI0_SS         (0x8UL<<SYS_GPC_MFPL_PC5MFP_Pos)    /*!< GPC_MFPL PC5 s
 587:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC5MFP_SPI2_I2SMCLK    (0x2UL<<SYS_GPC_MFPL_PC5MFP_Pos)    /*!< GPC_MFPL PC5 s
 588:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC5MFP_SPI5_SS         (0xFUL<<SYS_GPC_MFPL_PC5MFP_Pos)    /*!< GPC_MFPL PC5 s
 589:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC5MFP_UART4_TXD       (0x9UL<<SYS_GPC_MFPL_PC5MFP_Pos)    /*!< GPC_MFPL PC5 s
 590:../system/include/DEVICE/sys.h **** 
 591:../system/include/DEVICE/sys.h **** //PC.6 MFP
 592:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC6MFP_ACMP1_O         (0x5UL<<SYS_GPC_MFPL_PC6MFP_Pos)    /*!< GPC_MFPL PC6 s
 593:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC6MFP_EBI_AD14        (0x7UL<<SYS_GPC_MFPL_PC6MFP_Pos)    /*!< GPC_MFPL PC6 s
 594:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC6MFP_ECAP0_IC1       (0xEUL<<SYS_GPC_MFPL_PC6MFP_Pos)    /*!< GPC_MFPL PC6 s
 595:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC6MFP_GPIO            (0x0UL<<SYS_GPC_MFPL_PC6MFP_Pos)    /*!< GPC_MFPL PC6 s
 596:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC6MFP_I2C1_SMBAL      (0x3UL<<SYS_GPC_MFPL_PC6MFP_Pos)    /*!< GPC_MFPL PC6 s
 597:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC6MFP_LCD_SEG25       (0xFUL<<SYS_GPC_MFPL_PC6MFP_Pos)    /*!< GPC_MFPL PC6 s
 598:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC6MFP_PWM1_CH0        (0x6UL<<SYS_GPC_MFPL_PC6MFP_Pos)    /*!< GPC_MFPL PC6 s
 599:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC6MFP_SC0_DAT         (0x4UL<<SYS_GPC_MFPL_PC6MFP_Pos)    /*!< GPC_MFPL PC6 s
 600:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC6MFP_SD1_nCD         (0xBUL<<SYS_GPC_MFPL_PC6MFP_Pos)    /*!< GPC_MFPL PC6 s
 601:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC6MFP_SPI5_MOSI       (0xCUL<<SYS_GPC_MFPL_PC6MFP_Pos)    /*!< GPC_MFPL PC6 s
 602:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC6MFP_UART0_RXD       (0x9UL<<SYS_GPC_MFPL_PC6MFP_Pos)    /*!< GPC_MFPL PC6 s
 603:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC6MFP_UART4_RXD       (0xAUL<<SYS_GPC_MFPL_PC6MFP_Pos)    /*!< GPC_MFPL PC6 s
 604:../system/include/DEVICE/sys.h **** 
 605:../system/include/DEVICE/sys.h **** //PC.7 MFP
 606:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC7MFP_EBI_AD15        (0x7UL<<SYS_GPC_MFPL_PC7MFP_Pos)    /*!< GPC_MFPL PC7 s
 607:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC7MFP_ECAP0_IC0       (0xEUL<<SYS_GPC_MFPL_PC7MFP_Pos)    /*!< GPC_MFPL PC7 s
 608:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC7MFP_GPIO            (0x0UL<<SYS_GPC_MFPL_PC7MFP_Pos)    /*!< GPC_MFPL PC7 s
 609:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC7MFP_I2C1_SMBSUS     (0x3UL<<SYS_GPC_MFPL_PC7MFP_Pos)    /*!< GPC_MFPL PC7 s
 610:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC7MFP_LCD_SEG26       (0xFUL<<SYS_GPC_MFPL_PC7MFP_Pos)    /*!< GPC_MFPL PC7 s
 611:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC7MFP_PWM1_CH1        (0x6UL<<SYS_GPC_MFPL_PC7MFP_Pos)    /*!< GPC_MFPL PC7 s
 612:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC7MFP_SC0_CLK         (0x4UL<<SYS_GPC_MFPL_PC7MFP_Pos)    /*!< GPC_MFPL PC7 s
 613:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC7MFP_SD1_CMD         (0xBUL<<SYS_GPC_MFPL_PC7MFP_Pos)    /*!< GPC_MFPL PC7 s
 614:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC7MFP_SPI5_MISO       (0xCUL<<SYS_GPC_MFPL_PC7MFP_Pos)    /*!< GPC_MFPL PC7 s
 615:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC7MFP_UART0_TXD       (0x9UL<<SYS_GPC_MFPL_PC7MFP_Pos)    /*!< GPC_MFPL PC7 s
 616:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPL_PC7MFP_UART4_nRTS      (0xAUL<<SYS_GPC_MFPL_PC7MFP_Pos)    /*!< GPC_MFPL PC7 s
 617:../system/include/DEVICE/sys.h **** 
 618:../system/include/DEVICE/sys.h **** //PC.8 MFP
 619:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC8MFP_BPWM0_CH0       (0xDUL<<SYS_GPC_MFPH_PC8MFP_Pos)    /*!< GPC_MFPH PC8 s
 620:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC8MFP_EBI_nCS2        (0x7UL<<SYS_GPC_MFPH_PC8MFP_Pos)    /*!< GPC_MFPH PC8 s
 621:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC8MFP_GPIO            (0x0UL<<SYS_GPC_MFPH_PC8MFP_Pos)    /*!< GPC_MFPH PC8 s
 622:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC8MFP_SPI2_I2SMCLK    (0x4UL<<SYS_GPC_MFPH_PC8MFP_Pos)    /*!< GPC_MFPH PC8 s
 623:../system/include/DEVICE/sys.h **** 
 624:../system/include/DEVICE/sys.h **** //PC.9 MFP
 625:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC9MFP_EBI_ADR15       (0x7UL<<SYS_GPC_MFPH_PC9MFP_Pos)    /*!< GPC_MFPH PC9 s
 626:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC9MFP_GPIO            (0x0UL<<SYS_GPC_MFPH_PC9MFP_Pos)    /*!< GPC_MFPH PC9 s
 627:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC9MFP_LCD_SEG10       (0xFUL<<SYS_GPC_MFPH_PC9MFP_Pos)    /*!< GPC_MFPH PC9 s
 628:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC9MFP_PWM1_CH0        (0x6UL<<SYS_GPC_MFPH_PC9MFP_Pos)    /*!< GPC_MFPH PC9 s
 629:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC9MFP_SPI2_I2SMCLK    (0x2UL<<SYS_GPC_MFPH_PC9MFP_Pos)    /*!< GPC_MFPH PC9 s
 630:../system/include/DEVICE/sys.h **** 
 631:../system/include/DEVICE/sys.h **** //PC.10 MFP
 632:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC10MFP_EBI_ADR14      (0x7UL<<SYS_GPC_MFPH_PC10MFP_Pos)   /*!< GPC_MFPH PC10 
 633:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC10MFP_GPIO           (0x0UL<<SYS_GPC_MFPH_PC10MFP_Pos)   /*!< GPC_MFPH PC10 
 634:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC10MFP_LCD_SEG11      (0xFUL<<SYS_GPC_MFPH_PC10MFP_Pos)   /*!< GPC_MFPH PC10 
 635:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC10MFP_PWM1_CH1       (0x6UL<<SYS_GPC_MFPH_PC10MFP_Pos)   /*!< GPC_MFPH PC10 
 636:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC10MFP_SPI2_MOSI      (0x2UL<<SYS_GPC_MFPH_PC10MFP_Pos)   /*!< GPC_MFPH PC10 
 637:../system/include/DEVICE/sys.h **** 
 638:../system/include/DEVICE/sys.h **** //PC.11 MFP
 639:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC11MFP_EBI_ADR13      (0x7UL<<SYS_GPC_MFPH_PC11MFP_Pos)   /*!< GPC_MFPH PC11 
 640:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC11MFP_GPIO           (0x0UL<<SYS_GPC_MFPH_PC11MFP_Pos)   /*!< GPC_MFPH PC11 
 641:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC11MFP_LCD_SEG12      (0xFUL<<SYS_GPC_MFPH_PC11MFP_Pos)   /*!< GPC_MFPH PC11 
 642:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC11MFP_PWM1_CH2       (0x6UL<<SYS_GPC_MFPH_PC11MFP_Pos)   /*!< GPC_MFPH PC11 
 643:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC11MFP_SPI2_MISO      (0x2UL<<SYS_GPC_MFPH_PC11MFP_Pos)   /*!< GPC_MFPH PC11 
 644:../system/include/DEVICE/sys.h **** 
 645:../system/include/DEVICE/sys.h **** //PC.12 MFP
 646:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC12MFP_EBI_ADR12      (0x7UL<<SYS_GPC_MFPH_PC12MFP_Pos)   /*!< GPC_MFPH PC12 
 647:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC12MFP_GPIO           (0x0UL<<SYS_GPC_MFPH_PC12MFP_Pos)   /*!< GPC_MFPH PC12 
 648:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC12MFP_LCD_SEG13      (0xFUL<<SYS_GPC_MFPH_PC12MFP_Pos)   /*!< GPC_MFPH PC12 
 649:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC12MFP_PWM1_CH3       (0x6UL<<SYS_GPC_MFPH_PC12MFP_Pos)   /*!< GPC_MFPH PC12 
 650:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC12MFP_SPI2_CLK       (0x2UL<<SYS_GPC_MFPH_PC12MFP_Pos)   /*!< GPC_MFPH PC12 
 651:../system/include/DEVICE/sys.h **** 
 652:../system/include/DEVICE/sys.h **** //PC.13 MFP
 653:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC13MFP_EBI_ADR11      (0x7UL<<SYS_GPC_MFPH_PC13MFP_Pos)   /*!< GPC_MFPH PC13 
 654:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC13MFP_GPIO           (0x0UL<<SYS_GPC_MFPH_PC13MFP_Pos)   /*!< GPC_MFPH PC13 
 655:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC13MFP_LCD_SEG14      (0xFUL<<SYS_GPC_MFPH_PC13MFP_Pos)   /*!< GPC_MFPH PC13 
 656:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC13MFP_PWM1_CH4       (0x6UL<<SYS_GPC_MFPH_PC13MFP_Pos)   /*!< GPC_MFPH PC13 
 657:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC13MFP_SPI2_SS        (0x2UL<<SYS_GPC_MFPH_PC13MFP_Pos)   /*!< GPC_MFPH PC13 
 658:../system/include/DEVICE/sys.h **** 
 659:../system/include/DEVICE/sys.h **** //PC.14 MFP
 660:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC14MFP_EBI_ADR10      (0x7UL<<SYS_GPC_MFPH_PC14MFP_Pos)   /*!< GPC_MFPH PC14 
 661:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC14MFP_GPIO           (0x0UL<<SYS_GPC_MFPH_PC14MFP_Pos)   /*!< GPC_MFPH PC14 
 662:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC14MFP_LCD_SEG15      (0xFUL<<SYS_GPC_MFPH_PC14MFP_Pos)   /*!< GPC_MFPH PC14 
 663:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC14MFP_PWM1_CH5       (0x6UL<<SYS_GPC_MFPH_PC14MFP_Pos)   /*!< GPC_MFPH PC14 
 664:../system/include/DEVICE/sys.h **** 
 665:../system/include/DEVICE/sys.h **** //PC.15 MFP
 666:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC15MFP_EBI_ADR0       (0x7UL<<SYS_GPC_MFPH_PC15MFP_Pos)   /*!< GPC_MFPH PC15 
 667:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC15MFP_GPIO           (0x0UL<<SYS_GPC_MFPH_PC15MFP_Pos)   /*!< GPC_MFPH PC15 
 668:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC15MFP_LCD_SEG9       (0xFUL<<SYS_GPC_MFPH_PC15MFP_Pos)   /*!< GPC_MFPH PC15 
 669:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC15MFP_PWM1_CH0       (0x6UL<<SYS_GPC_MFPH_PC15MFP_Pos)   /*!< GPC_MFPH PC15 
 670:../system/include/DEVICE/sys.h **** #define SYS_GPC_MFPH_PC15MFP_SPI3_I2SMCLK   (0x9UL<<SYS_GPC_MFPH_PC15MFP_Pos)   /*!< GPC_MFPH PC15 
 671:../system/include/DEVICE/sys.h **** 
 672:../system/include/DEVICE/sys.h **** //PD.0 MFP
 673:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD0MFP_ACMP1_N         (0x5UL<<SYS_GPD_MFPL_PD0MFP_Pos)    /*!< GPD_MFPL PD0 s
 674:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD0MFP_BPWM0_CH2       (0xDUL<<SYS_GPD_MFPL_PD0MFP_Pos)    /*!< GPD_MFPL PD0 s
 675:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD0MFP_EBI_ALE         (0x7UL<<SYS_GPD_MFPL_PD0MFP_Pos)    /*!< GPD_MFPL PD0 s
 676:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD0MFP_GPIO            (0x0UL<<SYS_GPD_MFPL_PD0MFP_Pos)    /*!< GPD_MFPL PD0 s
 677:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD0MFP_INT3            (0x8UL<<SYS_GPD_MFPL_PD0MFP_Pos)    /*!< GPD_MFPL PD0 s
 678:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD0MFP_SC0_PWR         (0xAUL<<SYS_GPD_MFPL_PD0MFP_Pos)    /*!< GPD_MFPL PDM s
 679:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD0MFP_SC1_nCD         (0xBUL<<SYS_GPD_MFPL_PD0MFP_Pos)    /*!< GPD_MFPL PD0 s
 680:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD0MFP_SD1_DAT0        (0xEUL<<SYS_GPD_MFPL_PD0MFP_Pos)    /*!< GPD_MFPL PD0 s
 681:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD0MFP_SPI1_I2SMCLK    (0x2UL<<SYS_GPD_MFPL_PD0MFP_Pos)    /*!< GPD_MFPL PD0 s
 682:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD0MFP_TM3             (0xCUL<<SYS_GPD_MFPL_PD0MFP_Pos)    /*!< GPD_MFPL PD0 s
 683:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD0MFP_UART0_RXD       (0x3UL<<SYS_GPD_MFPL_PD0MFP_Pos)    /*!< GPD_MFPL PD0 s
 684:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD0MFP_UART5_RXD       (0x4UL<<SYS_GPD_MFPL_PD0MFP_Pos)    /*!< GPD_MFPL PD0 s
 685:../system/include/DEVICE/sys.h **** 
 686:../system/include/DEVICE/sys.h **** //PD.1 MFP
 687:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_ACMP1_P2        (0x5UL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 688:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_BPWM0_CH3       (0xDUL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 689:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_EBI_nRD         (0x7UL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 690:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_GPIO            (0x0UL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 691:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_OPA1_O          (0x9UL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 692:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_PWM0_SYNC_IN    (0x2UL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 693:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_QEI0_B          (0x8UL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 694:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_SC0_RST         (0xAUL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 695:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_SC2_RST         (0xBUL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 696:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_SD1_CLK         (0xEUL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 697:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_SPI2_MISO       (0x4UL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 698:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_SPI3_I2SMCLK    (0xFUL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 699:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_TM0             (0x6UL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 700:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_UART0_TXD       (0x3UL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 701:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_UART5_RXD       (0x1UL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 702:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD1MFP_USCI0_CTL0      (0xCUL<<SYS_GPD_MFPL_PD1MFP_Pos)    /*!< GPD_MFPL PD1 s
 703:../system/include/DEVICE/sys.h **** 
 704:../system/include/DEVICE/sys.h **** //PD.2 MFP
 705:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_ACMP1_P1        (0x5UL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 706:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_BPWM0_CH4       (0xDUL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 707:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_EADC0_ST        (0x1UL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 708:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_EBI_nWR         (0x7UL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 709:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_GPIO            (0x0UL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 710:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_INT0            (0x8UL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 711:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_OPA1_N          (0x9UL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 712:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_PWM0_BRAKE0     (0x6UL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 713:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_SC0_DAT         (0xAUL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 714:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_SC2_CLK         (0xBUL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 715:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_SD1_nCD         (0xEUL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 716:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_SPI2_CLK        (0x4UL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 717:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_TM0_EXT         (0x3UL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 718:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_UART3_TXD       (0x2UL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 719:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD2MFP_USCI0_CTL1      (0xCUL<<SYS_GPD_MFPL_PD2MFP_Pos)    /*!< GPD_MFPL PD2 s
 720:../system/include/DEVICE/sys.h **** 
 721:../system/include/DEVICE/sys.h **** //PD.3 MFP
 722:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_ACMP1_P0        (0x5UL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 723:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_BPWM0_CH5       (0xDUL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 724:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_EBI_MCLK        (0x7UL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 725:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_GPIO            (0x0UL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 726:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_INT1            (0x8UL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 727:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_OPA1_P          (0x9UL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 728:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_PWM0_BRAKE1     (0x6UL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 729:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_SC0_CLK         (0xAUL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 730:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_SC2_DAT         (0xBUL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 731:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_SD1_CMD         (0xEUL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 732:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_SPI1_I2SMCLK    (0x4UL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 733:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_TM1_EXT         (0x3UL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 734:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_TM2             (0x1UL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 735:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_UART3_RXD       (0x2UL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 736:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD3MFP_USCI0_CLK       (0xCUL<<SYS_GPD_MFPL_PD3MFP_Pos)    /*!< GPD_MFPL PD3 s
 737:../system/include/DEVICE/sys.h **** 
 738:../system/include/DEVICE/sys.h **** //PD.4 MFP
 739:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD4MFP_EBI_AD11        (0x7UL<<SYS_GPD_MFPL_PD4MFP_Pos)    /*!< GPD_MFPL PD4 s
 740:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD4MFP_GPIO            (0x0UL<<SYS_GPD_MFPL_PD4MFP_Pos)    /*!< GPD_MFPL PD4 s
 741:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD4MFP_I2C0_SDA        (0x3UL<<SYS_GPD_MFPL_PD4MFP_Pos)    /*!< GPD_MFPL PD4 s
 742:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD4MFP_PWM0_BRAKE0     (0x5UL<<SYS_GPD_MFPL_PD4MFP_Pos)    /*!< GPD_MFPL PD4 s
 743:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD4MFP_SPI1_CLK        (0x2UL<<SYS_GPD_MFPL_PD4MFP_Pos)    /*!< GPD_MFPL PD4 s
 744:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD4MFP_TM0             (0x6UL<<SYS_GPD_MFPL_PD4MFP_Pos)    /*!< GPD_MFPL PD4 s
 745:../system/include/DEVICE/sys.h **** 
 746:../system/include/DEVICE/sys.h **** //PD.5 MFP
 747:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD5MFP_CLKO            (0x1UL<<SYS_GPD_MFPL_PD5MFP_Pos)    /*!< GPD_MFPL PD5 s
 748:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD5MFP_EBI_AD12        (0x7UL<<SYS_GPD_MFPL_PD5MFP_Pos)    /*!< GPD_MFPL PD5 s
 749:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD5MFP_GPIO            (0x0UL<<SYS_GPD_MFPL_PD5MFP_Pos)    /*!< GPD_MFPL PD5 s
 750:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD5MFP_I2C0_SCL        (0x3UL<<SYS_GPD_MFPL_PD5MFP_Pos)    /*!< GPD_MFPL PD5 s
 751:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD5MFP_OPA2_O          (0x9UL<<SYS_GPD_MFPL_PD5MFP_Pos)    /*!< GPD_MFPL PD5 s
 752:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD5MFP_PWM0_BRAKE1     (0x5UL<<SYS_GPD_MFPL_PD5MFP_Pos)    /*!< GPD_MFPL PD5 s
 753:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD5MFP_SPI1_MISO       (0x2UL<<SYS_GPD_MFPL_PD5MFP_Pos)    /*!< GPD_MFPL PD5 s
 754:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD5MFP_TM1             (0x6UL<<SYS_GPD_MFPL_PD5MFP_Pos)    /*!< GPD_MFPL PD5 s
 755:../system/include/DEVICE/sys.h **** 
 756:../system/include/DEVICE/sys.h **** //PD.6 MFP
 757:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD6MFP_ACMP0_O         (0x5UL<<SYS_GPD_MFPL_PD6MFP_Pos)    /*!< GPD_MFPL PD6 s
 758:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD6MFP_CLKO            (0x1UL<<SYS_GPD_MFPL_PD6MFP_Pos)    /*!< GPD_MFPL PD6 s
 759:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD6MFP_EBI_nWR         (0x7UL<<SYS_GPD_MFPL_PD6MFP_Pos)    /*!< GPD_MFPL PD6 s
 760:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD6MFP_GPIO            (0x0UL<<SYS_GPD_MFPL_PD6MFP_Pos)    /*!< GPD_MFPL PD6 s
 761:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD6MFP_OPA2_P          (0x9UL<<SYS_GPD_MFPL_PD6MFP_Pos)    /*!< GPD_MFPL PD6 s
 762:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD6MFP_PWM0_CH5        (0x6UL<<SYS_GPD_MFPL_PD6MFP_Pos)    /*!< GPD_MFPL PD6 s
 763:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD6MFP_SD0_CMD         (0xEUL<<SYS_GPD_MFPL_PD6MFP_Pos)    /*!< GPD_MFPL PD6 s
 764:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD6MFP_SPI1_SS         (0x2UL<<SYS_GPD_MFPL_PD6MFP_Pos)    /*!< GPD_MFPL PD6 s
 765:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD6MFP_UART0_RXD       (0x3UL<<SYS_GPD_MFPL_PD6MFP_Pos)    /*!< GPD_MFPL PD6 s
 766:../system/include/DEVICE/sys.h **** 
 767:../system/include/DEVICE/sys.h **** //PD.7 MFP
 768:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD7MFP_ACMP0_O         (0x5UL<<SYS_GPD_MFPL_PD7MFP_Pos)    /*!< GPD_MFPL PD7 s
 769:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD7MFP_EBI_nRD         (0x7UL<<SYS_GPD_MFPL_PD7MFP_Pos)    /*!< GPD_MFPL PD7 s
 770:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD7MFP_ECAP1_IC1       (0xDUL<<SYS_GPD_MFPL_PD7MFP_Pos)    /*!< GPD_MFPL PD7 s
 771:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD7MFP_GPIO            (0x0UL<<SYS_GPD_MFPL_PD7MFP_Pos)    /*!< GPD_MFPL PD7 s
 772:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD7MFP_LCD_SEG8        (0xFUL<<SYS_GPD_MFPL_PD7MFP_Pos)    /*!< GPD_MFPL PD7 s
 773:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD7MFP_PWM0_CH5        (0x6UL<<SYS_GPD_MFPL_PD7MFP_Pos)    /*!< GPD_MFPL PD7 s
 774:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD7MFP_PWM0_SYNC_IN    (0x3UL<<SYS_GPD_MFPL_PD7MFP_Pos)    /*!< GPD_MFPL PD7 s
 775:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD7MFP_PWM1_BRAKE1     (0xCUL<<SYS_GPD_MFPL_PD7MFP_Pos)    /*!< GPD_MFPL PD7 s
 776:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD7MFP_SC0_nCD         (0xBUL<<SYS_GPD_MFPL_PD7MFP_Pos)    /*!< GPD_MFPL PD7 s
 777:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD7MFP_SC2_PWR         (0xAUL<<SYS_GPD_MFPL_PD7MFP_Pos)    /*!< GPD_MFPL PD7 s
 778:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD7MFP_SD0_CMD         (0xEUL<<SYS_GPD_MFPL_PD7MFP_Pos)    /*!< GPD_MFPL PD7 s
 779:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPL_PD7MFP_TM1             (0x4UL<<SYS_GPD_MFPL_PD7MFP_Pos)    /*!< GPD_MFPL PD7 s
 780:../system/include/DEVICE/sys.h **** 
 781:../system/include/DEVICE/sys.h **** //PD.8 MFP
 782:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD8MFP_ACMP1_WLAT      (0x5UL<<SYS_GPD_MFPH_PD8MFP_Pos)    /*!< GPD_MFPH PD8 s
 783:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD8MFP_BPWM0_CH1       (0xDUL<<SYS_GPD_MFPH_PD8MFP_Pos)    /*!< GPD_MFPH PD8 s
 784:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD8MFP_EBI_nCS0        (0x7UL<<SYS_GPD_MFPH_PD8MFP_Pos)    /*!< GPD_MFPH PD8 s
 785:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD8MFP_GPIO            (0x0UL<<SYS_GPD_MFPH_PD8MFP_Pos)    /*!< GPD_MFPH PD8 s
 786:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD8MFP_I2C0_SDA        (0x3UL<<SYS_GPD_MFPH_PD8MFP_Pos)    /*!< GPD_MFPH PD8 s
 787:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD8MFP_QEI0_INDEX      (0x8UL<<SYS_GPD_MFPH_PD8MFP_Pos)    /*!< GPD_MFPH PD8 s
 788:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD8MFP_SC2_nCD         (0xBUL<<SYS_GPD_MFPH_PD8MFP_Pos)    /*!< GPD_MFPH PD8 s
 789:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD8MFP_SPI2_SS         (0x4UL<<SYS_GPD_MFPH_PD8MFP_Pos)    /*!< GPD_MFPH PD8 s
 790:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD8MFP_USCI0_DAT0      (0xCUL<<SYS_GPD_MFPH_PD8MFP_Pos)    /*!< GPD_MFPH PD8 s
 791:../system/include/DEVICE/sys.h **** 
 792:../system/include/DEVICE/sys.h **** //PD.9 MFP
 793:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD9MFP_ACMP1_P3        (0x5UL<<SYS_GPD_MFPH_PD9MFP_Pos)    /*!< GPD_MFPH PD9 s
 794:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD9MFP_BPWM0_CH2       (0xDUL<<SYS_GPD_MFPH_PD9MFP_Pos)    /*!< GPD_MFPH PD9 s
 795:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD9MFP_EBI_ALE         (0x7UL<<SYS_GPD_MFPH_PD9MFP_Pos)    /*!< GPD_MFPH PD9 s
 796:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD9MFP_GPIO            (0x0UL<<SYS_GPD_MFPH_PD9MFP_Pos)    /*!< GPD_MFPH PD9 s
 797:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD9MFP_I2C0_SCL        (0x3UL<<SYS_GPD_MFPH_PD9MFP_Pos)    /*!< GPD_MFPH PD9 s
 798:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD9MFP_QEI0_A          (0x8UL<<SYS_GPD_MFPH_PD9MFP_Pos)    /*!< GPD_MFPH PD9 s
 799:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD9MFP_SC2_PWR         (0xBUL<<SYS_GPD_MFPH_PD9MFP_Pos)    /*!< GPD_MFPH PD9 s
 800:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD9MFP_SPI2_MOSI       (0x4UL<<SYS_GPD_MFPH_PD9MFP_Pos)    /*!< GPD_MFPH PD9 s
 801:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD9MFP_USCI0_DAT1      (0xCUL<<SYS_GPD_MFPH_PD9MFP_Pos)    /*!< GPD_MFPH PD9 s
 802:../system/include/DEVICE/sys.h **** 
 803:../system/include/DEVICE/sys.h **** //PD.10 MFP
 804:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD10MFP_EBI_ADR9       (0x7UL<<SYS_GPD_MFPH_PD10MFP_Pos)   /*!< GPD_MFPH PD10 
 805:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD10MFP_GPIO           (0x0UL<<SYS_GPD_MFPH_PD10MFP_Pos)   /*!< GPD_MFPH PD10 
 806:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD10MFP_LCD_SEG2       (0xFUL<<SYS_GPD_MFPH_PD10MFP_Pos)   /*!< GPD_MFPH PD10 
 807:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD10MFP_SD0_DAT2       (0xEUL<<SYS_GPD_MFPH_PD10MFP_Pos)   /*!< GPD_MFPH PD10 
 808:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD10MFP_SPI1_CLK       (0x1UL<<SYS_GPD_MFPH_PD10MFP_Pos)   /*!< GPD_MFPH PD10 
 809:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD10MFP_TM2            (0x4UL<<SYS_GPD_MFPH_PD10MFP_Pos)   /*!< GPD_MFPH PD10 
 810:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD10MFP_USCI0_CTL1     (0xCUL<<SYS_GPD_MFPH_PD10MFP_Pos)   /*!< GPD_MFPH PD10 
 811:../system/include/DEVICE/sys.h **** 
 812:../system/include/DEVICE/sys.h **** //PD.11 MFP
 813:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD11MFP_EBI_ADR8       (0x7UL<<SYS_GPD_MFPH_PD11MFP_Pos)   /*!< GPD_MFPH PD11 
 814:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD11MFP_GPIO           (0x0UL<<SYS_GPD_MFPH_PD11MFP_Pos)   /*!< GPD_MFPH PD11 
 815:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD11MFP_LCD_SEG3       (0xFUL<<SYS_GPD_MFPH_PD11MFP_Pos)   /*!< GPD_MFPH PD11 
 816:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD11MFP_SD0_DAT1       (0xEUL<<SYS_GPD_MFPH_PD11MFP_Pos)   /*!< GPD_MFPH PD11 
 817:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD11MFP_SPI1_MOSI      (0x1UL<<SYS_GPD_MFPH_PD11MFP_Pos)   /*!< GPD_MFPH PD11 
 818:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD11MFP_TM3            (0x4UL<<SYS_GPD_MFPH_PD11MFP_Pos)   /*!< GPD_MFPH PD11 
 819:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD11MFP_USCI0_CTL0     (0xCUL<<SYS_GPD_MFPH_PD11MFP_Pos)   /*!< GPD_MFPH PD11 
 820:../system/include/DEVICE/sys.h **** 
 821:../system/include/DEVICE/sys.h **** //PD.12 MFP
 822:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD12MFP_EBI_ADR16      (0x7UL<<SYS_GPD_MFPH_PD12MFP_Pos)   /*!< GPD_MFPH PD12 
 823:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD12MFP_GPIO           (0x0UL<<SYS_GPD_MFPH_PD12MFP_Pos)   /*!< GPD_MFPH PD12 
 824:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD12MFP_LCD_SEG4       (0xFUL<<SYS_GPD_MFPH_PD12MFP_Pos)   /*!< GPD_MFPH PD12 
 825:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD12MFP_PWM1_CH0       (0x6UL<<SYS_GPD_MFPH_PD12MFP_Pos)   /*!< GPD_MFPH PD12 
 826:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD12MFP_SC2_nCD        (0xAUL<<SYS_GPD_MFPH_PD12MFP_Pos)   /*!< GPD_MFPH PD12 
 827:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD12MFP_SD0_DAT0       (0xEUL<<SYS_GPD_MFPH_PD12MFP_Pos)   /*!< GPD_MFPH PD12 
 828:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD12MFP_SPI1_MISO      (0x1UL<<SYS_GPD_MFPH_PD12MFP_Pos)   /*!< GPD_MFPH PD12 
 829:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD12MFP_SPI2_SS        (0x2UL<<SYS_GPD_MFPH_PD12MFP_Pos)   /*!< GPD_MFPH PD12 
 830:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD12MFP_UART3_TXD      (0x3UL<<SYS_GPD_MFPH_PD12MFP_Pos)   /*!< GPD_MFPH PD12 
 831:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD12MFP_USCI0_CLK      (0xCUL<<SYS_GPD_MFPH_PD12MFP_Pos)   /*!< GPD_MFPH PD12 
 832:../system/include/DEVICE/sys.h **** 
 833:../system/include/DEVICE/sys.h **** //PD.13 MFP
 834:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD13MFP_EBI_ADR17      (0x7UL<<SYS_GPD_MFPH_PD13MFP_Pos)   /*!< GPD_MFPH PD13 
 835:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD13MFP_GPIO           (0x0UL<<SYS_GPD_MFPH_PD13MFP_Pos)   /*!< GPD_MFPH PD13 
 836:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD13MFP_LCD_SEG5       (0xFUL<<SYS_GPD_MFPH_PD13MFP_Pos)   /*!< GPD_MFPH PD13 
 837:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD13MFP_PWM1_CH1       (0x6UL<<SYS_GPD_MFPH_PD13MFP_Pos)   /*!< GPD_MFPH PD13 
 838:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD13MFP_SC2_RST        (0xAUL<<SYS_GPD_MFPH_PD13MFP_Pos)   /*!< GPD_MFPH PD13 
 839:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD13MFP_SPI2_MOSI      (0x2UL<<SYS_GPD_MFPH_PD13MFP_Pos)   /*!< GPD_MFPH PD13 
 840:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD13MFP_UART3_RXD      (0x3UL<<SYS_GPD_MFPH_PD13MFP_Pos)   /*!< GPD_MFPH PD13 
 841:../system/include/DEVICE/sys.h **** 
 842:../system/include/DEVICE/sys.h **** //PD.14 MFP
 843:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD14MFP_EBI_ADR18      (0x7UL<<SYS_GPD_MFPH_PD14MFP_Pos)   /*!< GPD_MFPH PD14 
 844:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD14MFP_GPIO           (0x0UL<<SYS_GPD_MFPH_PD14MFP_Pos)   /*!< GPD_MFPH PD14 
 845:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD14MFP_LCD_SEG6       (0xFUL<<SYS_GPD_MFPH_PD14MFP_Pos)   /*!< GPD_MFPH PD14 
 846:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD14MFP_PWM1_BRAKE0    (0x5UL<<SYS_GPD_MFPH_PD14MFP_Pos)   /*!< GPD_MFPH PD14 
 847:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD14MFP_PWM1_CH2       (0x6UL<<SYS_GPD_MFPH_PD14MFP_Pos)   /*!< GPD_MFPH PD14 
 848:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD14MFP_SC2_DAT        (0xAUL<<SYS_GPD_MFPH_PD14MFP_Pos)   /*!< GPD_MFPH PD14 
 849:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD14MFP_SPI2_MISO      (0x2UL<<SYS_GPD_MFPH_PD14MFP_Pos)   /*!< GPD_MFPH PD14 
 850:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD14MFP_UART3_nCTS     (0x3UL<<SYS_GPD_MFPH_PD14MFP_Pos)   /*!< GPD_MFPH PD14 
 851:../system/include/DEVICE/sys.h **** 
 852:../system/include/DEVICE/sys.h **** //PD.15 MFP
 853:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD15MFP_EBI_ADR19      (0x7UL<<SYS_GPD_MFPH_PD15MFP_Pos)   /*!< GPD_MFPH PD15 
 854:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD15MFP_ECAP0_IC2      (0xDUL<<SYS_GPD_MFPH_PD15MFP_Pos)   /*!< GPD_MFPH PD15 
 855:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD15MFP_GPIO           (0x0UL<<SYS_GPD_MFPH_PD15MFP_Pos)   /*!< GPD_MFPH PD15 
 856:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD15MFP_LCD_SEG7       (0xFUL<<SYS_GPD_MFPH_PD15MFP_Pos)   /*!< GPD_MFPH PD15 
 857:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD15MFP_PWM1_CH3       (0x6UL<<SYS_GPD_MFPH_PD15MFP_Pos)   /*!< GPD_MFPH PD15 
 858:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD15MFP_QEI0_INDEX     (0xCUL<<SYS_GPD_MFPH_PD15MFP_Pos)   /*!< GPD_MFPH PD15 
 859:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD15MFP_QEI1_INDEX     (0xBUL<<SYS_GPD_MFPH_PD15MFP_Pos)   /*!< GPD_MFPH PD15 
 860:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD15MFP_SC2_CLK        (0xAUL<<SYS_GPD_MFPH_PD15MFP_Pos)   /*!< GPD_MFPH PD15 
 861:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD15MFP_SD0_nCD        (0xEUL<<SYS_GPD_MFPH_PD15MFP_Pos)   /*!< GPD_MFPH PD15 
 862:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD15MFP_SPI2_CLK       (0x2UL<<SYS_GPD_MFPH_PD15MFP_Pos)   /*!< GPD_MFPH PD15 
 863:../system/include/DEVICE/sys.h **** #define SYS_GPD_MFPH_PD15MFP_UART3_nRTS     (0x3UL<<SYS_GPD_MFPH_PD15MFP_Pos)   /*!< GPD_MFPH PD15 
 864:../system/include/DEVICE/sys.h **** 
 865:../system/include/DEVICE/sys.h **** //PE.0 MFP
 866:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_BPWM0_CH0       (0x4UL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 867:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_EBI_nCS1        (0x7UL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 868:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_ECAP0_IC2       (0xEUL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 869:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_GPIO            (0x0UL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 870:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_I2C1_SDA        (0x3UL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 871:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_I2S0_BCLK       (0xAUL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 872:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_INT4            (0x8UL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 873:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_LCD_SEG21       (0xFUL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 874:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_PWM0_CH0        (0x6UL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 875:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_PWM0_CH5        (0xBUL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 876:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_SC0_nCD         (0x5UL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 877:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_SPI0_CLK        (0xCUL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 878:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_SPI0_SS         (0x1UL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 879:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_SPI2_CLK        (0x2UL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 880:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_TM2_EXT         (0xDUL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 881:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE0MFP_UART4_RXD       (0x9UL<<SYS_GPE_MFPL_PE0MFP_Pos)    /*!< GPE_MFPL PE0 s
 882:../system/include/DEVICE/sys.h **** 
 883:../system/include/DEVICE/sys.h **** //PE.1 MFP
 884:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE1MFP_DSRC_TXON       (0xEUL<<SYS_GPE_MFPL_PE1MFP_Pos)    /*!< GPE_MFPL PE1 s
 885:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE1MFP_EBI_ADR7        (0x7UL<<SYS_GPE_MFPL_PE1MFP_Pos)    /*!< GPE_MFPL PE1 s
 886:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE1MFP_GPIO            (0x0UL<<SYS_GPE_MFPL_PE1MFP_Pos)    /*!< GPE_MFPL PE1 s
 887:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE1MFP_LCD_SEG34       (0xFUL<<SYS_GPE_MFPL_PE1MFP_Pos)    /*!< GPE_MFPL PE1 s
 888:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE1MFP_PWM0_CH1        (0x6UL<<SYS_GPE_MFPL_PE1MFP_Pos)    /*!< GPE_MFPL PE1 s
 889:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE1MFP_SC0_nCD         (0x5UL<<SYS_GPE_MFPL_PE1MFP_Pos)    /*!< GPE_MFPL PE1 s
 890:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE1MFP_SD1_nCD         (0xBUL<<SYS_GPE_MFPL_PE1MFP_Pos)    /*!< GPE_MFPL PE1 s
 891:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE1MFP_TM3_EXT         (0x3UL<<SYS_GPE_MFPL_PE1MFP_Pos)    /*!< GPE_MFPL PE1 s
 892:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE1MFP_UART1_RXD       (0x1UL<<SYS_GPE_MFPL_PE1MFP_Pos)    /*!< GPE_MFPL PE1 s
 893:../system/include/DEVICE/sys.h **** 
 894:../system/include/DEVICE/sys.h **** //PE.2 MFP
 895:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE2MFP_EBI_ADR9        (0x7UL<<SYS_GPE_MFPL_PE2MFP_Pos)    /*!< GPE_MFPL PE2 s
 896:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE2MFP_GPIO            (0x0UL<<SYS_GPE_MFPL_PE2MFP_Pos)    /*!< GPE_MFPL PE2 s
 897:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE2MFP_PWM1_CH1        (0x6UL<<SYS_GPE_MFPL_PE2MFP_Pos)    /*!< GPE_MFPL PE2 s
 898:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE2MFP_SPI3_MISO       (0x9UL<<SYS_GPE_MFPL_PE2MFP_Pos)    /*!< GPE_MFPL PE2 s
 899:../system/include/DEVICE/sys.h **** 
 900:../system/include/DEVICE/sys.h **** //PE.3 MFP
 901:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE3MFP_EBI_AD13        (0x7UL<<SYS_GPE_MFPL_PE3MFP_Pos)    /*!< GPE_MFPL PE3 s
 902:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE3MFP_GPIO            (0x0UL<<SYS_GPE_MFPL_PE3MFP_Pos)    /*!< GPE_MFPL PE3 s
 903:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE3MFP_OPA2_N          (0x9UL<<SYS_GPE_MFPL_PE3MFP_Pos)    /*!< GPE_MFPL PE3 s
 904:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE3MFP_PWM0_CH3        (0x6UL<<SYS_GPE_MFPL_PE3MFP_Pos)    /*!< GPE_MFPL PE3 s
 905:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE3MFP_SD0_nCD         (0xEUL<<SYS_GPE_MFPL_PE3MFP_Pos)    /*!< GPE_MFPL PE3 s
 906:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE3MFP_SPI1_MOSI       (0x2UL<<SYS_GPE_MFPL_PE3MFP_Pos)    /*!< GPE_MFPL PE3 s
 907:../system/include/DEVICE/sys.h **** 
 908:../system/include/DEVICE/sys.h **** //PE.4 MFP
 909:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE4MFP_EBI_nCS0        (0x7UL<<SYS_GPE_MFPL_PE4MFP_Pos)    /*!< GPE_MFPL PE4 s
 910:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE4MFP_GPIO            (0x0UL<<SYS_GPE_MFPL_PE4MFP_Pos)    /*!< GPE_MFPL PE4 s
 911:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE4MFP_I2C1_SCL        (0x3UL<<SYS_GPE_MFPL_PE4MFP_Pos)    /*!< GPE_MFPL PE4 s
 912:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE4MFP_INT0            (0x8UL<<SYS_GPE_MFPL_PE4MFP_Pos)    /*!< GPE_MFPL PE4 s
 913:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE4MFP_LCD_SEG27       (0xFUL<<SYS_GPE_MFPL_PE4MFP_Pos)    /*!< GPE_MFPL PE4 s
 914:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE4MFP_PWM1_BRAKE0     (0x6UL<<SYS_GPE_MFPL_PE4MFP_Pos)    /*!< GPE_MFPL PE4 s
 915:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE4MFP_SC0_PWR         (0x4UL<<SYS_GPE_MFPL_PE4MFP_Pos)    /*!< GPE_MFPL PE4 s
 916:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE4MFP_SPI5_SS         (0xCUL<<SYS_GPE_MFPL_PE4MFP_Pos)    /*!< GPE_MFPL PE4 s
 917:../system/include/DEVICE/sys.h **** 
 918:../system/include/DEVICE/sys.h **** //PE.5 MFP
 919:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE5MFP_EBI_ALE         (0x7UL<<SYS_GPE_MFPL_PE5MFP_Pos)    /*!< GPE_MFPL PE5 s
 920:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE5MFP_GPIO            (0x0UL<<SYS_GPE_MFPL_PE5MFP_Pos)    /*!< GPE_MFPL PE5 s
 921:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE5MFP_I2C1_SDA        (0x3UL<<SYS_GPE_MFPL_PE5MFP_Pos)    /*!< GPE_MFPL PE5 s
 922:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE5MFP_INT1            (0x8UL<<SYS_GPE_MFPL_PE5MFP_Pos)    /*!< GPE_MFPL PE5 s
 923:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE5MFP_LCD_SEG28       (0xFUL<<SYS_GPE_MFPL_PE5MFP_Pos)    /*!< GPE_MFPL PE5 s
 924:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE5MFP_PWM1_BRAKE1     (0x6UL<<SYS_GPE_MFPL_PE5MFP_Pos)    /*!< GPE_MFPL PE5 s
 925:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE5MFP_SC0_RST         (0x4UL<<SYS_GPE_MFPL_PE5MFP_Pos)    /*!< GPE_MFPL PE5 s
 926:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE5MFP_SPI5_CLK        (0xCUL<<SYS_GPE_MFPL_PE5MFP_Pos)    /*!< GPE_MFPL PE5 s
 927:../system/include/DEVICE/sys.h **** 
 928:../system/include/DEVICE/sys.h **** //PE.6 MFP
 929:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE6MFP_GPIO            (0x0UL<<SYS_GPE_MFPL_PE6MFP_Pos)    /*!< GPE_MFPL PE6 s
 930:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE6MFP_LCD_COM4_SEG40  (0xFUL<<SYS_GPE_MFPL_PE6MFP_Pos)    /*!< GPE_MFPL PE6 s
 931:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE6MFP_SD1_DAT0        (0xBUL<<SYS_GPE_MFPL_PE6MFP_Pos)    /*!< GPE_MFPL PE6 s
 932:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE6MFP_TM3_EXT         (0x3UL<<SYS_GPE_MFPL_PE6MFP_Pos)    /*!< GPE_MFPL PE6 s
 933:../system/include/DEVICE/sys.h **** 
 934:../system/include/DEVICE/sys.h **** //PE.7 MFP
 935:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE7MFP_EBI_MCLK        (0x7UL<<SYS_GPE_MFPL_PE7MFP_Pos)    /*!< GPE_MFPL PE7 s
 936:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE7MFP_GPIO            (0x0UL<<SYS_GPE_MFPL_PE7MFP_Pos)    /*!< GPE_MFPL PE7 s
 937:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPL_PE7MFP_PWM1_BRAKE1     (0xDUL<<SYS_GPE_MFPL_PE7MFP_Pos)    /*!< GPE_MFPL PE7 s
 938:../system/include/DEVICE/sys.h **** 
 939:../system/include/DEVICE/sys.h **** //PE.8 MFP
 940:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE8MFP_BPWM1_CH0       (0xDUL<<SYS_GPE_MFPH_PE8MFP_Pos)    /*!< GPE_MFPH PE8 s
 941:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE8MFP_CLKO            (0x9UL<<SYS_GPE_MFPH_PE8MFP_Pos)    /*!< GPE_MFPH PE8 s
 942:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE8MFP_DSRC_RXON       (0xEUL<<SYS_GPE_MFPH_PE8MFP_Pos)    /*!< GPE_MFPH PE8 s
 943:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE8MFP_EBI_ADR6        (0x7UL<<SYS_GPE_MFPH_PE8MFP_Pos)    /*!< GPE_MFPH PE8 s
 944:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE8MFP_GPIO            (0x0UL<<SYS_GPE_MFPH_PE8MFP_Pos)    /*!< GPE_MFPH PE8 s
 945:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE8MFP_I2C1_SCL        (0x4UL<<SYS_GPE_MFPH_PE8MFP_Pos)    /*!< GPE_MFPH PE8 s
 946:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE8MFP_LCD_SEG35       (0xFUL<<SYS_GPE_MFPH_PE8MFP_Pos)    /*!< GPE_MFPH PE8 s
 947:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE8MFP_PWM0_BRAKE0     (0xAUL<<SYS_GPE_MFPH_PE8MFP_Pos)    /*!< GPE_MFPH PE8 s
 948:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE8MFP_SC0_PWR         (0x5UL<<SYS_GPE_MFPH_PE8MFP_Pos)    /*!< GPE_MFPH PE8 s
 949:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE8MFP_SPI0_MISO1      (0x2UL<<SYS_GPE_MFPH_PE8MFP_Pos)    /*!< GPE_MFPH PE8 s
 950:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE8MFP_TM1             (0xBUL<<SYS_GPE_MFPH_PE8MFP_Pos)    /*!< GPE_MFPH PE8 s
 951:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE8MFP_UART1_TXD       (0x1UL<<SYS_GPE_MFPH_PE8MFP_Pos)    /*!< GPE_MFPH PE8 s
 952:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE8MFP_UART4_nRTS      (0x6UL<<SYS_GPE_MFPH_PE8MFP_Pos)    /*!< GPE_MFPH PE8 s
 953:../system/include/DEVICE/sys.h **** 
 954:../system/include/DEVICE/sys.h **** //PE.9 MFP
 955:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_BPWM1_CH1       (0xDUL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 956:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_DSRC_WAKEUP     (0xEUL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 957:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_EBI_ADR5        (0x7UL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 958:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_GPIO            (0x0UL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 959:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_I2C1_SDA        (0x4UL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 960:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_I2S0_BCLK       (0x8UL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 961:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_LCD_SEG36       (0xFUL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 962:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_PWM1_BRAKE1     (0xAUL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 963:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_SC0_RST         (0x5UL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 964:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_SPI0_MOSI1      (0x2UL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 965:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_SPI1_I2SMCLK    (0x9UL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 966:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_TM2             (0xBUL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 967:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_UART1_RXD       (0x1UL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 968:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_UART4_nCTS      (0x6UL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 969:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE9MFP_USCI1_CTL1      (0xCUL<<SYS_GPE_MFPH_PE9MFP_Pos)    /*!< GPE_MFPH PE9 s
 970:../system/include/DEVICE/sys.h **** 
 971:../system/include/DEVICE/sys.h **** //PE.10 MFP
 972:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_BPWM1_CH2      (0xDUL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 973:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_EBI_ADR4       (0x7UL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 974:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_GPIO           (0x0UL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 975:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_I2C0_SMBAL     (0x4UL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 976:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_I2C1_SCL       (0xBUL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 977:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_I2S0_MCLK      (0x8UL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 978:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_LCD_SEG37      (0xFUL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 979:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_PWM1_CH0       (0x6UL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 980:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_SC0_DAT        (0x5UL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 981:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_SPI0_MISO0     (0x2UL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 982:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_SPI1_MISO      (0x1UL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 983:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_SPI5_SS        (0xEUL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 984:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_UART1_nCTS     (0x3UL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 985:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_UART3_TXD      (0x9UL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 986:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE10MFP_USCI1_CTL0     (0xCUL<<SYS_GPE_MFPH_PE10MFP_Pos)   /*!< GPE_MFPH PE10 
 987:../system/include/DEVICE/sys.h **** 
 988:../system/include/DEVICE/sys.h **** //PE.11 MFP
 989:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_BPWM1_CH3      (0xDUL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
 990:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_EBI_ADR3       (0x7UL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
 991:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_GPIO           (0x0UL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
 992:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_I2C0_SMBSUS    (0x4UL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
 993:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_I2C1_SDA       (0xBUL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
 994:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_I2S0_DI        (0x8UL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
 995:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_LCD_SEG38      (0xFUL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
 996:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_PWM1_CH1       (0x6UL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
 997:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_SC0_CLK        (0x5UL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
 998:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_SPI0_MOSI0     (0x2UL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
 999:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_SPI1_MOSI      (0x1UL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
1000:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_SPI5_CLK       (0xEUL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
1001:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_UART1_nRTS     (0x3UL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
1002:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_UART3_RXD      (0x9UL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
1003:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE11MFP_USCI1_DAT0     (0xCUL<<SYS_GPE_MFPH_PE11MFP_Pos)   /*!< GPE_MFPH PE11 
1004:../system/include/DEVICE/sys.h **** 
1005:../system/include/DEVICE/sys.h **** //PE.12 MFP
1006:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_BPWM1_CH4      (0xDUL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1007:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_EBI_ADR2       (0x7UL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1008:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_GPIO           (0x0UL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1009:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_I2C0_SCL       (0x4UL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1010:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_I2S0_DO        (0x8UL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1011:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_LCD_SEG39      (0xFUL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1012:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_PWM0_CH4       (0xAUL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1013:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_SC0_PWR        (0x5UL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1014:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_SD0_CMD        (0xBUL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1015:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_SPI0_SS        (0x2UL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1016:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_SPI1_SS        (0x1UL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1017:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_SPI5_MISO      (0xEUL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1018:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_UART1_TXD      (0x3UL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1019:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_UART4_TXD      (0x6UL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1020:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE12MFP_USCI1_DAT1     (0xCUL<<SYS_GPE_MFPH_PE12MFP_Pos)   /*!< GPE_MFPH PE12 
1021:../system/include/DEVICE/sys.h **** 
1022:../system/include/DEVICE/sys.h **** //PE.13 MFP
1023:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_BPWM1_CH5      (0xDUL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1024:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_EBI_ADR1       (0x7UL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1025:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_GPIO           (0x0UL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1026:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_I2C0_SDA       (0x4UL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1027:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_I2S0_LRCK      (0x8UL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1028:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_PWM0_CH5       (0xAUL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1029:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_SC0_RST        (0x5UL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1030:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_SD0_nCD        (0xBUL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1031:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_SPI0_CLK       (0x2UL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1032:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_SPI1_CLK       (0x1UL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1033:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_SPI5_MOSI      (0xEUL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1034:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_UART1_RXD      (0x3UL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1035:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_UART4_RXD      (0x6UL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1036:../system/include/DEVICE/sys.h **** #define SYS_GPE_MFPH_PE13MFP_USCI1_CLK      (0xCUL<<SYS_GPE_MFPH_PE13MFP_Pos)   /*!< GPE_MFPH PE13 
1037:../system/include/DEVICE/sys.h **** 
1038:../system/include/DEVICE/sys.h **** //PF.0 MFP
1039:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF0MFP_GPIO            (0x0UL<<SYS_GPF_MFPL_PF0MFP_Pos)    /*!< GPF_MFPL PF0 s
1040:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF0MFP_INT5            (0x8UL<<SYS_GPF_MFPL_PF0MFP_Pos)    /*!< GPF_MFPL PF0 s
1041:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF0MFP_SPI1_SS         (0x2UL<<SYS_GPF_MFPL_PF0MFP_Pos)    /*!< GPF_MFPL PF0 s
1042:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF0MFP_TM3_EXT         (0x4UL<<SYS_GPF_MFPL_PF0MFP_Pos)    /*!< GPF_MFPL PF0 s
1043:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF0MFP_X32_OUT         (0x1UL<<SYS_GPF_MFPL_PF0MFP_Pos)    /*!< GPF_MFPL PF0 s
1044:../system/include/DEVICE/sys.h **** 
1045:../system/include/DEVICE/sys.h **** //PF.1 MFP
1046:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF1MFP_DSRC_TXON       (0x9UL<<SYS_GPF_MFPL_PF1MFP_Pos)    /*!< GPF_MFPL PF1 s
1047:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF1MFP_GPIO            (0x0UL<<SYS_GPF_MFPL_PF1MFP_Pos)    /*!< GPF_MFPL PF1 s
1048:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF1MFP_SPI1_MOSI       (0x2UL<<SYS_GPF_MFPL_PF1MFP_Pos)    /*!< GPF_MFPL PF1 s
1049:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF1MFP_TM3             (0x4UL<<SYS_GPF_MFPL_PF1MFP_Pos)    /*!< GPF_MFPL PF1 s
1050:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF1MFP_X32_IN          (0x1UL<<SYS_GPF_MFPL_PF1MFP_Pos)    /*!< GPF_MFPL PF1 s
1051:../system/include/DEVICE/sys.h **** 
1052:../system/include/DEVICE/sys.h **** //PF.2 MFP
1053:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_DAC0_ST         (0x2UL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1054:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_DAC1_ST         (0x3UL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1055:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_DSRC_RXON       (0x9UL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1056:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_EBI_nCS2        (0x7UL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1057:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_ECAP1_IC2       (0xDUL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1058:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_GPIO            (0x0UL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1059:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_INT5            (0x8UL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1060:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_PWM0_CH5        (0x6UL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1061:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_QEI0_A          (0xCUL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1062:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_SC0_nCD         (0xAUL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1063:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_SC1_nCD         (0xBUL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1064:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_SD1_DAT0        (0xEUL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1065:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_SPI1_CLK        (0x5UL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1066:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_TAMPER0         (0x1UL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1067:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF2MFP_TM2_EXT         (0x4UL<<SYS_GPF_MFPL_PF2MFP_Pos)    /*!< GPF_MFPL PF2 s
1068:../system/include/DEVICE/sys.h **** 
1069:../system/include/DEVICE/sys.h **** //PF.3 MFP
1070:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF3MFP_GPIO            (0x0UL<<SYS_GPF_MFPL_PF3MFP_Pos)    /*!< GPF_MFPL PF3 s
1071:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF3MFP_I2C1_SCL        (0x3UL<<SYS_GPF_MFPL_PF3MFP_Pos)    /*!< GPF_MFPL PF3 s
1072:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF3MFP_PWM1_CH4        (0x6UL<<SYS_GPF_MFPL_PF3MFP_Pos)    /*!< GPF_MFPL PF3 s
1073:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF3MFP_XT1_OUT         (0x1UL<<SYS_GPF_MFPL_PF3MFP_Pos)    /*!< GPF_MFPL PF3 s
1074:../system/include/DEVICE/sys.h **** 
1075:../system/include/DEVICE/sys.h **** //PF.4 MFP
1076:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF4MFP_GPIO            (0x0UL<<SYS_GPF_MFPL_PF4MFP_Pos)    /*!< GPF_MFPL PF4 s
1077:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF4MFP_I2C1_SDA        (0x3UL<<SYS_GPF_MFPL_PF4MFP_Pos)    /*!< GPF_MFPL PF4 s
1078:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF4MFP_PWM1_CH5        (0x6UL<<SYS_GPF_MFPL_PF4MFP_Pos)    /*!< GPF_MFPL PF4 s
1079:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF4MFP_XT1_IN          (0x1UL<<SYS_GPF_MFPL_PF4MFP_Pos)    /*!< GPF_MFPL PF4 s
1080:../system/include/DEVICE/sys.h **** 
1081:../system/include/DEVICE/sys.h **** //PF.5 MFP
1082:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF5MFP_BPWM1_CH0       (0xDUL<<SYS_GPF_MFPL_PF5MFP_Pos)    /*!< GPF_MFPL PF5 s
1083:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF5MFP_GPIO            (0x0UL<<SYS_GPF_MFPL_PF5MFP_Pos)    /*!< GPF_MFPL PF5 s
1084:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF5MFP_I2C0_SCL        (0x4UL<<SYS_GPF_MFPL_PF5MFP_Pos)    /*!< GPF_MFPL PF5 s
1085:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF5MFP_ICE_CLK         (0x1UL<<SYS_GPF_MFPL_PF5MFP_Pos)    /*!< GPF_MFPL PF5 s
1086:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF5MFP_SC0_DAT         (0x5UL<<SYS_GPF_MFPL_PF5MFP_Pos)    /*!< GPF_MFPL PF5 s
1087:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF5MFP_SD0_nCD         (0xBUL<<SYS_GPF_MFPL_PF5MFP_Pos)    /*!< GPF_MFPL PF5 s
1088:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF5MFP_UART0_RXD       (0x3UL<<SYS_GPF_MFPL_PF5MFP_Pos)    /*!< GPF_MFPL PF5 s
1089:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF5MFP_UART3_TXD       (0x2UL<<SYS_GPF_MFPL_PF5MFP_Pos)    /*!< GPF_MFPL PF5 s
1090:../system/include/DEVICE/sys.h **** 
1091:../system/include/DEVICE/sys.h **** //PF.6 MFP
1092:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF6MFP_BPWM1_CH1       (0xDUL<<SYS_GPF_MFPL_PF6MFP_Pos)    /*!< GPF_MFPL PF6 s
1093:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF6MFP_GPIO            (0x0UL<<SYS_GPF_MFPL_PF6MFP_Pos)    /*!< GPF_MFPL PF6 s
1094:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF6MFP_I2C0_SDA        (0x4UL<<SYS_GPF_MFPL_PF6MFP_Pos)    /*!< GPF_MFPL PF6 s
1095:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF6MFP_ICE_DAT         (0x1UL<<SYS_GPF_MFPL_PF6MFP_Pos)    /*!< GPF_MFPL PF6 s
1096:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF6MFP_SC0_CLK         (0x5UL<<SYS_GPF_MFPL_PF6MFP_Pos)    /*!< GPF_MFPL PF6 s
1097:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF6MFP_SD0_CMD         (0xBUL<<SYS_GPF_MFPL_PF6MFP_Pos)    /*!< GPF_MFPL PF6 s
1098:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF6MFP_UART0_TXD       (0x3UL<<SYS_GPF_MFPL_PF6MFP_Pos)    /*!< GPF_MFPL PF6 s
1099:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF6MFP_UART3_RXD       (0x2UL<<SYS_GPF_MFPL_PF6MFP_Pos)    /*!< GPF_MFPL PF6 s
1100:../system/include/DEVICE/sys.h **** 
1101:../system/include/DEVICE/sys.h **** //PF.7 MFP
1102:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_EBI_ADR16       (0x7UL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1103:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_EBI_ALE         (0x9UL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1104:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_ECAP1_IC1       (0xDUL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1105:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_GPIO            (0x0UL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1106:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_INT4            (0x8UL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1107:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_PWM1_CH0        (0x6UL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1108:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_QEI0_B          (0xCUL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1109:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_SC2_nCD         (0xAUL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1110:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_SD0_DAT0        (0xEUL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1111:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_SPI1_MISO       (0x5UL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1112:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_SPI2_I2SMCLK    (0x2UL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1113:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_TAMPER1         (0x1UL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1114:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_TM1_EXT         (0x4UL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1115:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_UART3_TXD       (0x3UL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1116:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPL_PF7MFP_USCI0_CLK       (0xBUL<<SYS_GPF_MFPL_PF7MFP_Pos)    /*!< GPF_MFPL PF7 s
1117:../system/include/DEVICE/sys.h **** 
1118:../system/include/DEVICE/sys.h **** //PF.8 MFP
1119:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF8MFP_ECAP1_IC0       (0xDUL<<SYS_GPF_MFPH_PF8MFP_Pos)    /*!< GPF_MFPH PF8 s
1120:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF8MFP_GPIO            (0x0UL<<SYS_GPF_MFPH_PF8MFP_Pos)    /*!< GPF_MFPH PF8 s
1121:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF8MFP_INT3            (0x8UL<<SYS_GPF_MFPH_PF8MFP_Pos)    /*!< GPF_MFPH PF8 s
1122:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF8MFP_PWM1_BRAKE1     (0x5UL<<SYS_GPF_MFPH_PF8MFP_Pos)    /*!< GPF_MFPH PF8 s
1123:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF8MFP_QEI0_INDEX      (0xCUL<<SYS_GPF_MFPH_PF8MFP_Pos)    /*!< GPF_MFPH PF8 s
1124:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF8MFP_SPI2_CLK        (0x2UL<<SYS_GPF_MFPH_PF8MFP_Pos)    /*!< GPF_MFPH PF8 s
1125:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF8MFP_TAMPER2         (0x1UL<<SYS_GPF_MFPH_PF8MFP_Pos)    /*!< GPF_MFPH PF8 s
1126:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF8MFP_TM0_EXT         (0x4UL<<SYS_GPF_MFPH_PF8MFP_Pos)    /*!< GPF_MFPH PF8 s
1127:../system/include/DEVICE/sys.h **** 
1128:../system/include/DEVICE/sys.h **** //PF.9 MFP
1129:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_EADC0_ST        (0x9UL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1130:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_EBI_ADR16       (0x7UL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1131:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_ECAP0_IC2       (0xDUL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1132:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_GPIO            (0x0UL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1133:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_INT2            (0x8UL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1134:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_PWM1_BRAKE0     (0x5UL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1135:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_PWM1_CH0        (0x6UL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1136:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_QEI1_INDEX      (0xCUL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1137:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_SC1_RST         (0xBUL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1138:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_SD0_DAT0        (0xEUL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1139:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_SPI2_SS         (0x2UL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1140:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_TAMPER3         (0x1UL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1141:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_TM2             (0x4UL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1142:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF9MFP_UART3_TXD       (0x3UL<<SYS_GPF_MFPH_PF9MFP_Pos)    /*!< GPF_MFPH PF9 s
1143:../system/include/DEVICE/sys.h **** 
1144:../system/include/DEVICE/sys.h **** //PF.10 MFP
1145:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_EBI_ADR17      (0x7UL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1146:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_EBI_nRD        (0x9UL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1147:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_ECAP0_IC1      (0xDUL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1148:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_GPIO           (0x0UL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1149:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_I2C2_SCL       (0xAUL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1150:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_INT1           (0x8UL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1151:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_PWM0_BRAKE0    (0x5UL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1152:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_PWM1_CH1       (0x6UL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1153:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_QEI1_A         (0xCUL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1154:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_SC1_PWR        (0xBUL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1155:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_SPI2_MOSI      (0x2UL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1156:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_TAMPER4        (0x1UL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1157:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_TM1            (0x4UL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1158:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF10MFP_UART3_RXD      (0x3UL<<SYS_GPF_MFPH_PF10MFP_Pos)   /*!< GPF_MFPH PF10 
1159:../system/include/DEVICE/sys.h **** 
1160:../system/include/DEVICE/sys.h **** //PF.11 MFP
1161:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_EBI_ADR18      (0x7UL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1162:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_EBI_nWR        (0x9UL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1163:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_ECAP0_IC0      (0xDUL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1164:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_GPIO           (0x0UL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1165:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_I2C2_SDA       (0xAUL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1166:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_INT0           (0x8UL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1167:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_PWM0_BRAKE1    (0x5UL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1168:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_PWM1_CH2       (0x6UL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1169:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_QEI1_B         (0xCUL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1170:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_SC1_nCD        (0xBUL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1171:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_SPI2_MISO      (0x2UL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1172:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_TAMPER5        (0x1UL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1173:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_TM0            (0x4UL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1174:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF11MFP_UART3_nCTS     (0x3UL<<SYS_GPF_MFPH_PF11MFP_Pos)   /*!< GPF_MFPH PF11 
1175:../system/include/DEVICE/sys.h **** 
1176:../system/include/DEVICE/sys.h **** //PF.12 MFP
1177:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF12MFP_CAN0_TXD       (0x5UL<<SYS_GPF_MFPH_PF12MFP_Pos)   /*!< GPF_MFPH PF12 
1178:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF12MFP_GPIO           (0x0UL<<SYS_GPF_MFPH_PF12MFP_Pos)   /*!< GPF_MFPH PF12 
1179:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF12MFP_I2C0_SCL       (0x4UL<<SYS_GPF_MFPH_PF12MFP_Pos)   /*!< GPF_MFPH PF12 
1180:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF12MFP_PWM1_BRAKE0    (0xDUL<<SYS_GPF_MFPH_PF12MFP_Pos)   /*!< GPF_MFPH PF12 
1181:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF12MFP_SPI1_MISO      (0x2UL<<SYS_GPF_MFPH_PF12MFP_Pos)   /*!< GPF_MFPH PF12 
1182:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF12MFP_UART5_RXD      (0x3UL<<SYS_GPF_MFPH_PF12MFP_Pos)   /*!< GPF_MFPH PF12 
1183:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF12MFP_USB_OTG_ID     (0x1UL<<SYS_GPF_MFPH_PF12MFP_Pos)   /*!< GPF_MFPH PF12 
1184:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF12MFP_USCI1_CTL0     (0xCUL<<SYS_GPF_MFPH_PF12MFP_Pos)   /*!< GPF_MFPH PF12 
1185:../system/include/DEVICE/sys.h **** 
1186:../system/include/DEVICE/sys.h **** //PF.13 MFP
1187:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF13MFP_CAN0_RXD       (0x5UL<<SYS_GPF_MFPH_PF13MFP_Pos)   /*!< GPF_MFPH PF13 
1188:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF13MFP_GPIO           (0x0UL<<SYS_GPF_MFPH_PF13MFP_Pos)   /*!< GPF_MFPH PF13 
1189:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF13MFP_I2C0_SDA       (0x4UL<<SYS_GPF_MFPH_PF13MFP_Pos)   /*!< GPF_MFPH PF13 
1190:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF13MFP_SPI1_MOSI      (0x2UL<<SYS_GPF_MFPH_PF13MFP_Pos)   /*!< GPF_MFPH PF13 
1191:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF13MFP_UART5_TXD      (0x3UL<<SYS_GPF_MFPH_PF13MFP_Pos)   /*!< GPF_MFPH PF13 
1192:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF13MFP_USB_D_P        (0x1UL<<SYS_GPF_MFPH_PF13MFP_Pos)   /*!< GPF_MFPH PF13 
1193:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF13MFP_USCI1_DAT0     (0xCUL<<SYS_GPF_MFPH_PF13MFP_Pos)   /*!< GPF_MFPH PF13 
1194:../system/include/DEVICE/sys.h **** 
1195:../system/include/DEVICE/sys.h **** //PF.14 MFP
1196:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF14MFP_GPIO           (0x0UL<<SYS_GPF_MFPH_PF14MFP_Pos)   /*!< GPF_MFPH PF14 
1197:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF14MFP_I2C1_SCL       (0x4UL<<SYS_GPF_MFPH_PF14MFP_Pos)   /*!< GPF_MFPH PF14 
1198:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF14MFP_SPI1_SS        (0x2UL<<SYS_GPF_MFPH_PF14MFP_Pos)   /*!< GPF_MFPH PF14 
1199:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF14MFP_UART5_nCTS     (0x3UL<<SYS_GPF_MFPH_PF14MFP_Pos)   /*!< GPF_MFPH PF14 
1200:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF14MFP_USB_D_N        (0x1UL<<SYS_GPF_MFPH_PF14MFP_Pos)   /*!< GPF_MFPH PF14 
1201:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF14MFP_USCI1_DAT1     (0xCUL<<SYS_GPF_MFPH_PF14MFP_Pos)   /*!< GPF_MFPH PF14 
1202:../system/include/DEVICE/sys.h **** 
1203:../system/include/DEVICE/sys.h **** //PF.15 MFP
1204:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF15MFP_GPIO           (0x0UL<<SYS_GPF_MFPH_PF15MFP_Pos)   /*!< GPF_MFPH PF15 
1205:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF15MFP_I2C1_SDA       (0x4UL<<SYS_GPF_MFPH_PF15MFP_Pos)   /*!< GPF_MFPH PF15 
1206:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF15MFP_SPI1_CLK       (0x2UL<<SYS_GPF_MFPH_PF15MFP_Pos)   /*!< GPF_MFPH PF15 
1207:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF15MFP_UART5_nRTS     (0x3UL<<SYS_GPF_MFPH_PF15MFP_Pos)   /*!< GPF_MFPH PF15 
1208:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF15MFP_USB_VBUS       (0x1UL<<SYS_GPF_MFPH_PF15MFP_Pos)   /*!< GPF_MFPH PF15 
1209:../system/include/DEVICE/sys.h **** #define SYS_GPF_MFPH_PF15MFP_USCI1_CLK      (0xCUL<<SYS_GPF_MFPH_PF15MFP_Pos)   /*!< GPF_MFPH PF15 
1210:../system/include/DEVICE/sys.h **** 
1211:../system/include/DEVICE/sys.h **** //PG.1 MFP
1212:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG1MFP_EBI_AD7         (0x7UL<<SYS_GPG_MFPL_PG1MFP_Pos)    /*!< GPG_MFPL PG1 s
1213:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG1MFP_GPIO            (0x0UL<<SYS_GPG_MFPL_PG1MFP_Pos)    /*!< GPG_MFPL PG1 s
1214:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG1MFP_LCD_SEG23       (0xFUL<<SYS_GPG_MFPL_PG1MFP_Pos)    /*!< GPG_MFPL PG1 s
1215:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG1MFP_PWM1_CH2        (0x6UL<<SYS_GPG_MFPL_PG1MFP_Pos)    /*!< GPG_MFPL PG1 s
1216:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG1MFP_SPI0_MISO0      (0x2UL<<SYS_GPG_MFPL_PG1MFP_Pos)    /*!< GPG_MFPL PG1 s
1217:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG1MFP_TM2             (0xBUL<<SYS_GPG_MFPL_PG1MFP_Pos)    /*!< GPG_MFPL PG1 s
1218:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG1MFP_UART2_RXD       (0x3UL<<SYS_GPG_MFPL_PG1MFP_Pos)    /*!< GPG_MFPL PG1 s
1219:../system/include/DEVICE/sys.h **** 
1220:../system/include/DEVICE/sys.h **** //PG.2 MFP
1221:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG2MFP_EBI_AD6         (0x7UL<<SYS_GPG_MFPL_PG2MFP_Pos)    /*!< GPG_MFPL PG2 s
1222:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG2MFP_GPIO            (0x0UL<<SYS_GPG_MFPL_PG2MFP_Pos)    /*!< GPG_MFPL PG2 s
1223:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG2MFP_INT3            (0x8UL<<SYS_GPG_MFPL_PG2MFP_Pos)    /*!< GPG_MFPL PG2 s
1224:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG2MFP_LCD_SEG24       (0xFUL<<SYS_GPG_MFPL_PG2MFP_Pos)    /*!< GPG_MFPL PG2 s
1225:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG2MFP_PWM1_CH3        (0x6UL<<SYS_GPG_MFPL_PG2MFP_Pos)    /*!< GPG_MFPL PG2 s
1226:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG2MFP_SPI0_MOSI0      (0x2UL<<SYS_GPG_MFPL_PG2MFP_Pos)    /*!< GPG_MFPL PG2 s
1227:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG2MFP_TM3_EXT         (0xBUL<<SYS_GPG_MFPL_PG2MFP_Pos)    /*!< GPG_MFPL PG2 s
1228:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG2MFP_UART2_TXD       (0x3UL<<SYS_GPG_MFPL_PG2MFP_Pos)    /*!< GPG_MFPL PG2 s
1229:../system/include/DEVICE/sys.h **** 
1230:../system/include/DEVICE/sys.h **** //PG.3 MFP
1231:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG3MFP_EBI_AD5         (0x7UL<<SYS_GPG_MFPL_PG3MFP_Pos)    /*!< GPG_MFPL PG3 s
1232:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG3MFP_GPIO            (0x0UL<<SYS_GPG_MFPL_PG3MFP_Pos)    /*!< GPG_MFPL PG3 s
1233:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG3MFP_INT4            (0x8UL<<SYS_GPG_MFPL_PG3MFP_Pos)    /*!< GPG_MFPL PG3 s
1234:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG3MFP_PWM1_CH4        (0x6UL<<SYS_GPG_MFPL_PG3MFP_Pos)    /*!< GPG_MFPL PG3 s
1235:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG3MFP_SPI0_CLK        (0x2UL<<SYS_GPG_MFPL_PG3MFP_Pos)    /*!< GPG_MFPL PG3 s
1236:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG3MFP_TM3             (0xBUL<<SYS_GPG_MFPL_PG3MFP_Pos)    /*!< GPG_MFPL PG3 s
1237:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG3MFP_UART2_nCTS      (0x3UL<<SYS_GPG_MFPL_PG3MFP_Pos)    /*!< GPG_MFPL PG3 s
1238:../system/include/DEVICE/sys.h **** 
1239:../system/include/DEVICE/sys.h **** //PG.4 MFP
1240:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG4MFP_EBI_AD4         (0x7UL<<SYS_GPG_MFPL_PG4MFP_Pos)    /*!< GPG_MFPL PG4 s
1241:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG4MFP_GPIO            (0x0UL<<SYS_GPG_MFPL_PG4MFP_Pos)    /*!< GPG_MFPL PG4 s
1242:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG4MFP_INT5            (0x8UL<<SYS_GPG_MFPL_PG4MFP_Pos)    /*!< GPG_MFPL PG4 s
1243:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG4MFP_PWM1_CH5        (0x6UL<<SYS_GPG_MFPL_PG4MFP_Pos)    /*!< GPG_MFPL PG4 s
1244:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG4MFP_SPI0_SS         (0x2UL<<SYS_GPG_MFPL_PG4MFP_Pos)    /*!< GPG_MFPL PG4 s
1245:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG4MFP_UART2_nRTS      (0x3UL<<SYS_GPG_MFPL_PG4MFP_Pos)    /*!< GPG_MFPL PG4 s
1246:../system/include/DEVICE/sys.h **** 
1247:../system/include/DEVICE/sys.h **** //PG.5 MFP
1248:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG5MFP_GPIO            (0x0UL<<SYS_GPG_MFPL_PG5MFP_Pos)    /*!< GPG_MFPL PG5 s
1249:../system/include/DEVICE/sys.h **** 
1250:../system/include/DEVICE/sys.h **** //PG.7 MFP
1251:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG7MFP_EBI_nRD         (0x7UL<<SYS_GPG_MFPL_PG7MFP_Pos)    /*!< GPG_MFPL PG7 s
1252:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG7MFP_GPIO            (0x0UL<<SYS_GPG_MFPL_PG7MFP_Pos)    /*!< GPG_MFPL PG7 s
1253:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG7MFP_LCD_SEG0        (0xFUL<<SYS_GPG_MFPL_PG7MFP_Pos)    /*!< GPG_MFPL PG7 s
1254:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG7MFP_SC1_CLK         (0xBUL<<SYS_GPG_MFPL_PG7MFP_Pos)    /*!< GPG_MFPL PG7 s
1255:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG7MFP_SD0_CLK         (0xEUL<<SYS_GPG_MFPL_PG7MFP_Pos)    /*!< GPG_MFPL PG7 s
1256:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG7MFP_UART0_RXD       (0x3UL<<SYS_GPG_MFPL_PG7MFP_Pos)    /*!< GPG_MFPL PG7 s
1257:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPL_PG7MFP_USCI0_DAT0      (0xCUL<<SYS_GPG_MFPL_PG7MFP_Pos)    /*!< GPG_MFPL PG7 s
1258:../system/include/DEVICE/sys.h **** 
1259:../system/include/DEVICE/sys.h **** //PG.8 MFP
1260:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG8MFP_EBI_nWR         (0x7UL<<SYS_GPG_MFPH_PG8MFP_Pos)    /*!< GPG_MFPH PG8 s
1261:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG8MFP_GPIO            (0x0UL<<SYS_GPG_MFPH_PG8MFP_Pos)    /*!< GPG_MFPH PG8 s
1262:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG8MFP_LCD_SEG1        (0xFUL<<SYS_GPG_MFPH_PG8MFP_Pos)    /*!< GPG_MFPH PG8 s
1263:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG8MFP_SC1_DAT         (0xBUL<<SYS_GPG_MFPH_PG8MFP_Pos)    /*!< GPG_MFPH PG8 s
1264:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG8MFP_SD0_DAT3        (0xEUL<<SYS_GPG_MFPH_PG8MFP_Pos)    /*!< GPG_MFPH PG8 s
1265:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG8MFP_SPI1_SS         (0x1UL<<SYS_GPG_MFPH_PG8MFP_Pos)    /*!< GPG_MFPH PG8 s
1266:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG8MFP_UART0_TXD       (0x3UL<<SYS_GPG_MFPH_PG8MFP_Pos)    /*!< GPG_MFPH PG8 s
1267:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG8MFP_USCI0_DAT1      (0xCUL<<SYS_GPG_MFPH_PG8MFP_Pos)    /*!< GPG_MFPH PG8 s
1268:../system/include/DEVICE/sys.h **** 
1269:../system/include/DEVICE/sys.h **** //PG.9 MFP
1270:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG9MFP_GPIO            (0x0UL<<SYS_GPG_MFPH_PG9MFP_Pos)    /*!< GPG_MFPH PG9 s
1271:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG9MFP_LCD_SEG30       (0xFUL<<SYS_GPG_MFPH_PG9MFP_Pos)    /*!< GPG_MFPH PG9 s
1272:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG9MFP_QEI0_A          (0xCUL<<SYS_GPG_MFPH_PG9MFP_Pos)    /*!< GPG_MFPH PG9 s
1273:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG9MFP_UART5_RXD       (0x6UL<<SYS_GPG_MFPH_PG9MFP_Pos)    /*!< GPG_MFPH PG9 s
1274:../system/include/DEVICE/sys.h **** 
1275:../system/include/DEVICE/sys.h **** //PG.10 MFP
1276:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG10MFP_GPIO           (0x0UL<<SYS_GPG_MFPH_PG10MFP_Pos)   /*!< GPG_MFPH PG10 
1277:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG10MFP_LCD_SEG31      (0xFUL<<SYS_GPG_MFPH_PG10MFP_Pos)   /*!< GPG_MFPH PG10 
1278:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG10MFP_QEI0_B         (0xCUL<<SYS_GPG_MFPH_PG10MFP_Pos)   /*!< GPG_MFPH PG10 
1279:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG10MFP_UART5_TXD      (0x6UL<<SYS_GPG_MFPH_PG10MFP_Pos)   /*!< GPG_MFPH PG10 
1280:../system/include/DEVICE/sys.h **** 
1281:../system/include/DEVICE/sys.h **** //PG.11 MFP
1282:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG11MFP_GPIO           (0x0UL<<SYS_GPG_MFPH_PG11MFP_Pos)   /*!< GPG_MFPH PG11 
1283:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG11MFP_LCD_SEG32      (0xFUL<<SYS_GPG_MFPH_PG11MFP_Pos)   /*!< GPG_MFPH PG11 
1284:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG11MFP_QEI0_INDEX     (0xCUL<<SYS_GPG_MFPH_PG11MFP_Pos)   /*!< GPG_MFPH PG11 
1285:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG11MFP_UART5_nCTS     (0x6UL<<SYS_GPG_MFPH_PG11MFP_Pos)   /*!< GPG_MFPH PG11 
1286:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG11MFP_USB_VBUS_ST    (0xBUL<<SYS_GPG_MFPH_PG11MFP_Pos)   /*!< GPG_MFPH PG11 
1287:../system/include/DEVICE/sys.h **** 
1288:../system/include/DEVICE/sys.h **** //PG.12 MFP
1289:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG12MFP_GPIO           (0x0UL<<SYS_GPG_MFPH_PG12MFP_Pos)   /*!< GPG_MFPH PG12 
1290:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG12MFP_LCD_SEG33      (0xFUL<<SYS_GPG_MFPH_PG12MFP_Pos)   /*!< GPG_MFPH PG12 
1291:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG12MFP_UART5_nRTS     (0x6UL<<SYS_GPG_MFPH_PG12MFP_Pos)   /*!< GPG_MFPH PG12 
1292:../system/include/DEVICE/sys.h **** #define SYS_GPG_MFPH_PG12MFP_USB_VBUS_EN    (0xBUL<<SYS_GPG_MFPH_PG12MFP_Pos)   /*!< GPG_MFPH PG12 
1293:../system/include/DEVICE/sys.h **** 
1294:../system/include/DEVICE/sys.h **** 
1295:../system/include/DEVICE/sys.h **** 
1296:../system/include/DEVICE/sys.h **** 
1297:../system/include/DEVICE/sys.h **** /*@}*/ /* end of group SYS_EXPORTED_CONSTANTS */
1298:../system/include/DEVICE/sys.h **** 
1299:../system/include/DEVICE/sys.h **** /** @addtogroup SYS_EXPORTED_FUNCTIONS SYS Exported Functions
1300:../system/include/DEVICE/sys.h ****   @{
1301:../system/include/DEVICE/sys.h **** */
1302:../system/include/DEVICE/sys.h **** 
1303:../system/include/DEVICE/sys.h **** 
1304:../system/include/DEVICE/sys.h **** /**
1305:../system/include/DEVICE/sys.h ****   * @brief      Clear Brown-out detector interrupt flag
1306:../system/include/DEVICE/sys.h ****   * @param      None
1307:../system/include/DEVICE/sys.h ****   * @return     None
1308:../system/include/DEVICE/sys.h ****   * @details    This macro clear Brown-out detector interrupt flag.
1309:../system/include/DEVICE/sys.h ****   */
1310:../system/include/DEVICE/sys.h **** #define SYS_CLEAR_BOD_INT_FLAG()        (SYS->BODCTL |= SYS_BODCTL_BODIF_Msk)
1311:../system/include/DEVICE/sys.h **** 
1312:../system/include/DEVICE/sys.h **** /**
1313:../system/include/DEVICE/sys.h ****   * @brief      Set Brown-out detector function to normal mode
1314:../system/include/DEVICE/sys.h ****   * @param      None
1315:../system/include/DEVICE/sys.h ****   * @return     None
1316:../system/include/DEVICE/sys.h ****   * @details    This macro set Brown-out detector to normal mode.
1317:../system/include/DEVICE/sys.h ****   *             The register write-protection function should be disabled before using this macro.
1318:../system/include/DEVICE/sys.h ****   */
1319:../system/include/DEVICE/sys.h **** #define SYS_CLEAR_BOD_LPM()             (SYS->BODCTL &= ~SYS_BODCTL_BODLPM_Msk)
1320:../system/include/DEVICE/sys.h **** 
1321:../system/include/DEVICE/sys.h **** /**
1322:../system/include/DEVICE/sys.h ****   * @brief      Disable Brown-out detector function
1323:../system/include/DEVICE/sys.h ****   * @param      None
1324:../system/include/DEVICE/sys.h ****   * @return     None
1325:../system/include/DEVICE/sys.h ****   * @details    This macro disable Brown-out detector function.
1326:../system/include/DEVICE/sys.h ****   *             The register write-protection function should be disabled before using this macro.
1327:../system/include/DEVICE/sys.h ****   */
1328:../system/include/DEVICE/sys.h **** #define SYS_DISABLE_BOD()               (SYS->BODCTL &= ~SYS_BODCTL_BODEN_Msk)
1329:../system/include/DEVICE/sys.h **** 
1330:../system/include/DEVICE/sys.h **** /**
1331:../system/include/DEVICE/sys.h ****   * @brief      Enable Brown-out detector function
1332:../system/include/DEVICE/sys.h ****   * @param      None
1333:../system/include/DEVICE/sys.h ****   * @return     None
1334:../system/include/DEVICE/sys.h ****   * @details    This macro enable Brown-out detector function.
1335:../system/include/DEVICE/sys.h ****   *             The register write-protection function should be disabled before using this macro.
1336:../system/include/DEVICE/sys.h ****   */
1337:../system/include/DEVICE/sys.h **** #define SYS_ENABLE_BOD()                (SYS->BODCTL |= SYS_BODCTL_BODEN_Msk)
1338:../system/include/DEVICE/sys.h **** 
1339:../system/include/DEVICE/sys.h **** /**
1340:../system/include/DEVICE/sys.h ****   * @brief      Get Brown-out detector interrupt flag
1341:../system/include/DEVICE/sys.h ****   * @param      None
1342:../system/include/DEVICE/sys.h ****   * @retval     0   Brown-out detect interrupt flag is not set.
1343:../system/include/DEVICE/sys.h ****   * @retval     >=1 Brown-out detect interrupt flag is set.
1344:../system/include/DEVICE/sys.h ****   * @details    This macro get Brown-out detector interrupt flag.
1345:../system/include/DEVICE/sys.h ****   */
1346:../system/include/DEVICE/sys.h **** #define SYS_GET_BOD_INT_FLAG()          (SYS->BODCTL & SYS_BODCTL_BODIF_Msk)
1347:../system/include/DEVICE/sys.h **** 
1348:../system/include/DEVICE/sys.h **** /**
1349:../system/include/DEVICE/sys.h ****   * @brief      Get Brown-out detector status
1350:../system/include/DEVICE/sys.h ****   * @param      None
1351:../system/include/DEVICE/sys.h ****   * @retval     0   System voltage is higher than BOD threshold voltage setting or BOD function is 
1352:../system/include/DEVICE/sys.h ****   * @retval     >=1 System voltage is lower than BOD threshold voltage setting.
1353:../system/include/DEVICE/sys.h ****   * @details    This macro get Brown-out detector output status.
1354:../system/include/DEVICE/sys.h ****   *             If the BOD function is disabled, this function always return 0.
1355:../system/include/DEVICE/sys.h ****   */
1356:../system/include/DEVICE/sys.h **** #define SYS_GET_BOD_OUTPUT()            (SYS->BODCTL & SYS_BODCTL_BODOUT_Msk)
1357:../system/include/DEVICE/sys.h **** 
1358:../system/include/DEVICE/sys.h **** /**
1359:../system/include/DEVICE/sys.h ****   * @brief      Enable Brown-out detector interrupt function
1360:../system/include/DEVICE/sys.h ****   * @param      None
1361:../system/include/DEVICE/sys.h ****   * @return     None
1362:../system/include/DEVICE/sys.h ****   * @details    This macro enable Brown-out detector interrupt function.
1363:../system/include/DEVICE/sys.h ****   *             The register write-protection function should be disabled before using this macro.
1364:../system/include/DEVICE/sys.h ****   */
1365:../system/include/DEVICE/sys.h **** #define SYS_DISABLE_BOD_RST()           (SYS->BODCTL &= ~SYS_BODCTL_BODRSTEN_Msk)
1366:../system/include/DEVICE/sys.h **** 
1367:../system/include/DEVICE/sys.h **** /**
1368:../system/include/DEVICE/sys.h ****   * @brief      Enable Brown-out detector reset function
1369:../system/include/DEVICE/sys.h ****   * @param      None
1370:../system/include/DEVICE/sys.h ****   * @return     None
1371:../system/include/DEVICE/sys.h ****   * @details    This macro enable Brown-out detect reset function.
1372:../system/include/DEVICE/sys.h ****   *             The register write-protection function should be disabled before using this macro.
1373:../system/include/DEVICE/sys.h ****   */
1374:../system/include/DEVICE/sys.h **** #define SYS_ENABLE_BOD_RST()            (SYS->BODCTL |= SYS_BODCTL_BODRSTEN_Msk)
1375:../system/include/DEVICE/sys.h **** 
1376:../system/include/DEVICE/sys.h **** /**
1377:../system/include/DEVICE/sys.h ****   * @brief      Set Brown-out detector function low power mode
1378:../system/include/DEVICE/sys.h ****   * @param      None
1379:../system/include/DEVICE/sys.h ****   * @return     None
1380:../system/include/DEVICE/sys.h ****   * @details    This macro set Brown-out detector to low power mode.
1381:../system/include/DEVICE/sys.h ****   *             The register write-protection function should be disabled before using this macro.
1382:../system/include/DEVICE/sys.h ****   */
1383:../system/include/DEVICE/sys.h **** #define SYS_SET_BOD_LPM()               (SYS->BODCTL |= SYS_BODCTL_BODLPM_Msk)
1384:../system/include/DEVICE/sys.h **** 
1385:../system/include/DEVICE/sys.h **** /**
1386:../system/include/DEVICE/sys.h ****   * @brief      Set Brown-out detector voltage level
1387:../system/include/DEVICE/sys.h ****   * @param[in]  u32Level is Brown-out voltage level. Including :
1388:../system/include/DEVICE/sys.h ****   *             - \ref SYS_BODCTL_BODVL_4_5V
1389:../system/include/DEVICE/sys.h ****   *             - \ref SYS_BODCTL_BODVL_3_7V
1390:../system/include/DEVICE/sys.h ****   *             - \ref SYS_BODCTL_BODVL_2_7V
1391:../system/include/DEVICE/sys.h ****   *             - \ref SYS_BODCTL_BODVL_2_2V
1392:../system/include/DEVICE/sys.h ****   * @return     None
1393:../system/include/DEVICE/sys.h ****   * @details    This macro set Brown-out detector voltage level.
1394:../system/include/DEVICE/sys.h ****   *             The write-protection function should be disabled before using this macro.
1395:../system/include/DEVICE/sys.h ****   */
1396:../system/include/DEVICE/sys.h **** #define SYS_SET_BOD_LEVEL(u32Level)     (SYS->BODCTL = (SYS->BODCTL & ~SYS_BODCTL_BODVL_Msk) | (u32
1397:../system/include/DEVICE/sys.h **** 
1398:../system/include/DEVICE/sys.h **** /**
1399:../system/include/DEVICE/sys.h ****   * @brief      Get reset source is from Brown-out detector reset
1400:../system/include/DEVICE/sys.h ****   * @param      None
1401:../system/include/DEVICE/sys.h ****   * @retval     0   Previous reset source is not from Brown-out detector reset
1402:../system/include/DEVICE/sys.h ****   * @retval     >=1 Previous reset source is from Brown-out detector reset
1403:../system/include/DEVICE/sys.h ****   * @details    This macro get previous reset source is from Brown-out detect reset or not.
1404:../system/include/DEVICE/sys.h ****   */
1405:../system/include/DEVICE/sys.h **** #define SYS_IS_BOD_RST()                (SYS->RSTSTS & SYS_RSTSTS_BODRF_Msk)
1406:../system/include/DEVICE/sys.h **** 
1407:../system/include/DEVICE/sys.h **** /**
1408:../system/include/DEVICE/sys.h ****   * @brief      Get reset source is from CPU reset
1409:../system/include/DEVICE/sys.h ****   * @param      None
1410:../system/include/DEVICE/sys.h ****   * @retval     0   Previous reset source is not from CPU reset
1411:../system/include/DEVICE/sys.h ****   * @retval     >=1 Previous reset source is from CPU reset
1412:../system/include/DEVICE/sys.h ****   * @details    This macro get previous reset source is from CPU reset.
1413:../system/include/DEVICE/sys.h ****   */
1414:../system/include/DEVICE/sys.h **** #define SYS_IS_CPU_RST()                (SYS->RSTSTS & SYS_RSTSTS_CPURF_Msk)
1415:../system/include/DEVICE/sys.h **** 
1416:../system/include/DEVICE/sys.h **** /**
1417:../system/include/DEVICE/sys.h ****   * @brief      Get reset source is from LVR Reset
1418:../system/include/DEVICE/sys.h ****   * @param      None     
1419:../system/include/DEVICE/sys.h ****   * @retval     0   Previous reset source is not from Low-Voltage-Reset
1420:../system/include/DEVICE/sys.h ****   * @retval     >=1 Previous reset source is from Low-Voltage-Reset
1421:../system/include/DEVICE/sys.h ****   * @details    This macro get previous reset source is from Low-Voltage-Reset.   
1422:../system/include/DEVICE/sys.h ****   */
1423:../system/include/DEVICE/sys.h **** #define SYS_IS_LVR_RST()                (SYS->RSTSTS & SYS_RSTSTS_LVRF_Msk)
1424:../system/include/DEVICE/sys.h **** 
1425:../system/include/DEVICE/sys.h **** /**
1426:../system/include/DEVICE/sys.h ****   * @brief      Get reset source is from Power-on Reset
1427:../system/include/DEVICE/sys.h ****   * @param      None
1428:../system/include/DEVICE/sys.h ****   * @retval     0   Previous reset source is not from Power-on Reset
1429:../system/include/DEVICE/sys.h ****   * @retval     >=1 Previous reset source is from Power-on Reset
1430:../system/include/DEVICE/sys.h ****   * @details    This macro get previous reset source is from Power-on Reset.
1431:../system/include/DEVICE/sys.h ****   */
1432:../system/include/DEVICE/sys.h **** #define SYS_IS_POR_RST()                (SYS->RSTSTS & SYS_RSTSTS_PORF_Msk)
1433:../system/include/DEVICE/sys.h **** 
1434:../system/include/DEVICE/sys.h **** /**
1435:../system/include/DEVICE/sys.h ****   * @brief      Get reset source is from reset pin reset
1436:../system/include/DEVICE/sys.h ****   * @param      None
1437:../system/include/DEVICE/sys.h ****   * @retval     0   Previous reset source is not from reset pin reset
1438:../system/include/DEVICE/sys.h ****   * @retval     >=1 Previous reset source is from reset pin reset
1439:../system/include/DEVICE/sys.h ****   * @details    This macro get previous reset source is from reset pin reset.
1440:../system/include/DEVICE/sys.h ****   */
1441:../system/include/DEVICE/sys.h **** #define SYS_IS_RSTPIN_RST()             (SYS->RSTSTS & SYS_RSTSTS_PINRF_Msk)
1442:../system/include/DEVICE/sys.h **** 
1443:../system/include/DEVICE/sys.h **** /**
1444:../system/include/DEVICE/sys.h ****   * @brief      Get reset source is from system reset
1445:../system/include/DEVICE/sys.h ****   * @param      None
1446:../system/include/DEVICE/sys.h ****   * @retval     0   Previous reset source is not from system reset
1447:../system/include/DEVICE/sys.h ****   * @retval     >=1 Previous reset source is from system reset
1448:../system/include/DEVICE/sys.h ****   * @details    This macro get previous reset source is from system reset.
1449:../system/include/DEVICE/sys.h ****   */
1450:../system/include/DEVICE/sys.h **** #define SYS_IS_SYSTEM_RST()             (SYS->RSTSTS & SYS_RSTSTS_MCURF_Msk)
1451:../system/include/DEVICE/sys.h **** 
1452:../system/include/DEVICE/sys.h **** /**
1453:../system/include/DEVICE/sys.h ****   * @brief      Get reset source is from window watch dog reset
1454:../system/include/DEVICE/sys.h ****   * @param      None
1455:../system/include/DEVICE/sys.h ****   * @retval     0   Previous reset source is not from window watch dog reset
1456:../system/include/DEVICE/sys.h ****   * @retval     >=1 Previous reset source is from window watch dog reset
1457:../system/include/DEVICE/sys.h ****   * @details    This macro get previous reset source is from window watch dog reset.
1458:../system/include/DEVICE/sys.h ****   */
1459:../system/include/DEVICE/sys.h **** #define SYS_IS_WDT_RST()                (SYS->RSTSTS & SYS_RSTSTS_WDTRF_Msk)
1460:../system/include/DEVICE/sys.h **** 
1461:../system/include/DEVICE/sys.h **** /**
1462:../system/include/DEVICE/sys.h ****   * @brief      Disable Low-Voltage-Reset function
1463:../system/include/DEVICE/sys.h ****   * @param      None
1464:../system/include/DEVICE/sys.h ****   * @return     None
1465:../system/include/DEVICE/sys.h ****   * @details    This macro disable Low-Voltage-Reset function.
1466:../system/include/DEVICE/sys.h ****   *             The register write-protection function should be disabled before using this macro.
1467:../system/include/DEVICE/sys.h ****   */
1468:../system/include/DEVICE/sys.h **** #define SYS_DISABLE_LVR()               (SYS->BODCTL &= ~SYS_BODCTL_LVREN_Msk)
1469:../system/include/DEVICE/sys.h **** 
1470:../system/include/DEVICE/sys.h **** /**
1471:../system/include/DEVICE/sys.h ****   * @brief      Enable Low-Voltage-Reset function
1472:../system/include/DEVICE/sys.h ****   * @param      None
1473:../system/include/DEVICE/sys.h ****   * @return     None
1474:../system/include/DEVICE/sys.h ****   * @details    This macro enable Low-Voltage-Reset function.
1475:../system/include/DEVICE/sys.h ****   *             The register write-protection function should be disabled before using this macro.
1476:../system/include/DEVICE/sys.h ****   */
1477:../system/include/DEVICE/sys.h **** #define SYS_ENABLE_LVR()                (SYS->BODCTL |= SYS_BODCTL_LVREN_Msk)
1478:../system/include/DEVICE/sys.h **** 
1479:../system/include/DEVICE/sys.h **** /**
1480:../system/include/DEVICE/sys.h ****   * @brief      Disable Power-on Reset function
1481:../system/include/DEVICE/sys.h ****   * @param      None
1482:../system/include/DEVICE/sys.h ****   * @return     None
1483:../system/include/DEVICE/sys.h ****   * @details    This macro disable Power-on Reset function.
1484:../system/include/DEVICE/sys.h ****   *             The register write-protection function should be disabled before using this macro.
1485:../system/include/DEVICE/sys.h ****   */
1486:../system/include/DEVICE/sys.h **** #define SYS_DISABLE_POR()               (SYS->PORCTL = 0x5AA5)
1487:../system/include/DEVICE/sys.h **** 
1488:../system/include/DEVICE/sys.h **** /**
1489:../system/include/DEVICE/sys.h ****   * @brief      Enable Power-on Reset function
1490:../system/include/DEVICE/sys.h ****   * @param      None
1491:../system/include/DEVICE/sys.h ****   * @return     None
1492:../system/include/DEVICE/sys.h ****   * @details    This macro enable Power-on Reset function.
1493:../system/include/DEVICE/sys.h ****   *             The register write-protection function should be disabled before using this macro.
1494:../system/include/DEVICE/sys.h ****   */
1495:../system/include/DEVICE/sys.h **** #define SYS_ENABLE_POR()                (SYS->PORCTL = 0)
1496:../system/include/DEVICE/sys.h **** 
1497:../system/include/DEVICE/sys.h **** /**
1498:../system/include/DEVICE/sys.h ****   * @brief      Clear reset source flag
1499:../system/include/DEVICE/sys.h ****   * @param[in]  u32RstSrc is reset source. Including :
1500:../system/include/DEVICE/sys.h ****   *             - \ref SYS_RSTSTS_PORF_Msk
1501:../system/include/DEVICE/sys.h ****   *             - \ref SYS_RSTSTS_PINRF_Msk
1502:../system/include/DEVICE/sys.h ****   *             - \ref SYS_RSTSTS_WDTRF_Msk
1503:../system/include/DEVICE/sys.h ****   *             - \ref SYS_RSTSTS_LVRF_Msk
1504:../system/include/DEVICE/sys.h ****   *             - \ref SYS_RSTSTS_BODRF_Msk
1505:../system/include/DEVICE/sys.h ****   *             - \ref SYS_RSTSTS_MCURF_Msk
1506:../system/include/DEVICE/sys.h ****   *             - \ref SYS_RSTSTS_CPURF_Msk
1507:../system/include/DEVICE/sys.h ****   *             - \ref SYS_RSTSTS_CPULKRF_Msk  
1508:../system/include/DEVICE/sys.h ****   * @return     None
1509:../system/include/DEVICE/sys.h ****   * @details    This macro clear reset source flag.
1510:../system/include/DEVICE/sys.h ****   */
1511:../system/include/DEVICE/sys.h **** #define SYS_CLEAR_RST_SOURCE(u32RstSrc) ((SYS->RSTSTS) = (u32RstSrc) )
1512:../system/include/DEVICE/sys.h **** 
1513:../system/include/DEVICE/sys.h **** 
1514:../system/include/DEVICE/sys.h **** 
1515:../system/include/DEVICE/sys.h **** 
1516:../system/include/DEVICE/sys.h **** /**
1517:../system/include/DEVICE/sys.h ****   * @brief      Disable register write-protection function
1518:../system/include/DEVICE/sys.h ****   * @param      None
1519:../system/include/DEVICE/sys.h ****   * @return     None
1520:../system/include/DEVICE/sys.h ****   * @details    This function disable register write-protection function.
1521:../system/include/DEVICE/sys.h ****   *             To unlock the protected register to allow write access.
1522:../system/include/DEVICE/sys.h ****   */
1523:../system/include/DEVICE/sys.h **** __STATIC_INLINE void SYS_UnlockReg(void)
1524:../system/include/DEVICE/sys.h **** {
 246              		.loc 2 1524 0
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 0
 249              		@ frame_needed = 1, uses_anonymous_args = 0
 250 0000 80B5     		push	{r7, lr}
 251              	.LCFI6:
 252              		.cfi_def_cfa_offset 8
 253              		.cfi_offset 7, -8
 254              		.cfi_offset 14, -4
 255 0002 00AF     		add	r7, sp, #0
 256              	.LCFI7:
 257              		.cfi_def_cfa_register 7
 258              	.L13:
1525:../system/include/DEVICE/sys.h ****     do
1526:../system/include/DEVICE/sys.h ****     {
1527:../system/include/DEVICE/sys.h ****         SYS->REGLCTL = 0x59;
 259              		.loc 2 1527 0 discriminator 1
 260 0004 8023     		movs	r3, #128
 261 0006 DB05     		lsls	r3, r3, #23
 262 0008 40F20012 		movw	r2, #256
 263 000c 5921     		movs	r1, #89
 264 000e 9950     		str	r1, [r3, r2]
1528:../system/include/DEVICE/sys.h ****         SYS->REGLCTL = 0x16;
 265              		.loc 2 1528 0 discriminator 1
 266 0010 8023     		movs	r3, #128
 267 0012 DB05     		lsls	r3, r3, #23
 268 0014 40F20012 		movw	r2, #256
 269 0018 1621     		movs	r1, #22
 270 001a 9950     		str	r1, [r3, r2]
1529:../system/include/DEVICE/sys.h ****         SYS->REGLCTL = 0x88;
 271              		.loc 2 1529 0 discriminator 1
 272 001c 8023     		movs	r3, #128
 273 001e DB05     		lsls	r3, r3, #23
 274 0020 40F20012 		movw	r2, #256
 275 0024 8821     		movs	r1, #136
 276 0026 9950     		str	r1, [r3, r2]
1530:../system/include/DEVICE/sys.h ****     }
1531:../system/include/DEVICE/sys.h ****     while(SYS->REGLCTL == 0);
 277              		.loc 2 1531 0 discriminator 1
 278 0028 8023     		movs	r3, #128
 279 002a DB05     		lsls	r3, r3, #23
 280 002c 40F20012 		movw	r2, #256
 281 0030 9B58     		ldr	r3, [r3, r2]
 282 0032 002B     		cmp	r3, #0
 283 0034 E6D0     		beq	.L13
1532:../system/include/DEVICE/sys.h **** }
 284              		.loc 2 1532 0
 285 0036 C046     		nop
 286 0038 BD46     		mov	sp, r7
 287              		@ sp needed
 288 003a 80BD     		pop	{r7, pc}
 289              		.cfi_endproc
 290              	.LFE91:
 292              		.global	pfNonSecure_LED_On
 293              		.section	.bss.pfNonSecure_LED_On,"aw",%nobits
 294              		.align	2
 297              	pfNonSecure_LED_On:
 298 0000 00000000 		.space	4
 299              		.global	pfNonSecure_LED_Off
 300              		.section	.bss.pfNonSecure_LED_Off,"aw",%nobits
 301              		.align	2
 304              	pfNonSecure_LED_Off:
 305 0000 00000000 		.space	4
 306              		.section	.rodata
 307              		.align	2
 308              	.LC0:
 309 0000 53656375 		.ascii	"Secure LED ON call by secure\000"
 309      7265204C 
 309      4544204F 
 309      4E206361 
 309      6C6C2062 
 310              		.section	.text.Secure_LED_On,"ax",%progbits
 311              		.align	1
 312              		.global	Secure_LED_On
 313              		.global	__acle_se_Secure_LED_On
 314              		.syntax unified
 315              		.code	16
 316              		.thumb_func
 317              		.fpu softvfp
 319              		.syntax unified
 320              		.code	16
 321              		.thumb_func
 322              		.fpu softvfp
 324              	Secure_LED_On:
 325              	__acle_se_Secure_LED_On:
 326              	.LFB99:
 327              		.file 3 "../system/src/main.c"
   1:../system/src/main.c **** /*----------------------------------------------------------------------------
   2:../system/src/main.c ****  * Name:    main_s.c
   3:../system/src/main.c ****  * Purpose: Main function secure mode
   4:../system/src/main.c ****  *----------------------------------------------------------------------------*/
   5:../system/src/main.c **** 
   6:../system/src/main.c **** #include <arm_cmse.h>
   7:../system/src/main.c **** #include <stdio.h>
   8:../system/src/main.c **** #include <stdlib.h>
   9:../system/src/main.c **** #include <string.h>
  10:../system/src/main.c **** #include "TC8234.h"                      /* Device header */
  11:../system/src/main.c **** #include "partition_TC8234.h"
  12:../system/src/main.c **** 
  13:../system/src/main.c **** /* typedef for NonSecure callback functions */
  14:../system/src/main.c **** typedef __attribute__((cmse_nonsecure_call))  int32_t (*NonSecure_funcptr)(uint32_t);
  15:../system/src/main.c **** 
  16:../system/src/main.c **** #define FMC_SECURE_BOUNDARY     0x40000UL
  17:../system/src/main.c **** #define NON_SECURE_BASE         (0x10000000ul+FMC_SECURE_BOUNDARY) /* Base Address of Non-secure Im
  18:../system/src/main.c **** #define SRAM_SECURE_BOUNDARY    0x10000UL
  19:../system/src/main.c **** #define NON_SECURE_SRAM_BASE    (0x30000000UL+SRAM_SECURE_BOUNDARY)/* Base Address of Non-secure SR
  20:../system/src/main.c **** 
  21:../system/src/main.c **** /*----------------------------------------------------------------------------
  22:../system/src/main.c ****  NonSecure callback functions
  23:../system/src/main.c ****  *----------------------------------------------------------------------------*/
  24:../system/src/main.c **** extern NonSecure_funcptr pfNonSecure_LED_On;
  25:../system/src/main.c **** NonSecure_funcptr pfNonSecure_LED_On = (NonSecure_funcptr) NULL;
  26:../system/src/main.c **** extern NonSecure_funcptr pfNonSecure_LED_Off;
  27:../system/src/main.c **** NonSecure_funcptr pfNonSecure_LED_Off = (NonSecure_funcptr) NULL;
  28:../system/src/main.c **** 
  29:../system/src/main.c **** /*----------------------------------------------------------------------------
  30:../system/src/main.c ****  Secure functions exported to NonSecure application
  31:../system/src/main.c ****  Must place in Non-secure Callable
  32:../system/src/main.c ****  *----------------------------------------------------------------------------*/
  33:../system/src/main.c **** __attribute__((cmse_nonsecure_entry))
  34:../system/src/main.c **** int32_t Secure_LED_On(uint32_t num) {
 328              		.loc 3 34 0
 329              		.cfi_startproc
 330              		@ Non-secure entry function: called from non-secure code.
 331              		@ args = 0, pretend = 0, frame = 8
 332              		@ frame_needed = 1, uses_anonymous_args = 0
 333 0000 80B5     		push	{r7, lr}
 334              	.LCFI8:
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 7, -8
 337              		.cfi_offset 14, -4
 338 0002 82B0     		sub	sp, sp, #8
 339              	.LCFI9:
 340              		.cfi_def_cfa_offset 16
 341 0004 00AF     		add	r7, sp, #0
 342              	.LCFI10:
 343              		.cfi_def_cfa_register 7
 344 0006 7860     		str	r0, [r7, #4]
  35:../system/src/main.c **** 	printf("Secure LED ON call by secure\n");
 345              		.loc 3 35 0
 346 0008 0A4B     		ldr	r3, .L16
 347 000a 1800     		movs	r0, r3
 348 000c FFF7FEFF 		bl	puts
  36:../system/src/main.c **** 
  37:../system/src/main.c **** 	return num * 3;
 349              		.loc 3 37 0
 350 0010 7A68     		ldr	r2, [r7, #4]
 351 0012 1300     		movs	r3, r2
 352 0014 5B00     		lsls	r3, r3, #1
 353 0016 9B18     		adds	r3, r3, r2
  38:../system/src/main.c **** }
 354              		.loc 3 38 0
 355 0018 1800     		movs	r0, r3
 356 001a BD46     		mov	sp, r7
 357 001c 02B0     		add	sp, sp, #8
 358              		@ sp needed
 359 001e 0100     		movs	r1, r0
 360 0020 0200     		movs	r2, r0
 361 0022 0300     		movs	r3, r0
 362 0024 8446     		mov	ip, r0
 363 0026 80BC     		pop	{r7}
 364 0028 02BC     		pop	{r1}
 365 002a 8646     		mov	lr, r0
 366 002c 81F30088 		msr	APSR_nzcvq, r1
 367 0030 0C47     		bxns	r1
 368              	.L17:
 369 0032 C046     		.align	2
 370              	.L16:
 371 0034 00000000 		.word	.LC0
 372              		.cfi_endproc
 373              	.LFE99:
 375              		.section	.rodata
 376 001d 000000   		.align	2
 377              	.LC2:
 378 0020 53656375 		.ascii	"Secure LED OFF call by secure\000"
 378      7265204C 
 378      4544204F 
 378      46462063 
 378      616C6C20 
 379              		.section	.text.Secure_LED_Off,"ax",%progbits
 380              		.align	1
 381              		.global	Secure_LED_Off
 382              		.global	__acle_se_Secure_LED_Off
 383              		.syntax unified
 384              		.code	16
 385              		.thumb_func
 386              		.fpu softvfp
 388              		.syntax unified
 389              		.code	16
 390              		.thumb_func
 391              		.fpu softvfp
 393              	Secure_LED_Off:
 394              	__acle_se_Secure_LED_Off:
 395              	.LFB100:
  39:../system/src/main.c **** 
  40:../system/src/main.c **** __attribute__((cmse_nonsecure_entry))
  41:../system/src/main.c **** int32_t Secure_LED_Off(uint32_t num) {
 396              		.loc 3 41 0
 397              		.cfi_startproc
 398              		@ Non-secure entry function: called from non-secure code.
 399              		@ args = 0, pretend = 0, frame = 8
 400              		@ frame_needed = 1, uses_anonymous_args = 0
 401 0000 80B5     		push	{r7, lr}
 402              	.LCFI11:
 403              		.cfi_def_cfa_offset 8
 404              		.cfi_offset 7, -8
 405              		.cfi_offset 14, -4
 406 0002 82B0     		sub	sp, sp, #8
 407              	.LCFI12:
 408              		.cfi_def_cfa_offset 16
 409 0004 00AF     		add	r7, sp, #0
 410              	.LCFI13:
 411              		.cfi_def_cfa_register 7
 412 0006 7860     		str	r0, [r7, #4]
  42:../system/src/main.c **** 	printf("Secure LED OFF call by secure\n");
 413              		.loc 3 42 0
 414 0008 0A4B     		ldr	r3, .L20
 415 000a 1800     		movs	r0, r3
 416 000c FFF7FEFF 		bl	puts
  43:../system/src/main.c **** 	return num * 7;
 417              		.loc 3 43 0
 418 0010 7A68     		ldr	r2, [r7, #4]
 419 0012 1300     		movs	r3, r2
 420 0014 DB00     		lsls	r3, r3, #3
 421 0016 9B1A     		subs	r3, r3, r2
  44:../system/src/main.c **** }
 422              		.loc 3 44 0
 423 0018 1800     		movs	r0, r3
 424 001a BD46     		mov	sp, r7
 425 001c 02B0     		add	sp, sp, #8
 426              		@ sp needed
 427 001e 0100     		movs	r1, r0
 428 0020 0200     		movs	r2, r0
 429 0022 0300     		movs	r3, r0
 430 0024 8446     		mov	ip, r0
 431 0026 80BC     		pop	{r7}
 432 0028 02BC     		pop	{r1}
 433 002a 8646     		mov	lr, r0
 434 002c 81F30088 		msr	APSR_nzcvq, r1
 435 0030 0C47     		bxns	r1
 436              	.L21:
 437 0032 C046     		.align	2
 438              	.L20:
 439 0034 20000000 		.word	.LC2
 440              		.cfi_endproc
 441              	.LFE100:
 443              		.section	.text.Secure_LED_On_callback,"ax",%progbits
 444              		.align	1
 445              		.global	Secure_LED_On_callback
 446              		.global	__acle_se_Secure_LED_On_callback
 447              		.syntax unified
 448              		.code	16
 449              		.thumb_func
 450              		.fpu softvfp
 452              		.syntax unified
 453              		.code	16
 454              		.thumb_func
 455              		.fpu softvfp
 457              	Secure_LED_On_callback:
 458              	__acle_se_Secure_LED_On_callback:
 459              	.LFB101:
  45:../system/src/main.c **** 
  46:../system/src/main.c **** /*----------------------------------------------------------------------------
  47:../system/src/main.c ****  Secure function for NonSecure callbacks exported to NonSecure application
  48:../system/src/main.c ****  Must place in Non-secure Callable
  49:../system/src/main.c ****  *----------------------------------------------------------------------------*/
  50:../system/src/main.c **** __attribute__((cmse_nonsecure_entry))
  51:../system/src/main.c **** int32_t Secure_LED_On_callback(NonSecure_funcptr callback) {
 460              		.loc 3 51 0
 461              		.cfi_startproc
 462              		@ Non-secure entry function: called from non-secure code.
 463              		@ args = 0, pretend = 0, frame = 8
 464              		@ frame_needed = 1, uses_anonymous_args = 0
 465 0000 80B5     		push	{r7, lr}
 466              	.LCFI14:
 467              		.cfi_def_cfa_offset 8
 468              		.cfi_offset 7, -8
 469              		.cfi_offset 14, -4
 470 0002 82B0     		sub	sp, sp, #8
 471              	.LCFI15:
 472              		.cfi_def_cfa_offset 16
 473 0004 00AF     		add	r7, sp, #0
 474              	.LCFI16:
 475              		.cfi_def_cfa_register 7
 476 0006 7860     		str	r0, [r7, #4]
  52:../system/src/main.c **** 	pfNonSecure_LED_On = (NonSecure_funcptr) cmse_nsfptr_create(callback);
 477              		.loc 3 52 0
 478 0008 7B68     		ldr	r3, [r7, #4]
 479 000a 0122     		movs	r2, #1
 480 000c 9343     		bics	r3, r2
 481 000e 1A00     		movs	r2, r3
 482 0010 074B     		ldr	r3, .L24
 483 0012 1A60     		str	r2, [r3]
  53:../system/src/main.c **** 	return 0;
 484              		.loc 3 53 0
 485 0014 0023     		movs	r3, #0
  54:../system/src/main.c **** }
 486              		.loc 3 54 0
 487 0016 1800     		movs	r0, r3
 488 0018 BD46     		mov	sp, r7
 489 001a 02B0     		add	sp, sp, #8
 490              		@ sp needed
 491 001c 0100     		movs	r1, r0
 492 001e 0200     		movs	r2, r0
 493 0020 0300     		movs	r3, r0
 494 0022 8446     		mov	ip, r0
 495 0024 80BC     		pop	{r7}
 496 0026 02BC     		pop	{r1}
 497 0028 8646     		mov	lr, r0
 498 002a 81F30088 		msr	APSR_nzcvq, r1
 499 002e 0C47     		bxns	r1
 500              	.L25:
 501              		.align	2
 502              	.L24:
 503 0030 00000000 		.word	pfNonSecure_LED_On
 504              		.cfi_endproc
 505              	.LFE101:
 507              		.section	.text.Secure_LED_Off_callback,"ax",%progbits
 508              		.align	1
 509              		.global	Secure_LED_Off_callback
 510              		.global	__acle_se_Secure_LED_Off_callback
 511              		.syntax unified
 512              		.code	16
 513              		.thumb_func
 514              		.fpu softvfp
 516              		.syntax unified
 517              		.code	16
 518              		.thumb_func
 519              		.fpu softvfp
 521              	Secure_LED_Off_callback:
 522              	__acle_se_Secure_LED_Off_callback:
 523              	.LFB102:
  55:../system/src/main.c **** 
  56:../system/src/main.c **** __attribute__((cmse_nonsecure_entry))
  57:../system/src/main.c **** int32_t Secure_LED_Off_callback(NonSecure_funcptr callback) {
 524              		.loc 3 57 0
 525              		.cfi_startproc
 526              		@ Non-secure entry function: called from non-secure code.
 527              		@ args = 0, pretend = 0, frame = 8
 528              		@ frame_needed = 1, uses_anonymous_args = 0
 529 0000 80B5     		push	{r7, lr}
 530              	.LCFI17:
 531              		.cfi_def_cfa_offset 8
 532              		.cfi_offset 7, -8
 533              		.cfi_offset 14, -4
 534 0002 82B0     		sub	sp, sp, #8
 535              	.LCFI18:
 536              		.cfi_def_cfa_offset 16
 537 0004 00AF     		add	r7, sp, #0
 538              	.LCFI19:
 539              		.cfi_def_cfa_register 7
 540 0006 7860     		str	r0, [r7, #4]
  58:../system/src/main.c **** 	pfNonSecure_LED_Off = (NonSecure_funcptr) cmse_nsfptr_create(callback);
 541              		.loc 3 58 0
 542 0008 7B68     		ldr	r3, [r7, #4]
 543 000a 0122     		movs	r2, #1
 544 000c 9343     		bics	r3, r2
 545 000e 1A00     		movs	r2, r3
 546 0010 074B     		ldr	r3, .L28
 547 0012 1A60     		str	r2, [r3]
  59:../system/src/main.c **** 	return 0;
 548              		.loc 3 59 0
 549 0014 0023     		movs	r3, #0
  60:../system/src/main.c **** }
 550              		.loc 3 60 0
 551 0016 1800     		movs	r0, r3
 552 0018 BD46     		mov	sp, r7
 553 001a 02B0     		add	sp, sp, #8
 554              		@ sp needed
 555 001c 0100     		movs	r1, r0
 556 001e 0200     		movs	r2, r0
 557 0020 0300     		movs	r3, r0
 558 0022 8446     		mov	ip, r0
 559 0024 80BC     		pop	{r7}
 560 0026 02BC     		pop	{r1}
 561 0028 8646     		mov	lr, r0
 562 002a 81F30088 		msr	APSR_nzcvq, r1
 563 002e 0C47     		bxns	r1
 564              	.L29:
 565              		.align	2
 566              	.L28:
 567 0030 00000000 		.word	pfNonSecure_LED_Off
 568              		.cfi_endproc
 569              	.LFE102:
 571              		.section	.text.GetSystemCoreClock,"ax",%progbits
 572              		.align	1
 573              		.global	GetSystemCoreClock
 574              		.global	__acle_se_GetSystemCoreClock
 575              		.syntax unified
 576              		.code	16
 577              		.thumb_func
 578              		.fpu softvfp
 580              		.syntax unified
 581              		.code	16
 582              		.thumb_func
 583              		.fpu softvfp
 585              	GetSystemCoreClock:
 586              	__acle_se_GetSystemCoreClock:
 587              	.LFB103:
  61:../system/src/main.c **** 
  62:../system/src/main.c **** __attribute__((cmse_nonsecure_entry))
  63:../system/src/main.c **** uint32_t GetSystemCoreClock(void) {
 588              		.loc 3 63 0
 589              		.cfi_startproc
 590              		@ Non-secure entry function: called from non-secure code.
 591              		@ args = 0, pretend = 0, frame = 0
 592              		@ frame_needed = 1, uses_anonymous_args = 0
 593 0000 80B5     		push	{r7, lr}
 594              	.LCFI20:
 595              		.cfi_def_cfa_offset 8
 596              		.cfi_offset 7, -8
 597              		.cfi_offset 14, -4
 598 0002 00AF     		add	r7, sp, #0
 599              	.LCFI21:
 600              		.cfi_def_cfa_register 7
  64:../system/src/main.c **** 	return SystemCoreClock;
 601              		.loc 3 64 0
 602 0004 064B     		ldr	r3, .L32
 603 0006 1B68     		ldr	r3, [r3]
  65:../system/src/main.c **** }
 604              		.loc 3 65 0
 605 0008 1800     		movs	r0, r3
 606 000a BD46     		mov	sp, r7
 607              		@ sp needed
 608 000c 0100     		movs	r1, r0
 609 000e 0200     		movs	r2, r0
 610 0010 0300     		movs	r3, r0
 611 0012 8446     		mov	ip, r0
 612 0014 80BC     		pop	{r7}
 613 0016 02BC     		pop	{r1}
 614 0018 8646     		mov	lr, r0
 615 001a 81F30088 		msr	APSR_nzcvq, r1
 616 001e 0C47     		bxns	r1
 617              	.L33:
 618              		.align	2
 619              	.L32:
 620 0020 00000000 		.word	SystemCoreClock
 621              		.cfi_endproc
 622              	.LFE103:
 624              		.section	.text.SysTick_Handler,"ax",%progbits
 625              		.align	1
 626              		.global	SysTick_Handler
 627              		.syntax unified
 628              		.code	16
 629              		.thumb_func
 630              		.fpu softvfp
 632              	SysTick_Handler:
 633              	.LFB104:
  66:../system/src/main.c **** 
  67:../system/src/main.c **** /*----------------------------------------------------------------------------
  68:../system/src/main.c ****  SysTick IRQ Handler
  69:../system/src/main.c ****  *----------------------------------------------------------------------------*/
  70:../system/src/main.c **** void SysTick_Handler(void) {
 634              		.loc 3 70 0
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 0
 637              		@ frame_needed = 1, uses_anonymous_args = 0
 638 0000 B0B5     		push	{r4, r5, r7, lr}
 639              	.LCFI22:
 640              		.cfi_def_cfa_offset 16
 641              		.cfi_offset 4, -16
 642              		.cfi_offset 5, -12
 643              		.cfi_offset 7, -8
 644              		.cfi_offset 14, -4
 645 0002 00AF     		add	r7, sp, #0
 646              	.LCFI23:
 647              		.cfi_def_cfa_register 7
  71:../system/src/main.c **** 	static uint32_t ticks;
  72:../system/src/main.c **** 
  73:../system/src/main.c **** 	switch (ticks++) {
 648              		.loc 3 73 0
 649 0004 284B     		ldr	r3, .L50
 650 0006 1B68     		ldr	r3, [r3]
 651 0008 591C     		adds	r1, r3, #1
 652 000a 274A     		ldr	r2, .L50
 653 000c 1160     		str	r1, [r2]
 654 000e 40F22C12 		movw	r2, #300
 655 0012 9342     		cmp	r3, r2
 656 0014 11D0     		beq	.L36
 657 0016 40F22C12 		movw	r2, #300
 658 001a 9342     		cmp	r3, r2
 659 001c 04D8     		bhi	.L37
 660 001e 002B     		cmp	r3, #0
 661 0020 37D0     		beq	.L45
 662 0022 C82B     		cmp	r3, #200
 663 0024 37D0     		beq	.L46
 664 0026 2AE0     		b	.L35
 665              	.L37:
 666 0028 40F2F412 		movw	r2, #500
 667 002c 9342     		cmp	r3, r2
 668 002e 13D0     		beq	.L40
 669 0030 40F25822 		movw	r2, #600
 670 0034 9342     		cmp	r3, r2
 671 0036 1ED0     		beq	.L41
 672 0038 21E0     		b	.L35
 673              	.L36:
  74:../system/src/main.c **** 	case 0:
  75:../system/src/main.c **** 		//LED_On (0u);
  76:../system/src/main.c **** 		//printf("Secure LED On in secure systick\n");
  77:../system/src/main.c **** 		break;
  78:../system/src/main.c **** 	case 200:
  79:../system/src/main.c **** 		//LED_Off(0u);
  80:../system/src/main.c **** 		//printf("Secure LED Off in secure systick\n");
  81:../system/src/main.c **** 		break;
  82:../system/src/main.c **** 	case 300:
  83:../system/src/main.c **** 		if (pfNonSecure_LED_On != NULL) {
 674              		.loc 3 83 0
 675 003a 1C4B     		ldr	r3, .L50+4
 676 003c 1B68     		ldr	r3, [r3]
 677 003e 63B3     		cbz	r3, .L47
  84:../system/src/main.c **** 			pfNonSecure_LED_On(1u);
 678              		.loc 3 84 0
 679 0040 1A4B     		ldr	r3, .L50+4
 680 0042 1B68     		ldr	r3, [r3]
 681 0044 0120     		movs	r0, #1
 682 0046 1C00     		movs	r4, r3
 683 0048 6408     		lsrs	r4, r4, #1
 684 004a 6400     		lsls	r4, r4, #1
 685 004c 2100     		movs	r1, r4
 686 004e 2200     		movs	r2, r4
 687 0050 2300     		movs	r3, r4
 688 0052 FFF7FEFF 		bl	__gnu_cmse_nonsecure_call
 689              	.LVL0:
  85:../system/src/main.c **** 		}
  86:../system/src/main.c **** 		break;
 690              		.loc 3 86 0
 691 0056 20E0     		b	.L47
 692              	.L40:
  87:../system/src/main.c **** 	case 500:
  88:../system/src/main.c **** 		if (pfNonSecure_LED_Off != NULL) {
 693              		.loc 3 88 0
 694 0058 154B     		ldr	r3, .L50+8
 695 005a 1B68     		ldr	r3, [r3]
 696 005c FBB1     		cbz	r3, .L48
  89:../system/src/main.c **** 			pfNonSecure_LED_Off(1u);
 697              		.loc 3 89 0
 698 005e 144B     		ldr	r3, .L50+8
 699 0060 1B68     		ldr	r3, [r3]
 700 0062 0120     		movs	r0, #1
 701 0064 1C00     		movs	r4, r3
 702 0066 6408     		lsrs	r4, r4, #1
 703 0068 6400     		lsls	r4, r4, #1
 704 006a 2100     		movs	r1, r4
 705 006c 2200     		movs	r2, r4
 706 006e 2300     		movs	r3, r4
 707 0070 FFF7FEFF 		bl	__gnu_cmse_nonsecure_call
 708              	.LVL1:
  90:../system/src/main.c **** 		}
  91:../system/src/main.c **** 		break;
 709              		.loc 3 91 0
 710 0074 13E0     		b	.L48
 711              	.L41:
  92:../system/src/main.c **** 	case 600:
  93:../system/src/main.c **** 		ticks = 0;
 712              		.loc 3 93 0
 713 0076 0C4B     		ldr	r3, .L50
 714 0078 0022     		movs	r2, #0
 715 007a 1A60     		str	r2, [r3]
  94:../system/src/main.c **** 		break;
 716              		.loc 3 94 0
 717 007c 10E0     		b	.L42
 718              	.L35:
  95:../system/src/main.c **** 
  96:../system/src/main.c **** 	default:
  97:../system/src/main.c **** 		if (ticks > 600) {
 719              		.loc 3 97 0
 720 007e 0A4B     		ldr	r3, .L50
 721 0080 1B68     		ldr	r3, [r3]
 722 0082 40F25822 		movw	r2, #600
 723 0086 9342     		cmp	r3, r2
 724 0088 0AD9     		bls	.L49
  98:../system/src/main.c **** 			ticks = 0;
 725              		.loc 3 98 0
 726 008a 074B     		ldr	r3, .L50
 727 008c 0022     		movs	r2, #0
 728 008e 1A60     		str	r2, [r3]
  99:../system/src/main.c **** 		}
 100:../system/src/main.c **** 	}
 101:../system/src/main.c **** }
 729              		.loc 3 101 0
 730 0090 06E0     		b	.L49
 731              	.L45:
  77:../system/src/main.c **** 	case 200:
 732              		.loc 3 77 0
 733 0092 C046     		nop
 734 0094 04E0     		b	.L49
 735              	.L46:
  81:../system/src/main.c **** 	case 300:
 736              		.loc 3 81 0
 737 0096 C046     		nop
 738 0098 02E0     		b	.L49
 739              	.L47:
  86:../system/src/main.c **** 	case 500:
 740              		.loc 3 86 0
 741 009a C046     		nop
 742 009c 00E0     		b	.L49
 743              	.L48:
  91:../system/src/main.c **** 	case 600:
 744              		.loc 3 91 0
 745 009e C046     		nop
 746              	.L42:
 747              	.L49:
 748              		.loc 3 101 0
 749 00a0 C046     		nop
 750 00a2 BD46     		mov	sp, r7
 751              		@ sp needed
 752 00a4 B0BD     		pop	{r4, r5, r7, pc}
 753              	.L51:
 754 00a6 C046     		.align	2
 755              	.L50:
 756 00a8 00000000 		.word	ticks.7594
 757 00ac 00000000 		.word	pfNonSecure_LED_On
 758 00b0 00000000 		.word	pfNonSecure_LED_Off
 759              		.cfi_endproc
 760              	.LFE104:
 762              		.section	.rodata
 763 003e 0000     		.align	2
 764              	.LC10:
 765 0040 46614E53 		.ascii	"FaNSADDR = 0x%08lx\012\000"
 765      41444452 
 765      203D2030 
 765      78253038 
 765      6C780A00 
 766              		.align	2
 767              	.LC12:
 768 0054 50726573 		.ascii	"Press any key to reboot ...\000"
 768      7320616E 
 768      79206B65 
 768      7920746F 
 768      20726562 
 769              		.align	2
 770              	.LC15:
 771 0070 53656375 		.ascii	"Secure Region Code Stack: MSP(0x%08lx) PSP(0x%08lx)"
 771      72652052 
 771      6567696F 
 771      6E20436F 
 771      64652053 
 772 00a3 0A00     		.ascii	"\012\000"
 773 00a5 000000   		.align	2
 774              	.LC17:
 775 00a8 4E6F6E2D 		.ascii	"Non-secure Region Code Stack: MSP(0x%08lx) PSP(0x%0"
 775      73656375 
 775      72652052 
 775      6567696F 
 775      6E20436F 
 776 00db 386C7829 		.ascii	"8lx)\012\000"
 776      0A00
 777              		.section	.text.main,"ax",%progbits
 778              		.align	1
 779              		.global	main
 780              		.syntax unified
 781              		.code	16
 782              		.thumb_func
 783              		.fpu softvfp
 785              	main:
 786              	.LFB105:
 102:../system/src/main.c **** 
 103:../system/src/main.c **** extern void SecureAttrib(void);
 104:../system/src/main.c **** 
 105:../system/src/main.c **** void SYS_Init(void);
 106:../system/src/main.c **** void UART0_Init(void);
 107:../system/src/main.c **** void Nonsecure_Init(void);
 108:../system/src/main.c **** 
 109:../system/src/main.c **** /*----------------------------------------------------------------------------
 110:../system/src/main.c ****  Main function
 111:../system/src/main.c ****  *----------------------------------------------------------------------------
 112:../system/src/main.c **** 
 113:../system/src/main.c ****  Secure Region Config of the Template:
 114:../system/src/main.c ****  [0x00000000:0x00003FFF] Secure. APROM for Secure. (16KB)
 115:../system/src/main.c ****  [0x00004000:0x0003FFFF] Secure Nonsecure Callable. APROM for secure & API (240KB)
 116:../system/src/main.c ****  [0x00800000:0x00807BFF] Secure. MKROM (31KB)
 117:../system/src/main.c ****  [0x00807C00:0x00807FFF] Secure Nonsecure Callable. API table of MKROM (1KB)
 118:../system/src/main.c ****  [0x10040000:0x1007FFFF] Nonsecure. APROM for Nonsecure (256KB)
 119:../system/src/main.c ****  [0x20000000:0x2000FBFF] Secure. SRAM (63KB)
 120:../system/src/main.c ****  [0x2000FC00:0x2000FFFF] Secure Nonesecure Callable. SRAM for NSC API (1KB)
 121:../system/src/main.c ****  [0x30010000:0x3001FFFF] Nonsecure. SRAM for Nonsecure.
 122:../system/src/main.c ****  [0x40000000:0x00000000] Secure. For Secure IP.
 123:../system/src/main.c ****  [0x50000000:0x00000000] Nonsecure. For Nonsecure IP.
 124:../system/src/main.c **** 
 125:../system/src/main.c ****  FMC.NSCBOND must be 0x40000 (256KB). The code will set it to 0x40000.
 126:../system/src/main.c ****  (NOTE: It don't do erase, thus the setting may fail if NSCBOND!=0xffffffff)
 127:../system/src/main.c **** 
 128:../system/src/main.c ****  SRAM secure setting in SCU must be 64KB secure/64KB nonsecure
 129:../system/src/main.c **** 
 130:../system/src/main.c ****  All secure settings is located in partition_TC8234.h, except FMC.NSCBOND.
 131:../system/src/main.c **** 
 132:../system/src/main.c **** 
 133:../system/src/main.c **** 
 134:../system/src/main.c ****  SecureAttrib() could be used to show all region settings of SAU and IDAU.
 135:../system/src/main.c **** 
 136:../system/src/main.c ****  The secure code will call nonsecure code by callback function.
 137:../system/src/main.c ****  The secure code will keep secure systick timer interrupt, even the nonsecure code is running.
 138:../system/src/main.c ****  The Secure Nonsecure Callable API will be located at SRAM 0x2000FC00 by scatter loading file.
 139:../system/src/main.c ****  The secure code will execute nonsecure code.
 140:../system/src/main.c ****  The nonsecure code will do a while loop and show messages.
 141:../system/src/main.c ****  The nonsecure code will call secure funcitons by NSC at SRAM.
 142:../system/src/main.c **** 
 143:../system/src/main.c ****  UART0 is configured as Nonsecure for debug message in both secure and nonsecure.
 144:../system/src/main.c **** 
 145:../system/src/main.c ****  The flash download algorithm of keil for secure is "TC8234 8M Flash"
 146:../system/src/main.c ****  The flash download algorithm of keil for nonsecure is "TC8234_NS 8M Flash"
 147:../system/src/main.c **** 
 148:../system/src/main.c ****  Build & Debug flow:
 149:../system/src/main.c ****  1. Build secure project
 150:../system/src/main.c ****  2. Build nonsecure project
 151:../system/src/main.c ****  3. Download nonsecure code
 152:../system/src/main.c ****  4. Do debug with ICE in secure project. Both secure & nonsecure code can be debug. 
 153:../system/src/main.c **** 
 154:../system/src/main.c **** 
 155:../system/src/main.c **** 
 156:../system/src/main.c ****  *----------------------------------------------------------------------------*/
 157:../system/src/main.c **** 
 158:../system/src/main.c **** int main(void) {
 787              		.loc 3 158 0
 788              		.cfi_startproc
 789              		@ args = 0, pretend = 0, frame = 24
 790              		@ frame_needed = 1, uses_anonymous_args = 0
 791 0000 90B5     		push	{r4, r7, lr}
 792              	.LCFI24:
 793              		.cfi_def_cfa_offset 12
 794              		.cfi_offset 4, -12
 795              		.cfi_offset 7, -8
 796              		.cfi_offset 14, -4
 797 0002 87B0     		sub	sp, sp, #28
 798              	.LCFI25:
 799              		.cfi_def_cfa_offset 40
 800 0004 00AF     		add	r7, sp, #0
 801              	.LCFI26:
 802              		.cfi_def_cfa_register 7
 159:../system/src/main.c **** 	uint32_t u32MSP_s, u32PSP_s;
 160:../system/src/main.c **** 	uint32_t u32MSP_ns, u32PSP_ns;
 161:../system/src/main.c **** 
 162:../system/src/main.c **** 
 163:../system/src/main.c **** 	SYS_UnlockReg();
 803              		.loc 3 163 0
 804 0006 FFF7FEFF 		bl	SYS_UnlockReg
 164:../system/src/main.c **** 	SYS_Init();
 805              		.loc 3 164 0
 806 000a FFF7FEFF 		bl	SYS_Init
 165:../system/src/main.c **** 
 166:../system/src/main.c **** 	/* UART0 is configured as Nonsecure for debug in both secure and nonsecure region */
 167:../system/src/main.c **** 	UART0_Init();
 807              		.loc 3 167 0
 808 000e FFF7FEFF 		bl	UART0_Init
 168:../system/src/main.c **** 
 169:../system/src/main.c **** 	/* The setting of FNSADDR must be the same as SAU setting. If it is different to SAU,
 170:../system/src/main.c **** 	 We need to set FMC NSCBOND configuration */
 171:../system/src/main.c **** 	printf("FaNSADDR = 0x%08lx\n", SCU->FNSADDR);
 809              		.loc 3 171 0
 810 0012 434B     		ldr	r3, .L64
 811 0014 9A6A     		ldr	r2, [r3, #40]
 812 0016 434B     		ldr	r3, .L64+4
 813 0018 1100     		movs	r1, r2
 814 001a 1800     		movs	r0, r3
 815 001c FFF7FEFF 		bl	printf
 172:../system/src/main.c **** 	/* Check the non-secure settting of FMC */
 173:../system/src/main.c **** 
 174:../system/src/main.c **** 	if (SCU->FNSADDR > FMC_SECURE_BOUNDARY) {
 816              		.loc 3 174 0
 817 0020 3F4B     		ldr	r3, .L64
 818 0022 9A6A     		ldr	r2, [r3, #40]
 819 0024 8023     		movs	r3, #128
 820 0026 DB02     		lsls	r3, r3, #11
 821 0028 9A42     		cmp	r2, r3
 822 002a 35D9     		bls	.L53
 175:../system/src/main.c **** 		//printf("Set NSCBOND to 0x40000\n");
 176:../system/src/main.c **** 		FMC->ISPCTL = 0x7d;
 823              		.loc 3 176 0
 824 002c 3E4B     		ldr	r3, .L64+8
 825 002e 7D22     		movs	r2, #125
 826 0030 1A60     		str	r2, [r3]
 177:../system/src/main.c **** 		FMC->ISPADDR = 0x200800; /* Non-secure boundary config */
 827              		.loc 3 177 0
 828 0032 3D4B     		ldr	r3, .L64+8
 829 0034 3D4A     		ldr	r2, .L64+12
 830 0036 5A60     		str	r2, [r3, #4]
 178:../system/src/main.c **** 		FMC->ISPDAT = FMC_SECURE_BOUNDARY;
 831              		.loc 3 178 0
 832 0038 3B4B     		ldr	r3, .L64+8
 833 003a 8022     		movs	r2, #128
 834 003c D202     		lsls	r2, r2, #11
 835 003e 9A60     		str	r2, [r3, #8]
 179:../system/src/main.c **** 		FMC->ISPCMD = 0x21; /* Word program */
 836              		.loc 3 179 0
 837 0040 394B     		ldr	r3, .L64+8
 838 0042 2122     		movs	r2, #33
 839 0044 DA60     		str	r2, [r3, #12]
 180:../system/src/main.c **** 		FMC->ISPTRG = 1;
 840              		.loc 3 180 0
 841 0046 384B     		ldr	r3, .L64+8
 842 0048 0122     		movs	r2, #1
 843 004a 1A61     		str	r2, [r3, #16]
 181:../system/src/main.c **** 		while (FMC->ISPTRG)
 844              		.loc 3 181 0
 845 004c C046     		nop
 846              	.L54:
 847              		.loc 3 181 0 is_stmt 0 discriminator 1
 848 004e 364B     		ldr	r3, .L64+8
 849 0050 1B69     		ldr	r3, [r3, #16]
 850 0052 002B     		cmp	r3, #0
 851 0054 FBD1     		bne	.L54
 182:../system/src/main.c **** 			;
 183:../system/src/main.c **** 
 184:../system/src/main.c **** 		printf("Press any key to reboot ...\n");
 852              		.loc 3 184 0 is_stmt 1
 853 0056 364B     		ldr	r3, .L64+16
 854 0058 1800     		movs	r0, r3
 855 005a FFF7FEFF 		bl	puts
 185:../system/src/main.c **** 		getchar();
 856              		.loc 3 185 0
 857 005e 354B     		ldr	r3, .L64+20
 858 0060 1B68     		ldr	r3, [r3]
 859 0062 5B68     		ldr	r3, [r3, #4]
 860 0064 5A68     		ldr	r2, [r3, #4]
 861 0066 013A     		subs	r2, r2, #1
 862 0068 5A60     		str	r2, [r3, #4]
 863 006a 5B68     		ldr	r3, [r3, #4]
 864 006c 002B     		cmp	r3, #0
 865 006e 09DA     		bge	.L55
 866              		.loc 3 185 0 is_stmt 0 discriminator 1
 867 0070 304B     		ldr	r3, .L64+20
 868 0072 1A68     		ldr	r2, [r3]
 869 0074 2F4B     		ldr	r3, .L64+20
 870 0076 1B68     		ldr	r3, [r3]
 871 0078 5B68     		ldr	r3, [r3, #4]
 872 007a 1900     		movs	r1, r3
 873 007c 1000     		movs	r0, r2
 874 007e FFF7FEFF 		bl	__srget_r
 875 0082 05E0     		b	.L56
 876              	.L55:
 877              		.loc 3 185 0 discriminator 2
 878 0084 2B4B     		ldr	r3, .L64+20
 879 0086 1B68     		ldr	r3, [r3]
 880 0088 5B68     		ldr	r3, [r3, #4]
 881 008a 1A68     		ldr	r2, [r3]
 882 008c 0132     		adds	r2, r2, #1
 883 008e 1A60     		str	r2, [r3]
 884              	.L56:
 186:../system/src/main.c **** 		SYS->IPRST0 = 1;
 885              		.loc 3 186 0 is_stmt 1
 886 0090 8023     		movs	r3, #128
 887 0092 DB05     		lsls	r3, r3, #23
 888 0094 0122     		movs	r2, #1
 889 0096 9A60     		str	r2, [r3, #8]
 890              	.L53:
 891              	.LBB16:
 892              	.LBB17:
 893              		.file 4 "../system/include/cmsis/cmsis_gcc.h"
   1:../system/include/cmsis/cmsis_gcc.h **** /**************************************************************************//**
   2:../system/include/cmsis/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../system/include/cmsis/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../system/include/cmsis/cmsis_gcc.h ****  * @version  V5.0.1
   5:../system/include/cmsis/cmsis_gcc.h ****  * @date     02. February 2017
   6:../system/include/cmsis/cmsis_gcc.h ****  ******************************************************************************/
   7:../system/include/cmsis/cmsis_gcc.h **** /*
   8:../system/include/cmsis/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:../system/include/cmsis/cmsis_gcc.h ****  *
  10:../system/include/cmsis/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../system/include/cmsis/cmsis_gcc.h ****  *
  12:../system/include/cmsis/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../system/include/cmsis/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../system/include/cmsis/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../system/include/cmsis/cmsis_gcc.h ****  *
  16:../system/include/cmsis/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../system/include/cmsis/cmsis_gcc.h ****  *
  18:../system/include/cmsis/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../system/include/cmsis/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../system/include/cmsis/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../system/include/cmsis/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../system/include/cmsis/cmsis_gcc.h ****  * limitations under the License.
  23:../system/include/cmsis/cmsis_gcc.h ****  */
  24:../system/include/cmsis/cmsis_gcc.h **** 
  25:../system/include/cmsis/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../system/include/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../system/include/cmsis/cmsis_gcc.h **** 
  28:../system/include/cmsis/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../system/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../system/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../system/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../system/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../system/include/cmsis/cmsis_gcc.h **** 
  34:../system/include/cmsis/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:../system/include/cmsis/cmsis_gcc.h **** #ifndef   __ASM
  36:../system/include/cmsis/cmsis_gcc.h ****   #define __ASM                     __asm
  37:../system/include/cmsis/cmsis_gcc.h **** #endif
  38:../system/include/cmsis/cmsis_gcc.h **** #ifndef   __INLINE
  39:../system/include/cmsis/cmsis_gcc.h ****   #define __INLINE                  inline
  40:../system/include/cmsis/cmsis_gcc.h **** #endif
  41:../system/include/cmsis/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:../system/include/cmsis/cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:../system/include/cmsis/cmsis_gcc.h **** #endif
  44:../system/include/cmsis/cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:../system/include/cmsis/cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:../system/include/cmsis/cmsis_gcc.h **** #endif
  47:../system/include/cmsis/cmsis_gcc.h **** #ifndef   __USED
  48:../system/include/cmsis/cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:../system/include/cmsis/cmsis_gcc.h **** #endif
  50:../system/include/cmsis/cmsis_gcc.h **** #ifndef   __WEAK
  51:../system/include/cmsis/cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:../system/include/cmsis/cmsis_gcc.h **** #endif
  53:../system/include/cmsis/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:../system/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic push
  55:../system/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:../system/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:../system/include/cmsis/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:../system/include/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:../system/include/cmsis/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:../system/include/cmsis/cmsis_gcc.h **** #endif
  61:../system/include/cmsis/cmsis_gcc.h **** #ifndef   __ALIGNED
  62:../system/include/cmsis/cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:../system/include/cmsis/cmsis_gcc.h **** #endif
  64:../system/include/cmsis/cmsis_gcc.h **** #ifndef   __PACKED
  65:../system/include/cmsis/cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:../system/include/cmsis/cmsis_gcc.h **** #endif
  67:../system/include/cmsis/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:../system/include/cmsis/cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:../system/include/cmsis/cmsis_gcc.h **** #endif
  70:../system/include/cmsis/cmsis_gcc.h **** 
  71:../system/include/cmsis/cmsis_gcc.h **** 
  72:../system/include/cmsis/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:../system/include/cmsis/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:../system/include/cmsis/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:../system/include/cmsis/cmsis_gcc.h ****   @{
  76:../system/include/cmsis/cmsis_gcc.h ****  */
  77:../system/include/cmsis/cmsis_gcc.h **** 
  78:../system/include/cmsis/cmsis_gcc.h **** /**
  79:../system/include/cmsis/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:../system/include/cmsis/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:../system/include/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:../system/include/cmsis/cmsis_gcc.h ****  */
  83:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:../system/include/cmsis/cmsis_gcc.h **** {
  85:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:../system/include/cmsis/cmsis_gcc.h **** }
  87:../system/include/cmsis/cmsis_gcc.h **** 
  88:../system/include/cmsis/cmsis_gcc.h **** 
  89:../system/include/cmsis/cmsis_gcc.h **** /**
  90:../system/include/cmsis/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:../system/include/cmsis/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:../system/include/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:../system/include/cmsis/cmsis_gcc.h ****  */
  94:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:../system/include/cmsis/cmsis_gcc.h **** {
  96:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:../system/include/cmsis/cmsis_gcc.h **** }
  98:../system/include/cmsis/cmsis_gcc.h **** 
  99:../system/include/cmsis/cmsis_gcc.h **** 
 100:../system/include/cmsis/cmsis_gcc.h **** /**
 101:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get Control Register
 102:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:../system/include/cmsis/cmsis_gcc.h ****   \return               Control Register value
 104:../system/include/cmsis/cmsis_gcc.h ****  */
 105:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:../system/include/cmsis/cmsis_gcc.h **** {
 107:../system/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 108:../system/include/cmsis/cmsis_gcc.h **** 
 109:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 111:../system/include/cmsis/cmsis_gcc.h **** }
 112:../system/include/cmsis/cmsis_gcc.h **** 
 113:../system/include/cmsis/cmsis_gcc.h **** 
 114:../system/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:../system/include/cmsis/cmsis_gcc.h **** /**
 116:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:../system/include/cmsis/cmsis_gcc.h ****   \return               non-secure Control Register value
 119:../system/include/cmsis/cmsis_gcc.h ****  */
 120:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:../system/include/cmsis/cmsis_gcc.h **** {
 122:../system/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 123:../system/include/cmsis/cmsis_gcc.h **** 
 124:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 126:../system/include/cmsis/cmsis_gcc.h **** }
 127:../system/include/cmsis/cmsis_gcc.h **** #endif
 128:../system/include/cmsis/cmsis_gcc.h **** 
 129:../system/include/cmsis/cmsis_gcc.h **** 
 130:../system/include/cmsis/cmsis_gcc.h **** /**
 131:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set Control Register
 132:../system/include/cmsis/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:../system/include/cmsis/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:../system/include/cmsis/cmsis_gcc.h ****  */
 135:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:../system/include/cmsis/cmsis_gcc.h **** {
 137:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:../system/include/cmsis/cmsis_gcc.h **** }
 139:../system/include/cmsis/cmsis_gcc.h **** 
 140:../system/include/cmsis/cmsis_gcc.h **** 
 141:../system/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:../system/include/cmsis/cmsis_gcc.h **** /**
 143:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:../system/include/cmsis/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:../system/include/cmsis/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:../system/include/cmsis/cmsis_gcc.h ****  */
 147:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:../system/include/cmsis/cmsis_gcc.h **** {
 149:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:../system/include/cmsis/cmsis_gcc.h **** }
 151:../system/include/cmsis/cmsis_gcc.h **** #endif
 152:../system/include/cmsis/cmsis_gcc.h **** 
 153:../system/include/cmsis/cmsis_gcc.h **** 
 154:../system/include/cmsis/cmsis_gcc.h **** /**
 155:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get IPSR Register
 156:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:../system/include/cmsis/cmsis_gcc.h ****   \return               IPSR Register value
 158:../system/include/cmsis/cmsis_gcc.h ****  */
 159:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:../system/include/cmsis/cmsis_gcc.h **** {
 161:../system/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 162:../system/include/cmsis/cmsis_gcc.h **** 
 163:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 165:../system/include/cmsis/cmsis_gcc.h **** }
 166:../system/include/cmsis/cmsis_gcc.h **** 
 167:../system/include/cmsis/cmsis_gcc.h **** 
 168:../system/include/cmsis/cmsis_gcc.h **** /**
 169:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get APSR Register
 170:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:../system/include/cmsis/cmsis_gcc.h ****   \return               APSR Register value
 172:../system/include/cmsis/cmsis_gcc.h ****  */
 173:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:../system/include/cmsis/cmsis_gcc.h **** {
 175:../system/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 176:../system/include/cmsis/cmsis_gcc.h **** 
 177:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 179:../system/include/cmsis/cmsis_gcc.h **** }
 180:../system/include/cmsis/cmsis_gcc.h **** 
 181:../system/include/cmsis/cmsis_gcc.h **** 
 182:../system/include/cmsis/cmsis_gcc.h **** /**
 183:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get xPSR Register
 184:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:../system/include/cmsis/cmsis_gcc.h ****   \return               xPSR Register value
 186:../system/include/cmsis/cmsis_gcc.h ****  */
 187:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:../system/include/cmsis/cmsis_gcc.h **** {
 189:../system/include/cmsis/cmsis_gcc.h ****   uint32_t result;
 190:../system/include/cmsis/cmsis_gcc.h **** 
 191:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 193:../system/include/cmsis/cmsis_gcc.h **** }
 194:../system/include/cmsis/cmsis_gcc.h **** 
 195:../system/include/cmsis/cmsis_gcc.h **** 
 196:../system/include/cmsis/cmsis_gcc.h **** /**
 197:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:../system/include/cmsis/cmsis_gcc.h ****   \return               PSP Register value
 200:../system/include/cmsis/cmsis_gcc.h ****  */
 201:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:../system/include/cmsis/cmsis_gcc.h **** {
 203:../system/include/cmsis/cmsis_gcc.h ****   register uint32_t result;
 204:../system/include/cmsis/cmsis_gcc.h **** 
 205:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 207:../system/include/cmsis/cmsis_gcc.h **** }
 208:../system/include/cmsis/cmsis_gcc.h **** 
 209:../system/include/cmsis/cmsis_gcc.h **** 
 210:../system/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:../system/include/cmsis/cmsis_gcc.h **** /**
 212:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:../system/include/cmsis/cmsis_gcc.h ****   \return               PSP Register value
 215:../system/include/cmsis/cmsis_gcc.h ****  */
 216:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:../system/include/cmsis/cmsis_gcc.h **** {
 218:../system/include/cmsis/cmsis_gcc.h ****   register uint32_t result;
 219:../system/include/cmsis/cmsis_gcc.h **** 
 220:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 222:../system/include/cmsis/cmsis_gcc.h **** }
 223:../system/include/cmsis/cmsis_gcc.h **** #endif
 224:../system/include/cmsis/cmsis_gcc.h **** 
 225:../system/include/cmsis/cmsis_gcc.h **** 
 226:../system/include/cmsis/cmsis_gcc.h **** /**
 227:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:../system/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:../system/include/cmsis/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:../system/include/cmsis/cmsis_gcc.h ****  */
 231:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:../system/include/cmsis/cmsis_gcc.h **** {
 233:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:../system/include/cmsis/cmsis_gcc.h **** }
 235:../system/include/cmsis/cmsis_gcc.h **** 
 236:../system/include/cmsis/cmsis_gcc.h **** 
 237:../system/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:../system/include/cmsis/cmsis_gcc.h **** /**
 239:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:../system/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:../system/include/cmsis/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:../system/include/cmsis/cmsis_gcc.h ****  */
 243:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:../system/include/cmsis/cmsis_gcc.h **** {
 245:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:../system/include/cmsis/cmsis_gcc.h **** }
 247:../system/include/cmsis/cmsis_gcc.h **** #endif
 248:../system/include/cmsis/cmsis_gcc.h **** 
 249:../system/include/cmsis/cmsis_gcc.h **** 
 250:../system/include/cmsis/cmsis_gcc.h **** /**
 251:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:../system/include/cmsis/cmsis_gcc.h ****   \return               MSP Register value
 254:../system/include/cmsis/cmsis_gcc.h ****  */
 255:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:../system/include/cmsis/cmsis_gcc.h **** {
 257:../system/include/cmsis/cmsis_gcc.h ****   register uint32_t result;
 258:../system/include/cmsis/cmsis_gcc.h **** 
 259:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 894              		.loc 4 259 0
 895              		.syntax divided
 896              	@ 259 "../system/include/cmsis/cmsis_gcc.h" 1
 897 0098 EFF30883 		MRS r3, msp
 898              	@ 0 "" 2
 899              		.thumb
 900              		.syntax unified
 901 009c 1C00     		movs	r4, r3
 260:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 902              		.loc 4 260 0
 903 009e 2300     		movs	r3, r4
 904              	.LBE17:
 905              	.LBE16:
 187:../system/src/main.c **** 	}
 188:../system/src/main.c **** 
 189:../system/src/main.c **** #if 0 /* Scan all SAU & IDAU region and read/write attribution by TT instruction. */
 190:../system/src/main.c **** 	SecureAttrib();
 191:../system/src/main.c **** 	while(1);
 192:../system/src/main.c **** #endif
 193:../system/src/main.c **** 
 194:../system/src/main.c **** 	/* exercise some core register from Secure Mode */
 195:../system/src/main.c **** 	u32MSP_s = __get_MSP();
 906              		.loc 3 195 0
 907 00a0 7B61     		str	r3, [r7, #20]
 908              	.LBB18:
 909              	.LBB19:
 205:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 910              		.loc 4 205 0
 911              		.syntax divided
 912              	@ 205 "../system/include/cmsis/cmsis_gcc.h" 1
 913 00a2 EFF30983 		MRS r3, psp
 914              	@ 0 "" 2
 915              		.thumb
 916              		.syntax unified
 917 00a6 1C00     		movs	r4, r3
 206:../system/include/cmsis/cmsis_gcc.h **** }
 918              		.loc 4 206 0
 919 00a8 2300     		movs	r3, r4
 920              	.LBE19:
 921              	.LBE18:
 196:../system/src/main.c **** 	u32PSP_s = __get_PSP();
 922              		.loc 3 196 0
 923 00aa 3B61     		str	r3, [r7, #16]
 197:../system/src/main.c **** 
 198:../system/src/main.c **** 	printf("Secure Region Code Stack: MSP(0x%08lx) PSP(0x%08lx)\n", u32MSP_s, u32PSP_s);
 924              		.loc 3 198 0
 925 00ac 3A69     		ldr	r2, [r7, #16]
 926 00ae 7969     		ldr	r1, [r7, #20]
 927 00b0 214B     		ldr	r3, .L64+24
 928 00b2 1800     		movs	r0, r3
 929 00b4 FFF7FEFF 		bl	printf
 199:../system/src/main.c **** 
 200:../system/src/main.c **** 	/* Get the stack of Non-secure region */
 201:../system/src/main.c **** 	__TZ_set_MSP_NS(M32(NON_SECURE_SRAM_BASE));
 930              		.loc 3 201 0
 931 00b8 204B     		ldr	r3, .L64+28
 932 00ba 1B68     		ldr	r3, [r3]
 933 00bc 3B60     		str	r3, [r7]
 934              	.LBB20:
 935              	.LBB21:
 261:../system/include/cmsis/cmsis_gcc.h **** }
 262:../system/include/cmsis/cmsis_gcc.h **** 
 263:../system/include/cmsis/cmsis_gcc.h **** 
 264:../system/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:../system/include/cmsis/cmsis_gcc.h **** /**
 266:../system/include/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:../system/include/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:../system/include/cmsis/cmsis_gcc.h ****   \return               MSP Register value
 269:../system/include/cmsis/cmsis_gcc.h ****  */
 270:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:../system/include/cmsis/cmsis_gcc.h **** {
 272:../system/include/cmsis/cmsis_gcc.h ****   register uint32_t result;
 273:../system/include/cmsis/cmsis_gcc.h **** 
 274:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 276:../system/include/cmsis/cmsis_gcc.h **** }
 277:../system/include/cmsis/cmsis_gcc.h **** #endif
 278:../system/include/cmsis/cmsis_gcc.h **** 
 279:../system/include/cmsis/cmsis_gcc.h **** 
 280:../system/include/cmsis/cmsis_gcc.h **** /**
 281:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:../system/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:../system/include/cmsis/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:../system/include/cmsis/cmsis_gcc.h ****  */
 285:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:../system/include/cmsis/cmsis_gcc.h **** {
 287:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:../system/include/cmsis/cmsis_gcc.h **** }
 289:../system/include/cmsis/cmsis_gcc.h **** 
 290:../system/include/cmsis/cmsis_gcc.h **** 
 291:../system/include/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:../system/include/cmsis/cmsis_gcc.h **** /**
 293:../system/include/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:../system/include/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:../system/include/cmsis/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:../system/include/cmsis/cmsis_gcc.h ****  */
 297:../system/include/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:../system/include/cmsis/cmsis_gcc.h **** {
 299:../system/include/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 936              		.loc 4 299 0
 937 00be 3B68     		ldr	r3, [r7]
 938              		.syntax divided
 939              	@ 299 "../system/include/cmsis/cmsis_gcc.h" 1
 940 00c0 83F38888 		MSR msp_ns, r3
 941              	@ 0 "" 2
 942              		.thumb
 943              		.syntax unified
 944              	.LBE21:
 945              	.LBE20:
 946              	.LBB22:
 947              	.LBB23:
 274:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 948              		.loc 4 274 0
 949              		.syntax divided
 950              	@ 274 "../system/include/cmsis/cmsis_gcc.h" 1
 951 00c4 EFF38883 		MRS r3, msp_ns
 952              	@ 0 "" 2
 953              		.thumb
 954              		.syntax unified
 955 00c8 1C00     		movs	r4, r3
 275:../system/include/cmsis/cmsis_gcc.h **** }
 956              		.loc 4 275 0
 957 00ca 2300     		movs	r3, r4
 958              	.LBE23:
 959              	.LBE22:
 202:../system/src/main.c **** 	u32MSP_ns = __TZ_get_MSP_NS();
 960              		.loc 3 202 0
 961 00cc FB60     		str	r3, [r7, #12]
 203:../system/src/main.c **** 	__TZ_set_PSP_NS(M32(NON_SECURE_SRAM_BASE));
 962              		.loc 3 203 0
 963 00ce 1B4B     		ldr	r3, .L64+28
 964 00d0 1B68     		ldr	r3, [r3]
 965 00d2 7B60     		str	r3, [r7, #4]
 966              	.LBB24:
 967              	.LBB25:
 245:../system/include/cmsis/cmsis_gcc.h **** }
 968              		.loc 4 245 0
 969 00d4 7B68     		ldr	r3, [r7, #4]
 970              		.syntax divided
 971              	@ 245 "../system/include/cmsis/cmsis_gcc.h" 1
 972 00d6 83F38988 		MSR psp_ns, r3
 973              	@ 0 "" 2
 974              		.thumb
 975              		.syntax unified
 976              	.LBE25:
 977              	.LBE24:
 978              	.LBB26:
 979              	.LBB27:
 220:../system/include/cmsis/cmsis_gcc.h ****   return(result);
 980              		.loc 4 220 0
 981              		.syntax divided
 982              	@ 220 "../system/include/cmsis/cmsis_gcc.h" 1
 983 00da EFF38983 		MRS r3, psp_ns
 984              	@ 0 "" 2
 985              		.thumb
 986              		.syntax unified
 987 00de 1C00     		movs	r4, r3
 221:../system/include/cmsis/cmsis_gcc.h **** }
 988              		.loc 4 221 0
 989 00e0 2300     		movs	r3, r4
 990              	.LBE27:
 991              	.LBE26:
 204:../system/src/main.c **** 	u32PSP_ns = __TZ_get_PSP_NS();
 992              		.loc 3 204 0
 993 00e2 BB60     		str	r3, [r7, #8]
 205:../system/src/main.c **** 
 206:../system/src/main.c **** 	printf("Non-secure Region Code Stack: MSP(0x%08lx) PSP(0x%08lx)\n", u32MSP_ns, u32PSP_ns);
 994              		.loc 3 206 0
 995 00e4 BA68     		ldr	r2, [r7, #8]
 996 00e6 F968     		ldr	r1, [r7, #12]
 997 00e8 154B     		ldr	r3, .L64+32
 998 00ea 1800     		movs	r0, r3
 999 00ec FFF7FEFF 		bl	printf
 207:../system/src/main.c **** 
 208:../system/src/main.c **** 	SystemCoreClockUpdate();
 1000              		.loc 3 208 0
 1001 00f0 FFF7FEFF 		bl	SystemCoreClockUpdate
 209:../system/src/main.c **** 	SysTick_Config(SystemCoreClock / 100); /* Generate interrupt each 10 ms */
 1002              		.loc 3 209 0
 1003 00f4 134B     		ldr	r3, .L64+36
 1004 00f6 1B68     		ldr	r3, [r3]
 1005 00f8 6422     		movs	r2, #100
 1006 00fa B3FBF2F3 		udiv	r3, r3, r2
 1007 00fe 1800     		movs	r0, r3
 1008 0100 FFF7FEFF 		bl	SysTick_Config
 210:../system/src/main.c **** 
 211:../system/src/main.c **** 	Nonsecure_Init();
 1009              		.loc 3 211 0
 1010 0104 FFF7FEFF 		bl	Nonsecure_Init
 212:../system/src/main.c **** 	while (SYS->PDID)
 1011              		.loc 3 212 0
 1012 0108 00E0     		b	.L61
 1013              	.L62:
 213:../system/src/main.c **** 		__WFI();
 1014              		.loc 3 213 0
 1015              		.syntax divided
 1016              	@ 213 "../system/src/main.c" 1
 1017 010a 30BF     		wfi
 1018              	@ 0 "" 2
 1019              		.thumb
 1020              		.syntax unified
 1021              	.L61:
 212:../system/src/main.c **** 	while (SYS->PDID)
 1022              		.loc 3 212 0
 1023 010c 8023     		movs	r3, #128
 1024 010e DB05     		lsls	r3, r3, #23
 1025 0110 1B68     		ldr	r3, [r3]
 1026 0112 002B     		cmp	r3, #0
 1027 0114 F9D1     		bne	.L62
 214:../system/src/main.c **** 
 215:../system/src/main.c **** 	return 0;
 1028              		.loc 3 215 0
 1029 0116 0023     		movs	r3, #0
 216:../system/src/main.c **** }
 1030              		.loc 3 216 0
 1031 0118 1800     		movs	r0, r3
 1032 011a BD46     		mov	sp, r7
 1033 011c 07B0     		add	sp, sp, #28
 1034              		@ sp needed
 1035 011e 90BD     		pop	{r4, r7, pc}
 1036              	.L65:
 1037              		.align	2
 1038              	.L64:
 1039 0120 00F00240 		.word	1073934336
 1040 0124 40000000 		.word	.LC10
 1041 0128 00C00040 		.word	1073790976
 1042 012c 00082000 		.word	2099200
 1043 0130 54000000 		.word	.LC12
 1044 0134 00000000 		.word	_impure_ptr
 1045 0138 70000000 		.word	.LC15
 1046 013c 00000130 		.word	805371904
 1047 0140 A8000000 		.word	.LC17
 1048 0144 00000000 		.word	SystemCoreClock
 1049              		.cfi_endproc
 1050              	.LFE105:
 1052              		.section	.text.Nonsecure_Init,"ax",%progbits
 1053              		.align	1
 1054              		.global	Nonsecure_Init
 1055              		.syntax unified
 1056              		.code	16
 1057              		.thumb_func
 1058              		.fpu softvfp
 1060              	Nonsecure_Init:
 1061              	.LFB106:
 217:../system/src/main.c **** 
 218:../system/src/main.c **** void Nonsecure_Init(void) {
 1062              		.loc 3 218 0
 1063              		.cfi_startproc
 1064              		@ args = 0, pretend = 0, frame = 8
 1065              		@ frame_needed = 1, uses_anonymous_args = 0
 1066 0000 90B5     		push	{r4, r7, lr}
 1067              	.LCFI27:
 1068              		.cfi_def_cfa_offset 12
 1069              		.cfi_offset 4, -12
 1070              		.cfi_offset 7, -8
 1071              		.cfi_offset 14, -4
 1072 0002 83B0     		sub	sp, sp, #12
 1073              	.LCFI28:
 1074              		.cfi_def_cfa_offset 24
 1075 0004 00AF     		add	r7, sp, #0
 1076              	.LCFI29:
 1077              		.cfi_def_cfa_register 7
 219:../system/src/main.c **** 	NonSecure_funcptr fp;
 220:../system/src/main.c **** 
 221:../system/src/main.c **** 	/* SCB_NS.VTOR points to the Non-secure vector table base address. */
 222:../system/src/main.c **** 	SCB_NS->VTOR = NON_SECURE_BASE;
 1078              		.loc 3 222 0
 1079 0006 134B     		ldr	r3, .L70
 1080 0008 134A     		ldr	r2, .L70+4
 1081 000a 9A60     		str	r2, [r3, #8]
 223:../system/src/main.c **** 
 224:../system/src/main.c **** 	/* 1st Entry in the vector table is the Non-secure Main Stack Pointer. */
 225:../system/src/main.c **** 	__TZ_set_MSP_NS(*((uint32_t *) SCB_NS->VTOR)); /* Set up MSP in Non-secure code */
 1082              		.loc 3 225 0
 1083 000c 114B     		ldr	r3, .L70
 1084 000e 9B68     		ldr	r3, [r3, #8]
 1085 0010 1B68     		ldr	r3, [r3]
 1086 0012 3B60     		str	r3, [r7]
 1087              	.LBB28:
 1088              	.LBB29:
 1089              		.loc 4 299 0
 1090 0014 3B68     		ldr	r3, [r7]
 1091              		.syntax divided
 1092              	@ 299 "../system/include/cmsis/cmsis_gcc.h" 1
 1093 0016 83F38888 		MSR msp_ns, r3
 1094              	@ 0 "" 2
 1095              		.thumb
 1096              		.syntax unified
 1097              	.LBE29:
 1098              	.LBE28:
 226:../system/src/main.c **** 
 227:../system/src/main.c **** 	/* 2nd entry contains the address of the Reset_Handler (CMSIS-CORE) function */
 228:../system/src/main.c **** 	fp = ((NonSecure_funcptr) (*(((uint32_t *) SCB_NS->VTOR) + 1)));
 1099              		.loc 3 228 0
 1100 001a 0E4B     		ldr	r3, .L70
 1101 001c 9B68     		ldr	r3, [r3, #8]
 1102 001e 0433     		adds	r3, r3, #4
 1103 0020 1B68     		ldr	r3, [r3]
 1104 0022 7B60     		str	r3, [r7, #4]
 229:../system/src/main.c **** 
 230:../system/src/main.c **** 	/* Clear the LSB of the function address to indicate the function-call
 231:../system/src/main.c **** 	 will cause a state switch from Secure to Non-secure */
 232:../system/src/main.c **** 	fp = cmse_nsfptr_create(fp);
 1105              		.loc 3 232 0
 1106 0024 7B68     		ldr	r3, [r7, #4]
 1107 0026 0122     		movs	r2, #1
 1108 0028 9343     		bics	r3, r2
 1109 002a 7B60     		str	r3, [r7, #4]
 233:../system/src/main.c **** 
 234:../system/src/main.c **** 	/* Check if the Reset_Handler address is in Non-secure space */
 235:../system/src/main.c **** 	if (cmse_is_nsfptr(fp)) {
 1110              		.loc 3 235 0
 1111 002c 7B68     		ldr	r3, [r7, #4]
 1112 002e 0122     		movs	r2, #1
 1113 0030 1340     		ands	r3, r2
 1114 0032 53B9     		cbnz	r3, .L67
 236:../system/src/main.c **** 		fp(0); /* Non-secure function call */
 1115              		.loc 3 236 0
 1116 0034 7B68     		ldr	r3, [r7, #4]
 1117 0036 0020     		movs	r0, #0
 1118 0038 1C00     		movs	r4, r3
 1119 003a 6408     		lsrs	r4, r4, #1
 1120 003c 6400     		lsls	r4, r4, #1
 1121 003e 2100     		movs	r1, r4
 1122 0040 2200     		movs	r2, r4
 1123 0042 2300     		movs	r3, r4
 1124 0044 FFF7FEFF 		bl	__gnu_cmse_nonsecure_call
 1125              	.LVL2:
 237:../system/src/main.c **** 	} else {
 238:../system/src/main.c **** 		/* Something went wrong */
 239:../system/src/main.c **** 		while (1)
 240:../system/src/main.c **** 			;
 241:../system/src/main.c **** 	}
 242:../system/src/main.c **** }
 1126              		.loc 3 242 0
 1127 0048 00E0     		b	.L69
 1128              	.L67:
 239:../system/src/main.c **** 			;
 1129              		.loc 3 239 0 discriminator 1
 1130 004a FEE7     		b	.L67
 1131              	.L69:
 1132              		.loc 3 242 0
 1133 004c BD46     		mov	sp, r7
 1134 004e 03B0     		add	sp, sp, #12
 1135              		@ sp needed
 1136 0050 90BD     		pop	{r4, r7, pc}
 1137              	.L71:
 1138 0052 C046     		.align	2
 1139              	.L70:
 1140 0054 00ED02E0 		.word	-536679168
 1141 0058 00000410 		.word	268697600
 1142              		.cfi_endproc
 1143              	.LFE106:
 1145              		.section	.text.SYS_Init,"ax",%progbits
 1146              		.align	1
 1147              		.global	SYS_Init
 1148              		.syntax unified
 1149              		.code	16
 1150              		.thumb_func
 1151              		.fpu softvfp
 1153              	SYS_Init:
 1154              	.LFB107:
 243:../system/src/main.c **** 
 244:../system/src/main.c **** void SYS_Init(void) {
 1155              		.loc 3 244 0
 1156              		.cfi_startproc
 1157              		@ args = 0, pretend = 0, frame = 0
 1158              		@ frame_needed = 1, uses_anonymous_args = 0
 1159 0000 80B5     		push	{r7, lr}
 1160              	.LCFI30:
 1161              		.cfi_def_cfa_offset 8
 1162              		.cfi_offset 7, -8
 1163              		.cfi_offset 14, -4
 1164 0002 00AF     		add	r7, sp, #0
 1165              	.LCFI31:
 1166              		.cfi_def_cfa_register 7
 245:../system/src/main.c **** 	/*------------------------------------------------------------------------------------------------
 246:../system/src/main.c **** 	/* Init System Clock                                                                              
 247:../system/src/main.c **** 	/*------------------------------------------------------------------------------------------------
 248:../system/src/main.c **** 
 249:../system/src/main.c **** 	/* Enable External XTAL (4~24 MHz) */
 250:../system/src/main.c **** 	CLK->PWRCTL |= CLK_PWRCTL_HXTEN_Msk;
 1167              		.loc 3 250 0
 1168 0004 134B     		ldr	r3, .L73
 1169 0006 134A     		ldr	r2, .L73
 1170 0008 1268     		ldr	r2, [r2]
 1171 000a 0121     		movs	r1, #1
 1172 000c 0A43     		orrs	r2, r1
 1173 000e 1A60     		str	r2, [r3]
 251:../system/src/main.c **** 
 252:../system/src/main.c **** 	/* Switch HCLK clock source to PLL */
 253:../system/src/main.c **** 	CLK->CLKSEL0 = CLK_CLKSEL0_HCLKSEL_HXT;
 1174              		.loc 3 253 0
 1175 0010 104B     		ldr	r3, .L73
 1176 0012 0022     		movs	r2, #0
 1177 0014 1A61     		str	r2, [r3, #16]
 254:../system/src/main.c **** 
 255:../system/src/main.c **** 	/* Enable IP clock */
 256:../system/src/main.c **** 	CLK->APBCLK0 |= CLK_APBCLK0_UART0CKEN_Msk | CLK_APBCLK0_UART1CKEN_Msk
 1178              		.loc 3 256 0
 1179 0016 0F4B     		ldr	r3, .L73
 1180 0018 0E4A     		ldr	r2, .L73
 1181 001a 9268     		ldr	r2, [r2, #8]
 1182 001c E021     		movs	r1, #224
 1183 001e C902     		lsls	r1, r1, #11
 1184 0020 0A43     		orrs	r2, r1
 1185 0022 9A60     		str	r2, [r3, #8]
 257:../system/src/main.c **** 			| CLK_APBCLK0_UART2CKEN_Msk;
 258:../system/src/main.c **** 	CLK->APBCLK1 |= CLK_APBCLK1_OPACKEN_Msk;
 1186              		.loc 3 258 0
 1187 0024 0B4B     		ldr	r3, .L73
 1188 0026 0B4A     		ldr	r2, .L73
 1189 0028 D268     		ldr	r2, [r2, #12]
 1190 002a 8021     		movs	r1, #128
 1191 002c C905     		lsls	r1, r1, #23
 1192 002e 0A43     		orrs	r2, r1
 1193 0030 DA60     		str	r2, [r3, #12]
 259:../system/src/main.c **** 
 260:../system/src/main.c **** 	/* Select IP clock source */
 261:../system/src/main.c **** 	CLK->CLKSEL1 = CLK_CLKSEL1_UART0SEL_HIRC;         //CLK_CLKSEL1_UARTSEL_HXT;
 1194              		.loc 3 261 0
 1195 0032 084B     		ldr	r3, .L73
 1196 0034 C022     		movs	r2, #192
 1197 0036 9204     		lsls	r2, r2, #18
 1198 0038 5A61     		str	r2, [r3, #20]
 262:../system/src/main.c **** 
 263:../system/src/main.c **** 	/*
 264:../system/src/main.c **** 	 UART0 I/O
 265:../system/src/main.c **** 	 PG7 - UART0_RXD - CON37.39,
 266:../system/src/main.c **** 	 PG8 - UART0_TXD - CON37.15
 267:../system/src/main.c **** 	 */
 268:../system/src/main.c **** 	SYS->GPG_MFPL = 0x30000000;
 1199              		.loc 3 268 0
 1200 003a 8023     		movs	r3, #128
 1201 003c DB05     		lsls	r3, r3, #23
 1202 003e C022     		movs	r2, #192
 1203 0040 9205     		lsls	r2, r2, #22
 1204 0042 1A66     		str	r2, [r3, #96]
 269:../system/src/main.c **** 	SYS->GPG_MFPH = 0x00000003;
 1205              		.loc 3 269 0
 1206 0044 8023     		movs	r3, #128
 1207 0046 DB05     		lsls	r3, r3, #23
 1208 0048 0322     		movs	r2, #3
 1209 004a 5A66     		str	r2, [r3, #100]
 270:../system/src/main.c **** 
 271:../system/src/main.c **** }
 1210              		.loc 3 271 0
 1211 004c C046     		nop
 1212 004e BD46     		mov	sp, r7
 1213              		@ sp needed
 1214 0050 80BD     		pop	{r7, pc}
 1215              	.L74:
 1216 0052 C046     		.align	2
 1217              	.L73:
 1218 0054 00020040 		.word	1073742336
 1219              		.cfi_endproc
 1220              	.LFE107:
 1222              		.section	.text.UART0_Init,"ax",%progbits
 1223              		.align	1
 1224              		.global	UART0_Init
 1225              		.syntax unified
 1226              		.code	16
 1227              		.thumb_func
 1228              		.fpu softvfp
 1230              	UART0_Init:
 1231              	.LFB108:
 272:../system/src/main.c **** 
 273:../system/src/main.c **** void UART0_Init(void) {
 1232              		.loc 3 273 0
 1233              		.cfi_startproc
 1234              		@ args = 0, pretend = 0, frame = 0
 1235              		@ frame_needed = 1, uses_anonymous_args = 0
 1236 0000 80B5     		push	{r7, lr}
 1237              	.LCFI32:
 1238              		.cfi_def_cfa_offset 8
 1239              		.cfi_offset 7, -8
 1240              		.cfi_offset 14, -4
 1241 0002 00AF     		add	r7, sp, #0
 1242              	.LCFI33:
 1243              		.cfi_def_cfa_register 7
 274:../system/src/main.c **** 	/*------------------------------------------------------------------------------------------------
 275:../system/src/main.c **** 	/* Init UART                                                                                      
 276:../system/src/main.c **** 	/*------------------------------------------------------------------------------------------------
 277:../system/src/main.c **** 	/* Reset IP */
 278:../system/src/main.c **** 
 279:../system/src/main.c **** 	/* Configure UART0 and set UART0 Baudrate */
 280:../system/src/main.c **** 	UART0_NS->BAUD = UART_BAUD_MODE2 | UART_BAUD_MODE2_DIVIDER(__HXT, 115200);
 1244              		.loc 3 280 0
 1245 0004 044B     		ldr	r3, .L76
 1246 0006 054A     		ldr	r2, .L76+4
 1247 0008 5A62     		str	r2, [r3, #36]
 281:../system/src/main.c **** 	UART0_NS->LINE = UART_WORD_LEN_8 | UART_PARITY_NONE | UART_STOP_BIT_1;
 1248              		.loc 3 281 0
 1249 000a 034B     		ldr	r3, .L76
 1250 000c 0322     		movs	r2, #3
 1251 000e DA60     		str	r2, [r3, #12]
 282:../system/src/main.c **** }
 1252              		.loc 3 282 0
 1253 0010 C046     		nop
 1254 0012 BD46     		mov	sp, r7
 1255              		@ sp needed
 1256 0014 80BD     		pop	{r7, pc}
 1257              	.L77:
 1258 0016 C046     		.align	2
 1259              	.L76:
 1260 0018 00000750 		.word	1342636032
 1261 001c 66000030 		.word	805306470
 1262              		.cfi_endproc
 1263              	.LFE108:
 1265              		.section	.bss.ticks.7594,"aw",%nobits
 1266              		.align	2
 1269              	ticks.7594:
 1270 0000 00000000 		.space	4
 1271              		.text
 1272              	.Letext0:
 1273              		.file 5 "c:\\program files\\gnu tools arm embedded\\6.2 2016q4\\arm-none-eabi\\include\\machine\\_
 1274              		.file 6 "c:\\program files\\gnu tools arm embedded\\6.2 2016q4\\arm-none-eabi\\include\\sys\\_stdi
 1275              		.file 7 "c:\\program files\\gnu tools arm embedded\\6.2 2016q4\\arm-none-eabi\\include\\sys\\lock.
 1276              		.file 8 "c:\\program files\\gnu tools arm embedded\\6.2 2016q4\\arm-none-eabi\\include\\sys\\_type
 1277              		.file 9 "c:\\program files\\gnu tools arm embedded\\6.2 2016q4\\lib\\gcc\\arm-none-eabi\\6.2.1\\in
 1278              		.file 10 "c:\\program files\\gnu tools arm embedded\\6.2 2016q4\\arm-none-eabi\\include\\sys\\reen
 1279              		.file 11 "c:\\program files\\gnu tools arm embedded\\6.2 2016q4\\arm-none-eabi\\include\\stdlib.h"
 1280              		.file 12 "../system/include/DEVICE/TC8234.h"
 1281              		.file 13 "../system/include/DEVICE/system_TC8234.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:16     .text.__NVIC_SetPriority:00000000 $t
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:22     .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:160    .text.__NVIC_SetPriority:000000d4 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:166    .text.SysTick_Config:00000000 $t
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:172    .text.SysTick_Config:00000000 SysTick_Config
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:231    .text.SysTick_Config:00000040 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:237    .text.SYS_UnlockReg:00000000 $t
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:243    .text.SYS_UnlockReg:00000000 SYS_UnlockReg
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:297    .bss.pfNonSecure_LED_On:00000000 pfNonSecure_LED_On
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:294    .bss.pfNonSecure_LED_On:00000000 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:304    .bss.pfNonSecure_LED_Off:00000000 pfNonSecure_LED_Off
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:301    .bss.pfNonSecure_LED_Off:00000000 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:307    .rodata:00000000 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:311    .text.Secure_LED_On:00000000 $t
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:324    .text.Secure_LED_On:00000000 Secure_LED_On
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:325    .text.Secure_LED_On:00000000 __acle_se_Secure_LED_On
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:371    .text.Secure_LED_On:00000034 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:380    .text.Secure_LED_Off:00000000 $t
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:393    .text.Secure_LED_Off:00000000 Secure_LED_Off
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:394    .text.Secure_LED_Off:00000000 __acle_se_Secure_LED_Off
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:439    .text.Secure_LED_Off:00000034 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:444    .text.Secure_LED_On_callback:00000000 $t
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:457    .text.Secure_LED_On_callback:00000000 Secure_LED_On_callback
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:458    .text.Secure_LED_On_callback:00000000 __acle_se_Secure_LED_On_callback
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:503    .text.Secure_LED_On_callback:00000030 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:508    .text.Secure_LED_Off_callback:00000000 $t
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:521    .text.Secure_LED_Off_callback:00000000 Secure_LED_Off_callback
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:522    .text.Secure_LED_Off_callback:00000000 __acle_se_Secure_LED_Off_callback
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:567    .text.Secure_LED_Off_callback:00000030 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:572    .text.GetSystemCoreClock:00000000 $t
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:585    .text.GetSystemCoreClock:00000000 GetSystemCoreClock
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:586    .text.GetSystemCoreClock:00000000 __acle_se_GetSystemCoreClock
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:620    .text.GetSystemCoreClock:00000020 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:625    .text.SysTick_Handler:00000000 $t
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:632    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:756    .text.SysTick_Handler:000000a8 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:1269   .bss.ticks.7594:00000000 ticks.7594
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:778    .text.main:00000000 $t
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:785    .text.main:00000000 main
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:1153   .text.SYS_Init:00000000 SYS_Init
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:1230   .text.UART0_Init:00000000 UART0_Init
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:1060   .text.Nonsecure_Init:00000000 Nonsecure_Init
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:1039   .text.main:00000120 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:1053   .text.Nonsecure_Init:00000000 $t
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:1140   .text.Nonsecure_Init:00000054 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:1146   .text.SYS_Init:00000000 $t
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:1218   .text.SYS_Init:00000054 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:1223   .text.UART0_Init:00000000 $t
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:1260   .text.UART0_Init:00000018 $d
C:\Users\CCMA\AppData\Local\Temp\ccuEcCbP.s:1266   .bss.ticks.7594:00000000 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.087e176d0399834c705147ed10b7207a
                           .group:00000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:00000000 wm4._newlib_version.h.4.ad342815780c8db09778091a421b5b5b
                           .group:00000000 wm4.features.h.33.d97f2d646536517df901beeb5b9993f5
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.arm_cmse.h.104.db8f8a5477ac2f9cf04eed00ba17e2d7
                           .group:00000000 wm4.newlib.h.8.77e70e21da754eb16c80bcc6fe6dcbc9
                           .group:00000000 wm4.config.h.219.341816d1cc54601a0d2a3e284e3d034c
                           .group:00000000 wm4._ansi.h.23.9f8fcfa20193763fcf364fb91705c94b
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:00000000 wm4.cdefs.h.47.d472b786fad7f248e8524f569f3d5350
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:00000000 wm4._types.h.183.c226d164ceca1f2ecb9ae9360c54a098
                           .group:00000000 wm4.reent.h.17.5c31af1d4f47d2ada260e08fff34fcec
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2
                           .group:00000000 wm4.reent.h.460.578a1080094974ec74f6c48bcf356980
                           .group:00000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.30.bbece7fa40993a78092dcc5805132560
                           .group:00000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.e75815e468af71def73c328e3aabfd80
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f7bb76d8eb43fb7e79a949819dbf4bda
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.TC8234.h.41.e8307e65782f050acdedaa1c99902eda
                           .group:00000000 wm4.core_cm23.h.32.a9d816557513dcc45f61a5743050ed37
                           .group:00000000 wm4.cmsis_gcc.h.26.41038879cf168e2c536d47f29b7e8dd8
                           .group:00000000 wm4.core_cm23.h.125.ba48219c7506089842d5c01f4f336b70
                           .group:00000000 wm4.system_TC8234.h.13.5aa1165126f7ad438a96056b8f9767cd
                           .group:00000000 wm4.TC8234.h.489.097065e3a879549c91dbff33e7fde3c1
                           .group:00000000 wm4.sys.h.13.e2db55f2643ef5a4b9e5848a3c47eacf
                           .group:00000000 wm4.clk.h.13.344c384269bede121fbfa7337007cf2d
                           .group:00000000 wm4.uart.h.12.31952ad1e577cb5eb9dad9ec3ec13b6a
                           .group:00000000 wm4.partition_TC8234.h.14.d4fb8219837fd042892dd5bfa294e296

UNDEFINED SYMBOLS
puts
SystemCoreClock
__gnu_cmse_nonsecure_call
printf
__srget_r
SystemCoreClockUpdate
_impure_ptr
