ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [HLS 200-10] Running 'D:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user '10031' on host 'laptoppmh' (Windows NT_amd64 version 6.2) on Thu Jan 25 20:13:49 +0800 2024
INFO: [HLS 200-10] In directory 'D:/code/pp4fpga/project1'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'D:/code/pp4fpga/project1/fir128/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source D:/code/pp4fpga/project1/fir128/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project fir128 
INFO: [HLS 200-10] Opening project 'D:/code/pp4fpga/project1/fir128'.
INFO: [HLS 200-1510] Running: set_top fir 
INFO: [HLS 200-1510] Running: add_files fir128/fir.cpp 
INFO: [HLS 200-10] Adding design file 'fir128/fir.cpp' to the project
INFO: [HLS 200-1510] Running: add_files fir128/fir.h 
INFO: [HLS 200-10] Adding design file 'fir128/fir.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb fir128/fir_test.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'fir128/fir_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb fir128/input.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'fir128/input.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb fir128/out.gold.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'fir128/out.gold.dat' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/code/pp4fpga/project1/fir128/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./fir128/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 114.340 MB.
INFO: [HLS 200-10] Analyzing design file 'fir128/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.804 seconds; current allocated memory: 116.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,675 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,289 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,184 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,172 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,172 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,173 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,174 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/code/pp4fpga/project1/fir128/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'MAC' (fir128/fir.cpp:37:2) in function 'fir' completely with a factor of 128 (fir128/fir.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'TDL' (fir128/fir.cpp:31:2) in function 'fir' completely with a factor of 127 (fir128/fir.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3firP6ap_intILi17EES0_E9shift_reg': Complete partitioning on dimension 1. (fir128/fir.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.551 seconds; current allocated memory: 118.633 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 118.633 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 123.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 125.066 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir128/fir.cpp:15:1)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 147.453 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 147.461 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln39_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 149.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 150.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3firP6ap_intILi17EES0_E9shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fir_ap_int_17_ap_int_17_shift_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16ns_16ns_4ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.493 seconds; current allocated memory: 154.906 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 165.367 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 170.309 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 151.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.986 seconds; current allocated memory: 56.441 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.512 seconds; peak allocated memory: 170.887 MB.
