-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity example is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_BUS_A_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_BUS_A_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    s_axi_BUS_A_AWVALID : IN STD_LOGIC;
    s_axi_BUS_A_AWREADY : OUT STD_LOGIC;
    s_axi_BUS_A_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_A_ADDR_WIDTH-1 downto 0);
    s_axi_BUS_A_WVALID : IN STD_LOGIC;
    s_axi_BUS_A_WREADY : OUT STD_LOGIC;
    s_axi_BUS_A_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_A_DATA_WIDTH-1 downto 0);
    s_axi_BUS_A_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_A_DATA_WIDTH/8-1 downto 0);
    s_axi_BUS_A_ARVALID : IN STD_LOGIC;
    s_axi_BUS_A_ARREADY : OUT STD_LOGIC;
    s_axi_BUS_A_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_A_ADDR_WIDTH-1 downto 0);
    s_axi_BUS_A_RVALID : OUT STD_LOGIC;
    s_axi_BUS_A_RREADY : IN STD_LOGIC;
    s_axi_BUS_A_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_BUS_A_DATA_WIDTH-1 downto 0);
    s_axi_BUS_A_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_BUS_A_BVALID : OUT STD_LOGIC;
    s_axi_BUS_A_BREADY : IN STD_LOGIC;
    s_axi_BUS_A_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of example is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "example_example,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2104-2-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.650000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=48,HLS_SYN_DSP=0,HLS_SYN_FF=2163,HLS_SYN_LUT=3093,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (42 downto 0) := "0000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (42 downto 0) := "0000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (42 downto 0) := "0000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (42 downto 0) := "0000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (42 downto 0) := "0000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (42 downto 0) := "0000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (42 downto 0) := "0001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (42 downto 0) := "0010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (42 downto 0) := "0100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (42 downto 0) := "1000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_2710 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010011100010000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv14_64 : STD_LOGIC_VECTOR (13 downto 0) := "00000001100100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal a : STD_LOGIC_VECTOR (63 downto 0);
    signal b : STD_LOGIC_VECTOR (63 downto 0);
    signal c : STD_LOGIC_VECTOR (63 downto 0);
    signal size_r : STD_LOGIC_VECTOR (31 downto 0);
    signal size_c : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal size_c_read_reg_441 : STD_LOGIC_VECTOR (31 downto 0);
    signal size_r_read_reg_448 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_reg_459 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln1_reg_465 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln2_reg_471 : STD_LOGIC_VECTOR (61 downto 0);
    signal gmem_addr_2_reg_488 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln20_fu_320_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln20_reg_493 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal select_ln20_fu_361_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln20_reg_501 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal icmp_ln20_fu_341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_414_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln24_reg_512 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal add_ln29_fu_402_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln29_fu_402_p2 : signal is "no";
    signal add_ln29_reg_518 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal A_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal A_ce0 : STD_LOGIC;
    signal A_we0 : STD_LOGIC;
    signal A_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal B_ce0 : STD_LOGIC;
    signal B_we0 : STD_LOGIC;
    signal B_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_ce0 : STD_LOGIC;
    signal res_we0 : STD_LOGIC;
    signal res_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_1_fu_197_ap_start : STD_LOGIC;
    signal grp_example_Pipeline_1_fu_197_ap_done : STD_LOGIC;
    signal grp_example_Pipeline_1_fu_197_ap_idle : STD_LOGIC;
    signal grp_example_Pipeline_1_fu_197_ap_ready : STD_LOGIC;
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_example_Pipeline_1_fu_197_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_example_Pipeline_1_fu_197_A_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_example_Pipeline_1_fu_197_A_ce0 : STD_LOGIC;
    signal grp_example_Pipeline_1_fu_197_A_we0 : STD_LOGIC;
    signal grp_example_Pipeline_1_fu_197_A_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_2_fu_205_ap_start : STD_LOGIC;
    signal grp_example_Pipeline_2_fu_205_ap_done : STD_LOGIC;
    signal grp_example_Pipeline_2_fu_205_ap_idle : STD_LOGIC;
    signal grp_example_Pipeline_2_fu_205_ap_ready : STD_LOGIC;
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_example_Pipeline_2_fu_205_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_example_Pipeline_2_fu_205_B_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_example_Pipeline_2_fu_205_B_ce0 : STD_LOGIC;
    signal grp_example_Pipeline_2_fu_205_B_we0 : STD_LOGIC;
    signal grp_example_Pipeline_2_fu_205_B_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_3_fu_213_ap_start : STD_LOGIC;
    signal grp_example_Pipeline_3_fu_213_ap_done : STD_LOGIC;
    signal grp_example_Pipeline_3_fu_213_ap_idle : STD_LOGIC;
    signal grp_example_Pipeline_3_fu_213_ap_ready : STD_LOGIC;
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_example_Pipeline_3_fu_213_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_example_Pipeline_3_fu_213_res_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_example_Pipeline_3_fu_213_res_ce0 : STD_LOGIC;
    signal grp_example_Pipeline_3_fu_213_res_we0 : STD_LOGIC;
    signal grp_example_Pipeline_3_fu_213_res_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_start : STD_LOGIC;
    signal grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_done : STD_LOGIC;
    signal grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_idle : STD_LOGIC;
    signal grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_ready : STD_LOGIC;
    signal grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_A_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_A_ce0 : STD_LOGIC;
    signal grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_B_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_B_ce0 : STD_LOGIC;
    signal grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_sum_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_sum_out_ap_vld : STD_LOGIC;
    signal grp_example_Pipeline_5_fu_231_ap_start : STD_LOGIC;
    signal grp_example_Pipeline_5_fu_231_ap_done : STD_LOGIC;
    signal grp_example_Pipeline_5_fu_231_ap_idle : STD_LOGIC;
    signal grp_example_Pipeline_5_fu_231_ap_ready : STD_LOGIC;
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_example_Pipeline_5_fu_231_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_example_Pipeline_5_fu_231_res_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_example_Pipeline_5_fu_231_res_ce0 : STD_LOGIC;
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal grp_example_Pipeline_1_fu_197_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_example_Pipeline_2_fu_205_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_example_Pipeline_3_fu_213_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (42 downto 0);
    signal ap_NS_fsm_state33 : STD_LOGIC;
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_example_Pipeline_5_fu_231_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal zext_ln29_fu_406_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal sext_ln54_fu_284_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln55_fu_294_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln56_fu_304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal b_col_fu_104 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln21_fu_381_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal a_row_fu_108 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln20_1_fu_369_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal indvar_flatten_fu_112 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln20_1_fu_346_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln20_fu_320_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln20_fu_320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln21_fu_332_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln21_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln20_fu_355_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_414_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_414_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal mul_ln20_fu_320_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln20_fu_320_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component example_example_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln54 : IN STD_LOGIC_VECTOR (61 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_we0 : OUT STD_LOGIC;
        A_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component example_example_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln55 : IN STD_LOGIC_VECTOR (61 downto 0);
        B_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        B_ce0 : OUT STD_LOGIC;
        B_we0 : OUT STD_LOGIC;
        B_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component example_example_Pipeline_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln56 : IN STD_LOGIC_VECTOR (61 downto 0);
        res_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        res_ce0 : OUT STD_LOGIC;
        res_we0 : OUT STD_LOGIC;
        res_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component example_example_Pipeline_VITIS_LOOP_23_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        size_c : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln24 : IN STD_LOGIC_VECTOR (13 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln21 : IN STD_LOGIC_VECTOR (13 downto 0);
        B_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        B_ce0 : OUT STD_LOGIC;
        B_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_out_ap_vld : OUT STD_LOGIC );
    end component;


    component example_example_Pipeline_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln56 : IN STD_LOGIC_VECTOR (61 downto 0);
        res_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        res_ce0 : OUT STD_LOGIC;
        res_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component example_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component example_mul_mul_14s_7ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component example_A_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component example_BUS_A_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        a : OUT STD_LOGIC_VECTOR (63 downto 0);
        b : OUT STD_LOGIC_VECTOR (63 downto 0);
        c : OUT STD_LOGIC_VECTOR (63 downto 0);
        size_r : OUT STD_LOGIC_VECTOR (31 downto 0);
        size_c : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component example_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    A_U : component example_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_address0,
        ce0 => A_ce0,
        we0 => A_we0,
        d0 => grp_example_Pipeline_1_fu_197_A_d0,
        q0 => A_q0);

    B_U : component example_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_address0,
        ce0 => B_ce0,
        we0 => B_we0,
        d0 => grp_example_Pipeline_2_fu_205_B_d0,
        q0 => B_q0);

    res_U : component example_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => res_address0,
        ce0 => res_ce0,
        we0 => res_we0,
        d0 => res_d0,
        q0 => res_q0);

    grp_example_Pipeline_1_fu_197 : component example_example_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_example_Pipeline_1_fu_197_ap_start,
        ap_done => grp_example_Pipeline_1_fu_197_ap_done,
        ap_idle => grp_example_Pipeline_1_fu_197_ap_idle,
        ap_ready => grp_example_Pipeline_1_fu_197_ap_ready,
        m_axi_gmem_AWVALID => grp_example_Pipeline_1_fu_197_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_example_Pipeline_1_fu_197_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_example_Pipeline_1_fu_197_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_example_Pipeline_1_fu_197_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_example_Pipeline_1_fu_197_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_example_Pipeline_1_fu_197_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_example_Pipeline_1_fu_197_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_example_Pipeline_1_fu_197_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_example_Pipeline_1_fu_197_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_example_Pipeline_1_fu_197_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_example_Pipeline_1_fu_197_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_example_Pipeline_1_fu_197_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_example_Pipeline_1_fu_197_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_example_Pipeline_1_fu_197_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_example_Pipeline_1_fu_197_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_example_Pipeline_1_fu_197_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_example_Pipeline_1_fu_197_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_example_Pipeline_1_fu_197_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_example_Pipeline_1_fu_197_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_example_Pipeline_1_fu_197_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_example_Pipeline_1_fu_197_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_example_Pipeline_1_fu_197_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_example_Pipeline_1_fu_197_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_example_Pipeline_1_fu_197_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_example_Pipeline_1_fu_197_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_example_Pipeline_1_fu_197_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_example_Pipeline_1_fu_197_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_example_Pipeline_1_fu_197_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_example_Pipeline_1_fu_197_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_example_Pipeline_1_fu_197_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_example_Pipeline_1_fu_197_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_example_Pipeline_1_fu_197_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln54 => trunc_ln_reg_459,
        A_address0 => grp_example_Pipeline_1_fu_197_A_address0,
        A_ce0 => grp_example_Pipeline_1_fu_197_A_ce0,
        A_we0 => grp_example_Pipeline_1_fu_197_A_we0,
        A_d0 => grp_example_Pipeline_1_fu_197_A_d0);

    grp_example_Pipeline_2_fu_205 : component example_example_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_example_Pipeline_2_fu_205_ap_start,
        ap_done => grp_example_Pipeline_2_fu_205_ap_done,
        ap_idle => grp_example_Pipeline_2_fu_205_ap_idle,
        ap_ready => grp_example_Pipeline_2_fu_205_ap_ready,
        m_axi_gmem_AWVALID => grp_example_Pipeline_2_fu_205_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_example_Pipeline_2_fu_205_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_example_Pipeline_2_fu_205_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_example_Pipeline_2_fu_205_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_example_Pipeline_2_fu_205_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_example_Pipeline_2_fu_205_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_example_Pipeline_2_fu_205_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_example_Pipeline_2_fu_205_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_example_Pipeline_2_fu_205_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_example_Pipeline_2_fu_205_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_example_Pipeline_2_fu_205_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_example_Pipeline_2_fu_205_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_example_Pipeline_2_fu_205_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_example_Pipeline_2_fu_205_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_example_Pipeline_2_fu_205_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_example_Pipeline_2_fu_205_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_example_Pipeline_2_fu_205_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_example_Pipeline_2_fu_205_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_example_Pipeline_2_fu_205_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_example_Pipeline_2_fu_205_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_example_Pipeline_2_fu_205_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_example_Pipeline_2_fu_205_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_example_Pipeline_2_fu_205_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_example_Pipeline_2_fu_205_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_example_Pipeline_2_fu_205_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_example_Pipeline_2_fu_205_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_example_Pipeline_2_fu_205_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_example_Pipeline_2_fu_205_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_example_Pipeline_2_fu_205_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_example_Pipeline_2_fu_205_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_example_Pipeline_2_fu_205_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_example_Pipeline_2_fu_205_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln55 => trunc_ln1_reg_465,
        B_address0 => grp_example_Pipeline_2_fu_205_B_address0,
        B_ce0 => grp_example_Pipeline_2_fu_205_B_ce0,
        B_we0 => grp_example_Pipeline_2_fu_205_B_we0,
        B_d0 => grp_example_Pipeline_2_fu_205_B_d0);

    grp_example_Pipeline_3_fu_213 : component example_example_Pipeline_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_example_Pipeline_3_fu_213_ap_start,
        ap_done => grp_example_Pipeline_3_fu_213_ap_done,
        ap_idle => grp_example_Pipeline_3_fu_213_ap_idle,
        ap_ready => grp_example_Pipeline_3_fu_213_ap_ready,
        m_axi_gmem_AWVALID => grp_example_Pipeline_3_fu_213_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_example_Pipeline_3_fu_213_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_example_Pipeline_3_fu_213_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_example_Pipeline_3_fu_213_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_example_Pipeline_3_fu_213_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_example_Pipeline_3_fu_213_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_example_Pipeline_3_fu_213_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_example_Pipeline_3_fu_213_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_example_Pipeline_3_fu_213_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_example_Pipeline_3_fu_213_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_example_Pipeline_3_fu_213_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_example_Pipeline_3_fu_213_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_example_Pipeline_3_fu_213_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_example_Pipeline_3_fu_213_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_example_Pipeline_3_fu_213_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_example_Pipeline_3_fu_213_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_example_Pipeline_3_fu_213_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_example_Pipeline_3_fu_213_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_example_Pipeline_3_fu_213_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_example_Pipeline_3_fu_213_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_example_Pipeline_3_fu_213_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_example_Pipeline_3_fu_213_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_example_Pipeline_3_fu_213_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_example_Pipeline_3_fu_213_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_example_Pipeline_3_fu_213_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_example_Pipeline_3_fu_213_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_example_Pipeline_3_fu_213_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_example_Pipeline_3_fu_213_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_example_Pipeline_3_fu_213_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_example_Pipeline_3_fu_213_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_example_Pipeline_3_fu_213_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_example_Pipeline_3_fu_213_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln56 => trunc_ln2_reg_471,
        res_address0 => grp_example_Pipeline_3_fu_213_res_address0,
        res_ce0 => grp_example_Pipeline_3_fu_213_res_ce0,
        res_we0 => grp_example_Pipeline_3_fu_213_res_we0,
        res_d0 => grp_example_Pipeline_3_fu_213_res_d0);

    grp_example_Pipeline_VITIS_LOOP_23_3_fu_221 : component example_example_Pipeline_VITIS_LOOP_23_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_start,
        ap_done => grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_done,
        ap_idle => grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_idle,
        ap_ready => grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_ready,
        size_c => size_c_read_reg_441,
        mul_ln24 => mul_ln24_reg_512,
        A_address0 => grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_A_address0,
        A_ce0 => grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_A_ce0,
        A_q0 => A_q0,
        zext_ln21 => select_ln20_reg_501,
        B_address0 => grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_B_address0,
        B_ce0 => grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_B_ce0,
        B_q0 => B_q0,
        sum_out => grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_sum_out,
        sum_out_ap_vld => grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_sum_out_ap_vld);

    grp_example_Pipeline_5_fu_231 : component example_example_Pipeline_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_example_Pipeline_5_fu_231_ap_start,
        ap_done => grp_example_Pipeline_5_fu_231_ap_done,
        ap_idle => grp_example_Pipeline_5_fu_231_ap_idle,
        ap_ready => grp_example_Pipeline_5_fu_231_ap_ready,
        m_axi_gmem_AWVALID => grp_example_Pipeline_5_fu_231_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_example_Pipeline_5_fu_231_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_example_Pipeline_5_fu_231_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_example_Pipeline_5_fu_231_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_example_Pipeline_5_fu_231_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_example_Pipeline_5_fu_231_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_example_Pipeline_5_fu_231_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_example_Pipeline_5_fu_231_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_example_Pipeline_5_fu_231_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_example_Pipeline_5_fu_231_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_example_Pipeline_5_fu_231_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_example_Pipeline_5_fu_231_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_example_Pipeline_5_fu_231_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_example_Pipeline_5_fu_231_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_example_Pipeline_5_fu_231_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_example_Pipeline_5_fu_231_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_example_Pipeline_5_fu_231_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_example_Pipeline_5_fu_231_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_example_Pipeline_5_fu_231_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => ap_const_logic_0,
        m_axi_gmem_ARADDR => grp_example_Pipeline_5_fu_231_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_example_Pipeline_5_fu_231_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_example_Pipeline_5_fu_231_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_example_Pipeline_5_fu_231_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_example_Pipeline_5_fu_231_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_example_Pipeline_5_fu_231_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_example_Pipeline_5_fu_231_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_example_Pipeline_5_fu_231_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_example_Pipeline_5_fu_231_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_example_Pipeline_5_fu_231_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_example_Pipeline_5_fu_231_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => ap_const_logic_0,
        m_axi_gmem_RREADY => grp_example_Pipeline_5_fu_231_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => ap_const_lv32_0,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_example_Pipeline_5_fu_231_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln56 => trunc_ln2_reg_471,
        res_address0 => grp_example_Pipeline_5_fu_231_res_address0,
        res_ce0 => grp_example_Pipeline_5_fu_231_res_ce0,
        res_q0 => res_q0);

    BUS_A_s_axi_U : component example_BUS_A_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_BUS_A_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_BUS_A_DATA_WIDTH)
    port map (
        AWVALID => s_axi_BUS_A_AWVALID,
        AWREADY => s_axi_BUS_A_AWREADY,
        AWADDR => s_axi_BUS_A_AWADDR,
        WVALID => s_axi_BUS_A_WVALID,
        WREADY => s_axi_BUS_A_WREADY,
        WDATA => s_axi_BUS_A_WDATA,
        WSTRB => s_axi_BUS_A_WSTRB,
        ARVALID => s_axi_BUS_A_ARVALID,
        ARREADY => s_axi_BUS_A_ARREADY,
        ARADDR => s_axi_BUS_A_ARADDR,
        RVALID => s_axi_BUS_A_RVALID,
        RREADY => s_axi_BUS_A_RREADY,
        RDATA => s_axi_BUS_A_RDATA,
        RRESP => s_axi_BUS_A_RRESP,
        BVALID => s_axi_BUS_A_BVALID,
        BREADY => s_axi_BUS_A_BREADY,
        BRESP => s_axi_BUS_A_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        a => a,
        b => b,
        c => c,
        size_r => size_r,
        size_c => size_c,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem_m_axi_U : component example_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARLEN => gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => gmem_AWADDR,
        I_AWLEN => gmem_AWLEN,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => grp_example_Pipeline_5_fu_231_m_axi_gmem_WDATA,
        I_WSTRB => grp_example_Pipeline_5_fu_231_m_axi_gmem_WSTRB,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY);

    mul_32ns_32ns_64_1_1_U21 : component example_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln20_fu_320_p0,
        din1 => mul_ln20_fu_320_p1,
        dout => mul_ln20_fu_320_p2);

    mul_mul_14s_7ns_14_4_1_U22 : component example_mul_mul_14s_7ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_414_p0,
        din1 => grp_fu_414_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_414_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_example_Pipeline_1_fu_197_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_example_Pipeline_1_fu_197_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_example_Pipeline_1_fu_197_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_example_Pipeline_1_fu_197_ap_ready = ap_const_logic_1)) then 
                    grp_example_Pipeline_1_fu_197_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_example_Pipeline_2_fu_205_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_example_Pipeline_2_fu_205_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_example_Pipeline_2_fu_205_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_example_Pipeline_2_fu_205_ap_ready = ap_const_logic_1)) then 
                    grp_example_Pipeline_2_fu_205_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_example_Pipeline_3_fu_213_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_example_Pipeline_3_fu_213_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    grp_example_Pipeline_3_fu_213_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_example_Pipeline_3_fu_213_ap_ready = ap_const_logic_1)) then 
                    grp_example_Pipeline_3_fu_213_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_example_Pipeline_5_fu_231_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_example_Pipeline_5_fu_231_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                    grp_example_Pipeline_5_fu_231_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_example_Pipeline_5_fu_231_ap_ready = ap_const_logic_1)) then 
                    grp_example_Pipeline_5_fu_231_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state33) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                    grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_ready = ap_const_logic_1)) then 
                    grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    a_row_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                a_row_fu_108 <= ap_const_lv31_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state29) and (icmp_ln20_fu_341_p2 = ap_const_lv1_0))) then 
                a_row_fu_108 <= select_ln20_1_fu_369_p3;
            end if; 
        end if;
    end process;

    b_col_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                b_col_fu_104 <= ap_const_lv14_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state29) and (icmp_ln20_fu_341_p2 = ap_const_lv1_0))) then 
                b_col_fu_104 <= add_ln21_fu_381_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_fu_112 <= ap_const_lv64_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state29) and (icmp_ln20_fu_341_p2 = ap_const_lv1_0))) then 
                indvar_flatten_fu_112 <= add_ln20_1_fu_346_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                add_ln29_reg_518 <= add_ln29_fu_402_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                gmem_addr_2_reg_488 <= sext_ln56_fu_304_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                mul_ln20_reg_493 <= mul_ln20_fu_320_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                mul_ln24_reg_512 <= grp_fu_414_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state29) and (icmp_ln20_fu_341_p2 = ap_const_lv1_0))) then
                select_ln20_reg_501 <= select_ln20_fu_361_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                size_c_read_reg_441 <= size_c;
                size_r_read_reg_448 <= size_r;
                trunc_ln1_reg_465 <= b(63 downto 2);
                trunc_ln2_reg_471 <= c(63 downto 2);
                trunc_ln_reg_459 <= a(63 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state36, ap_CS_fsm_state43, ap_CS_fsm_state28, ap_CS_fsm_state29, icmp_ln20_fu_341_p2, grp_example_Pipeline_1_fu_197_ap_done, grp_example_Pipeline_2_fu_205_ap_done, grp_example_Pipeline_3_fu_213_ap_done, grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_done, grp_example_Pipeline_5_fu_231_ap_done, gmem_AWREADY, gmem_ARREADY, gmem_BVALID, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state34, ap_CS_fsm_state38)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_example_Pipeline_1_fu_197_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_example_Pipeline_2_fu_205_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((grp_example_Pipeline_3_fu_213_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state29) and (icmp_ln20_fu_341_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state36 => 
                if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((grp_example_Pipeline_5_fu_231_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    A_address0_assign_proc : process(grp_example_Pipeline_1_fu_197_A_address0, grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_A_address0, ap_CS_fsm_state10, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            A_address0 <= grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            A_address0 <= grp_example_Pipeline_1_fu_197_A_address0;
        else 
            A_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    A_ce0_assign_proc : process(grp_example_Pipeline_1_fu_197_A_ce0, grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_A_ce0, ap_CS_fsm_state10, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            A_ce0 <= grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            A_ce0 <= grp_example_Pipeline_1_fu_197_A_ce0;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_we0_assign_proc : process(grp_example_Pipeline_1_fu_197_A_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            A_we0 <= grp_example_Pipeline_1_fu_197_A_we0;
        else 
            A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_address0_assign_proc : process(grp_example_Pipeline_2_fu_205_B_address0, grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_B_address0, ap_CS_fsm_state19, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            B_address0 <= grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_B_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            B_address0 <= grp_example_Pipeline_2_fu_205_B_address0;
        else 
            B_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    B_ce0_assign_proc : process(grp_example_Pipeline_2_fu_205_B_ce0, grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_B_ce0, ap_CS_fsm_state19, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            B_ce0 <= grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_B_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            B_ce0 <= grp_example_Pipeline_2_fu_205_B_ce0;
        else 
            B_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_we0_assign_proc : process(grp_example_Pipeline_2_fu_205_B_we0, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            B_we0 <= grp_example_Pipeline_2_fu_205_B_we0;
        else 
            B_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln20_1_fu_346_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_112) + unsigned(ap_const_lv64_1));
    add_ln20_fu_355_p2 <= std_logic_vector(unsigned(a_row_fu_108) + unsigned(ap_const_lv31_1));
    add_ln21_fu_381_p2 <= std_logic_vector(unsigned(select_ln20_fu_361_p3) + unsigned(ap_const_lv14_1));
    add_ln29_fu_402_p2 <= std_logic_vector(unsigned(mul_ln24_reg_512) + unsigned(select_ln20_reg_501));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state33 <= ap_NS_fsm(32);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_example_Pipeline_1_fu_197_ap_done)
    begin
        if ((grp_example_Pipeline_1_fu_197_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_example_Pipeline_2_fu_205_ap_done)
    begin
        if ((grp_example_Pipeline_2_fu_205_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_example_Pipeline_3_fu_213_ap_done)
    begin
        if ((grp_example_Pipeline_3_fu_213_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_done)
    begin
        if ((grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(gmem_AWREADY)
    begin
        if ((gmem_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state37_blk <= ap_const_logic_0;

    ap_ST_fsm_state38_blk_assign_proc : process(grp_example_Pipeline_5_fu_231_ap_done)
    begin
        if ((grp_example_Pipeline_5_fu_231_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state38_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state38_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;

    ap_ST_fsm_state43_blk_assign_proc : process(gmem_BVALID)
    begin
        if ((gmem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state43, gmem_BVALID)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state43, gmem_BVALID)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state28, grp_example_Pipeline_1_fu_197_m_axi_gmem_ARADDR, grp_example_Pipeline_2_fu_205_m_axi_gmem_ARADDR, grp_example_Pipeline_3_fu_213_m_axi_gmem_ARADDR, gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state27, sext_ln54_fu_284_p1, sext_ln55_fu_294_p1, sext_ln56_fu_304_p1)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_ARADDR <= sext_ln56_fu_304_p1;
        elsif (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            gmem_ARADDR <= sext_ln55_fu_294_p1;
        elsif (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARADDR <= sext_ln54_fu_284_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            gmem_ARADDR <= grp_example_Pipeline_3_fu_213_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARADDR <= grp_example_Pipeline_2_fu_205_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARADDR <= grp_example_Pipeline_1_fu_197_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state28, grp_example_Pipeline_1_fu_197_m_axi_gmem_ARLEN, grp_example_Pipeline_2_fu_205_m_axi_gmem_ARLEN, grp_example_Pipeline_3_fu_213_m_axi_gmem_ARLEN, gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state27)
    begin
        if ((((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            gmem_ARLEN <= ap_const_lv32_2710;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            gmem_ARLEN <= grp_example_Pipeline_3_fu_213_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARLEN <= grp_example_Pipeline_2_fu_205_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARLEN <= grp_example_Pipeline_1_fu_197_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state28, grp_example_Pipeline_1_fu_197_m_axi_gmem_ARVALID, grp_example_Pipeline_2_fu_205_m_axi_gmem_ARVALID, grp_example_Pipeline_3_fu_213_m_axi_gmem_ARVALID, gmem_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state27)
    begin
        if ((((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            gmem_ARVALID <= grp_example_Pipeline_3_fu_213_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_ARVALID <= grp_example_Pipeline_2_fu_205_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_ARVALID <= grp_example_Pipeline_1_fu_197_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWADDR_assign_proc : process(ap_CS_fsm_state36, gmem_addr_2_reg_488, grp_example_Pipeline_5_fu_231_m_axi_gmem_AWADDR, gmem_AWREADY, ap_CS_fsm_state37, ap_CS_fsm_state38)
    begin
        if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            gmem_AWADDR <= gmem_addr_2_reg_488;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            gmem_AWADDR <= grp_example_Pipeline_5_fu_231_m_axi_gmem_AWADDR;
        else 
            gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWLEN_assign_proc : process(ap_CS_fsm_state36, grp_example_Pipeline_5_fu_231_m_axi_gmem_AWLEN, gmem_AWREADY, ap_CS_fsm_state37, ap_CS_fsm_state38)
    begin
        if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            gmem_AWLEN <= ap_const_lv32_2710;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            gmem_AWLEN <= grp_example_Pipeline_5_fu_231_m_axi_gmem_AWLEN;
        else 
            gmem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(ap_CS_fsm_state36, grp_example_Pipeline_5_fu_231_m_axi_gmem_AWVALID, gmem_AWREADY, ap_CS_fsm_state37, ap_CS_fsm_state38)
    begin
        if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            gmem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            gmem_AWVALID <= grp_example_Pipeline_5_fu_231_m_axi_gmem_AWVALID;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(ap_CS_fsm_state43, grp_example_Pipeline_5_fu_231_m_axi_gmem_BREADY, gmem_BVALID, ap_CS_fsm_state37, ap_CS_fsm_state38)
    begin
        if (((gmem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            gmem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            gmem_BREADY <= grp_example_Pipeline_5_fu_231_m_axi_gmem_BREADY;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(ap_CS_fsm_state28, grp_example_Pipeline_1_fu_197_m_axi_gmem_RREADY, grp_example_Pipeline_2_fu_205_m_axi_gmem_RREADY, grp_example_Pipeline_3_fu_213_m_axi_gmem_RREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            gmem_RREADY <= grp_example_Pipeline_3_fu_213_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            gmem_RREADY <= grp_example_Pipeline_2_fu_205_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_RREADY <= grp_example_Pipeline_1_fu_197_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_WVALID_assign_proc : process(grp_example_Pipeline_5_fu_231_m_axi_gmem_WVALID, ap_CS_fsm_state37, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            gmem_WVALID <= grp_example_Pipeline_5_fu_231_m_axi_gmem_WVALID;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_example_Pipeline_1_fu_197_ap_start <= grp_example_Pipeline_1_fu_197_ap_start_reg;
    grp_example_Pipeline_2_fu_205_ap_start <= grp_example_Pipeline_2_fu_205_ap_start_reg;
    grp_example_Pipeline_3_fu_213_ap_start <= grp_example_Pipeline_3_fu_213_ap_start_reg;
    grp_example_Pipeline_5_fu_231_ap_start <= grp_example_Pipeline_5_fu_231_ap_start_reg;
    grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_start <= grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_start_reg;
    grp_fu_414_p0 <= select_ln20_1_fu_369_p3(14 - 1 downto 0);
    grp_fu_414_p1 <= ap_const_lv14_64(7 - 1 downto 0);
    icmp_ln20_fu_341_p2 <= "1" when (indvar_flatten_fu_112 = mul_ln20_reg_493) else "0";
    icmp_ln21_fu_336_p2 <= "1" when (signed(zext_ln21_fu_332_p1) < signed(size_c_read_reg_441)) else "0";
    mul_ln20_fu_320_p0 <= mul_ln20_fu_320_p00(32 - 1 downto 0);
    mul_ln20_fu_320_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(size_r_read_reg_448),64));
    mul_ln20_fu_320_p1 <= mul_ln20_fu_320_p10(32 - 1 downto 0);
    mul_ln20_fu_320_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(size_c_read_reg_441),64));

    res_address0_assign_proc : process(ap_CS_fsm_state28, grp_example_Pipeline_3_fu_213_res_address0, grp_example_Pipeline_5_fu_231_res_address0, ap_CS_fsm_state38, zext_ln29_fu_406_p1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            res_address0 <= zext_ln29_fu_406_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            res_address0 <= grp_example_Pipeline_5_fu_231_res_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            res_address0 <= grp_example_Pipeline_3_fu_213_res_address0;
        else 
            res_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    res_ce0_assign_proc : process(ap_CS_fsm_state28, grp_example_Pipeline_3_fu_213_res_ce0, grp_example_Pipeline_5_fu_231_res_ce0, ap_CS_fsm_state38, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            res_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            res_ce0 <= grp_example_Pipeline_5_fu_231_res_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            res_ce0 <= grp_example_Pipeline_3_fu_213_res_ce0;
        else 
            res_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    res_d0_assign_proc : process(ap_CS_fsm_state28, grp_example_Pipeline_3_fu_213_res_d0, grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_sum_out, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            res_d0 <= grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_sum_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            res_d0 <= grp_example_Pipeline_3_fu_213_res_d0;
        else 
            res_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    res_we0_assign_proc : process(ap_CS_fsm_state28, grp_example_Pipeline_3_fu_213_res_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            res_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            res_we0 <= grp_example_Pipeline_3_fu_213_res_we0;
        else 
            res_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln20_1_fu_369_p3 <= 
        a_row_fu_108 when (icmp_ln21_fu_336_p2(0) = '1') else 
        add_ln20_fu_355_p2;
    select_ln20_fu_361_p3 <= 
        b_col_fu_104 when (icmp_ln21_fu_336_p2(0) = '1') else 
        ap_const_lv14_0;
        sext_ln54_fu_284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_459),64));

        sext_ln55_fu_294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_465),64));

        sext_ln56_fu_304_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_reg_471),64));

    zext_ln21_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_col_fu_104),32));
    zext_ln29_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln29_reg_518),64));
end behav;
