// Seed: 1384250273
`define pp_3 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3 = id_2;
  logic id_4;
  always @('h0 or 1) begin
    #1 begin
      id_4 = 1;
    end
  end
  always #1
    if (1'h0) begin
      id_3 = id_4;
    end
  assign id_3 = 1;
  task id_5;
    begin
      id_4 = id_3;
    end
  endtask
  logic id_6;
endmodule
