// Seed: 2400544534
module module_0 (
    output reg id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    input id_5
);
  initial begin
    id_0 <= id_1;
  end
  type_16(
      1'b0, ~1
  );
  logic id_6, id_7, id_8, id_9, id_10;
  logic id_11, id_12;
  assign id_10 = id_6;
endmodule
