(_comment "Generated by Fabric Compiler (version 2022.2-SP1-Lite <build 132640>) at Tue May 14 18:46:27 2024")
(_version "1.0.9")
(_model "(Logos/PGL22G/MBG324/-6)")
("Power Settings"
    (Item  title="Settings"
        (Table title="Device Settings"
            (Rows count=1
                (Row family("Logos") device("PGL22G") package("MBG324") speedgrade("-6") tempgrade("Industrial") process("Typical") model("Pre-silicon") )
            )
        )
        (Table title="Environment"
            (Rows count=1
                (Row custom_junction(false) ambient(25) junction(25.7444) theta_ja(21.2) custom_ja(false) ariflow("Still") heatsink("None") theta_sa(0) board_thermal("Normal") )
            )
        )
        (Table title="Power Rail"
            (Rows count=1
                (Row vcc(1.1) vccio33(3.3) vccio25(2.5) vccio18(1.8) vccio15(1.5) vccio12(1.2) vcc33a(3.3) )
            )
        )
        (Table title="Default Activity Rate"
            (Rows count=1
                (Row output_pf(5) clk_freq(100) togg(0.125) prob(0.125) io_togg(0.125) io_prob(0.5) ram_togg(0.125) ram_prob(1) dsp_togg(0.125) dsp_prob(1) )
            )
        )
    )
)
("Power Summary"
    (Item  title="Summary"
        (Table title="Power Summary"
            (Rows count=1
                (Row total_on_chip_power(0.0357077) static_power(0.0337937) external_power(0) junction_temp(25.7444) thermal_margin(74.2556) power_margin(3.50262) )
            )
        )
        (Table title="Logic Device Summary"
            (Rows count=8
                (Row cell("Clock") power(0) percent(0) )
                (Row cell("CLM") power(2.55542e-06) percent(7.1565e-05) )
                (Row cell("IO") power(0.00190216) percent(0.0532704) )
                (Row cell("DRM") power(0) percent(0) )
                (Row cell("APM") power(0) percent(0) )
                (Row cell("ADC") power(0) percent(0) )
                (Row cell("PLL") power(0) percent(0) )
                (Row cell("Net") power(9.20781e-06) percent(0.000257866) )
            )
        )
        (Table title="Power Rail Summary"
            (Rows count=7
                (Row power_rail("vcc") voltage(1.1) current(0.0194722) external_current(0) rail_power(0.0214194) )
                (Row power_rail("vccio33") voltage(3.3) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vccio25") voltage(2.5) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vccio18") voltage(1.8) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vccio15") voltage(1.5) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vccio12") voltage(1.2) current(0.00152586) external_current(0) rail_power(0.00183103) )
                (Row power_rail("vcc33a") voltage(3.3) current(0.00377492) external_current(0) rail_power(0.0124573) )
            )
        )
    )
)
("Power Logics"
    (Item title="Clock"
        (Table title="Clock"
            (Rows count=0
            )
        )
    )
    (Item title="CLM"
        (Table title="CLM"
            (Rows count=1
                (Row name("") clock(100) logic_num(1) rams_num(0) FF_num(0) toggle(0.125) rout_comp(3) signal_rate(12.5) vcc_power(0) )
            )
        )
    )
    (Item title="IO"
        (Table title="IO"
            (Rows count=3
                (Row name("A") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("F") io_standard("LVCMOS12 2mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(7.46007e-06) vcc33a_power(6.36715e-05) onchip_vccio(0.00183103) offchip_vccio(0) )
                (Row name("B") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
            )
        )
    )
    (Item title="DRM"
        (Table title="DRM"
            (Rows count=0
            )
        )
    )
    (Item title="APM"
        (Table title="APM"
            (Rows count=0
            )
        )
    )
    (Item title="ADC"
        (Table title="ADC"
            (Rows count=0
            )
        )
    )
    (Item title="PLL"
        (Table title="PLL"
            (Rows count=0
            )
        )
    )
)
