{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 14:54:00 2017 " "Info: Processing started: Mon Sep 18 14:54:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Coder -c Coder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Coder -c Coder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "9 ex1 11.033 ns Longest " "Info: Longest tpd from source pin \"9\" to destination pin \"ex1\" is 11.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns 9 1 PIN PIN_78 2 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_78; Fanout = 2; PIN Node = '9'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 9 } "NODE_NAME" } } { "Coder.bdf" "" { Schematic "H:/Students/Digital/Qua/Comb/Coder1/Coder.bdf" { { 0 440 456 168 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.225 ns) + CELL(0.088 ns) 7.448 ns inst12~0 2 COMB LC_X1_Y1_N2 1 " "Info: 2: + IC(6.225 ns) + CELL(0.088 ns) = 7.448 ns; Loc. = LC_X1_Y1_N2; Fanout = 1; COMB Node = 'inst12~0'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.313 ns" { 9 inst12~0 } "NODE_NAME" } } { "Coder.bdf" "" { Schematic "H:/Students/Digital/Qua/Comb/Coder1/Coder.bdf" { { 240 560 624 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.454 ns) 8.229 ns inst12 3 COMB LC_X1_Y1_N5 1 " "Info: 3: + IC(0.327 ns) + CELL(0.454 ns) = 8.229 ns; Loc. = LC_X1_Y1_N5; Fanout = 1; COMB Node = 'inst12'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.781 ns" { inst12~0 inst12 } "NODE_NAME" } } { "Coder.bdf" "" { Schematic "H:/Students/Digital/Qua/Comb/Coder1/Coder.bdf" { { 240 560 624 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(1.634 ns) 11.033 ns ex1 4 PIN PIN_22 0 " "Info: 4: + IC(1.170 ns) + CELL(1.634 ns) = 11.033 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'ex1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { inst12 ex1 } "NODE_NAME" } } { "Coder.bdf" "" { Schematic "H:/Students/Digital/Qua/Comb/Coder1/Coder.bdf" { { 288 624 800 304 "ex1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.311 ns ( 30.01 % ) " "Info: Total cell delay = 3.311 ns ( 30.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.722 ns ( 69.99 % ) " "Info: Total interconnect delay = 7.722 ns ( 69.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "11.033 ns" { 9 inst12~0 inst12 ex1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "11.033 ns" { 9 {} 9~out0 {} inst12~0 {} inst12 {} ex1 {} } { 0.000ns 0.000ns 6.225ns 0.327ns 1.170ns } { 0.000ns 1.135ns 0.088ns 0.454ns 1.634ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 14:54:00 2017 " "Info: Processing ended: Mon Sep 18 14:54:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
