INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/temp/gits/VLSI/assignment1/assignment1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dflip
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module dec3_8
INFO: [VRFC 10-311] analyzing module mux8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/temp/gits/VLSI/assignment1/assignment1.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
