{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473754446680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473754446690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 16:14:06 2016 " "Processing started: Tue Sep 13 16:14:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473754446690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473754446690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rx_module -c Rx_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rx_module -c Rx_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473754446690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1473754446910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Detect_module " "Found entity 1: Detect_module" {  } { { "Detect_module.v" "" { Text "D:/workspace1/NewDocument/RS232/Rx_module/Detect_module.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473754458754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473754458754 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 rx_bps_module.v(31) " "Verilog HDL Expression warning at rx_bps_module.v(31): truncated literal to match 12 bits" {  } { { "rx_bps_module.v" "" { Text "D:/workspace1/NewDocument/RS232/Rx_module/rx_bps_module.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1473754458754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_bps_module " "Found entity 1: rx_bps_module" {  } { { "rx_bps_module.v" "" { Text "D:/workspace1/NewDocument/RS232/Rx_module/rx_bps_module.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473754458754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473754458754 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rx_control_module.v(27) " "Verilog HDL information at rx_control_module.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "rx_control_module.v" "" { Text "D:/workspace1/NewDocument/RS232/Rx_module/rx_control_module.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1473754458754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_control_module " "Found entity 1: rx_control_module" {  } { { "rx_control_module.v" "" { Text "D:/workspace1/NewDocument/RS232/Rx_module/rx_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473754458754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473754458754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_module " "Found entity 1: Rx_module" {  } { { "Rx_module.v" "" { Text "D:/workspace1/NewDocument/RS232/Rx_module/Rx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473754458754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473754458754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rx_module " "Elaborating entity \"Rx_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1473754458874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detect_module Detect_module:U1 " "Elaborating entity \"Detect_module\" for hierarchy \"Detect_module:U1\"" {  } { { "Rx_module.v" "U1" { Text "D:/workspace1/NewDocument/RS232/Rx_module/Rx_module.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473754459244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_bps_module rx_bps_module:U2 " "Elaborating entity \"rx_bps_module\" for hierarchy \"rx_bps_module:U2\"" {  } { { "Rx_module.v" "U2" { Text "D:/workspace1/NewDocument/RS232/Rx_module/Rx_module.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473754459314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_control_module rx_control_module:U3 " "Elaborating entity \"rx_control_module\" for hierarchy \"rx_control_module:U3\"" {  } { { "Rx_module.v" "U3" { Text "D:/workspace1/NewDocument/RS232/Rx_module/Rx_module.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473754459334 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Detect_module.v" "" { Text "D:/workspace1/NewDocument/RS232/Rx_module/Detect_module.v" 25 -1 0 } } { "Detect_module.v" "" { Text "D:/workspace1/NewDocument/RS232/Rx_module/Detect_module.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1473754461764 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1473754461764 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RX_Data\[0\] GND " "Pin \"RX_Data\[0\]\" is stuck at GND" {  } { { "Rx_module.v" "" { Text "D:/workspace1/NewDocument/RS232/Rx_module/Rx_module.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1473754461884 "|Rx_module|RX_Data[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1473754461884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1473754462154 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/workspace1/NewDocument/RS232/Rx_module/output_files/Rx_module.map.smsg " "Generated suppressed messages file D:/workspace1/NewDocument/RS232/Rx_module/output_files/Rx_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1473754463304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1473754463994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473754463994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1473754465704 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1473754465704 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1473754465704 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1473754465704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473754465734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 16:14:25 2016 " "Processing ended: Tue Sep 13 16:14:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473754465734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473754465734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473754465734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473754465734 ""}
