# RISCV_Pipeline_Core
This repository contains the design files of RISC-V Pipeline Core

A 5-stage pipelined **RISC-V (RV32I)** processor implemented in **Verilog HDL**.  
This project simulates instruction-level parallelism and demonstrates how pipelining improves CPU throughput and performance.

---

## ğŸ§  Overview

This project implements a simplified version of a **RISC-V processor** supporting the **RV32I instruction set** with a **5-stage pipeline architecture**:
1. **Instruction Fetch (IF)**
2. **Instruction Decode (ID)**
3. **Execution (EX)**
4. **Memory Access (MEM)**
5. **Write Back (WB)**

It includes hazard detection, data forwarding, and control logic for efficient pipeline operation.

---

## ğŸš€ Features

- ğŸ§© **5-Stage Pipeline** â€” IF, ID, EX, MEM, WB  
- âš¡ **Hazard Handling** â€” Implements *data forwarding* and *pipeline stalling*  
- ğŸ§® **ALU Design** â€” Supports arithmetic and logical operations  
- ğŸ§  **Control Unit** â€” Decodes RISC-V instructions and generates control signals  
- ğŸ” **Branch and Jump Handling** â€” Basic control hazard resolution  
- ğŸ’¾ **Instruction & Data Memory** â€” Synchronous memory interface  
- ğŸ§° **Simulation Support** â€” Verified using *ModelSim* and *GTKWave*

---

## ğŸ§± Architecture

```text
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  IF    â”‚â”€â”€â”€â–º Instruction Fetch
        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¤
        â”‚  ID    â”‚â”€â”€â”€â–º Instruction Decode
        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¤
        â”‚  EX    â”‚â”€â”€â”€â–º Execute (ALU Operations)
        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¤
        â”‚  MEM   â”‚â”€â”€â”€â–º Memory Access
        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¤
        â”‚  WB    â”‚â”€â”€â”€â–º Write Back
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜


