Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 10 14:18:22 2023
| Host         : Alexs-Spectre360 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5top_timing_summary_routed.rpt -pb lab5top_timing_summary_routed.pb -rpx lab5top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1326)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2214)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1326)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Datapath/Control/Jump_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Datapath/Control/Jump_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Datapath/ID_EX_Reg/ALUOp_o_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Datapath/ID_EX_Reg/ALUOp_o_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Datapath/ID_EX_Reg/ALUOp_o_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Datapath/ID_EX_Reg/ALUOp_o_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Datapath/IF_ID_Reg/Instruction_out_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Datapath/IF_ID_Reg/Instruction_out_reg[18]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Datapath/IF_ID_Reg/Instruction_out_reg[19]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Datapath/IF_ID_Reg/Instruction_out_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Datapath/IF_ID_Reg/Instruction_out_reg[26]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Datapath/IF_ID_Reg/Instruction_out_reg[27]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Datapath/IF_ID_Reg/Instruction_out_reg[28]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Datapath/IF_ID_Reg/Instruction_out_reg[29]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Datapath/IF_ID_Reg/Instruction_out_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Datapath/IF_ID_Reg/Instruction_out_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Datapath/IF_ID_Reg/Instruction_out_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Datapath/IF_ID_Reg/Instruction_out_reg[5]/Q (HIGH)

 There are 1102 register/latch pins with no clock driven by root clock pin: cd/ClkOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2214)
---------------------------------------------------
 There are 2214 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.126        0.000                      0                   73        0.231        0.000                      0                   73        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.126        0.000                      0                   73        0.231        0.000                      0                   73        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.828ns (18.882%)  route 3.557ns (81.118%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    cd/Clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cd/DivCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  cd/DivCnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.524    cd/DivCnt[4]
    SLICE_X50Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.648 f  cd/DivCnt[25]_i_7/O
                         net (fo=2, routed)           0.670     7.318    cd/DivCnt[25]_i_7_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.442 f  cd/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.937     8.379    cd/DivCnt[25]_i_4_n_1
    SLICE_X50Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.503 r  cd/DivCnt[25]_i_1/O
                         net (fo=26, routed)          1.117     9.620    cd/DivCnt[25]_i_1_n_1
    SLICE_X51Y99         FDRE                                         r  cd/DivCnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd/Clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  cd/DivCnt_reg[25]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    14.746    cd/DivCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.497%)  route 3.419ns (80.503%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    cd/Clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cd/DivCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  cd/DivCnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.524    cd/DivCnt[4]
    SLICE_X50Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.648 f  cd/DivCnt[25]_i_7/O
                         net (fo=2, routed)           0.670     7.318    cd/DivCnt[25]_i_7_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.442 f  cd/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.937     8.379    cd/DivCnt[25]_i_4_n_1
    SLICE_X50Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.503 r  cd/DivCnt[25]_i_1/O
                         net (fo=26, routed)          0.979     9.481    cd/DivCnt[25]_i_1_n_1
    SLICE_X51Y98         FDRE                                         r  cd/DivCnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd/Clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  cd/DivCnt_reg[21]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429    14.746    cd/DivCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.497%)  route 3.419ns (80.503%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    cd/Clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cd/DivCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  cd/DivCnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.524    cd/DivCnt[4]
    SLICE_X50Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.648 f  cd/DivCnt[25]_i_7/O
                         net (fo=2, routed)           0.670     7.318    cd/DivCnt[25]_i_7_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.442 f  cd/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.937     8.379    cd/DivCnt[25]_i_4_n_1
    SLICE_X50Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.503 r  cd/DivCnt[25]_i_1/O
                         net (fo=26, routed)          0.979     9.481    cd/DivCnt[25]_i_1_n_1
    SLICE_X51Y98         FDRE                                         r  cd/DivCnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd/Clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  cd/DivCnt_reg[22]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429    14.746    cd/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.497%)  route 3.419ns (80.503%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    cd/Clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cd/DivCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  cd/DivCnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.524    cd/DivCnt[4]
    SLICE_X50Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.648 f  cd/DivCnt[25]_i_7/O
                         net (fo=2, routed)           0.670     7.318    cd/DivCnt[25]_i_7_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.442 f  cd/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.937     8.379    cd/DivCnt[25]_i_4_n_1
    SLICE_X50Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.503 r  cd/DivCnt[25]_i_1/O
                         net (fo=26, routed)          0.979     9.481    cd/DivCnt[25]_i_1_n_1
    SLICE_X51Y98         FDRE                                         r  cd/DivCnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd/Clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  cd/DivCnt_reg[23]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429    14.746    cd/DivCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.497%)  route 3.419ns (80.503%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    cd/Clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cd/DivCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  cd/DivCnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.524    cd/DivCnt[4]
    SLICE_X50Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.648 f  cd/DivCnt[25]_i_7/O
                         net (fo=2, routed)           0.670     7.318    cd/DivCnt[25]_i_7_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.442 f  cd/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.937     8.379    cd/DivCnt[25]_i_4_n_1
    SLICE_X50Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.503 r  cd/DivCnt[25]_i_1/O
                         net (fo=26, routed)          0.979     9.481    cd/DivCnt[25]_i_1_n_1
    SLICE_X51Y98         FDRE                                         r  cd/DivCnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd/Clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  cd/DivCnt_reg[24]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429    14.746    cd/DivCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.828ns (20.203%)  route 3.270ns (79.797%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    cd/Clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cd/DivCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  cd/DivCnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.524    cd/DivCnt[4]
    SLICE_X50Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.648 f  cd/DivCnt[25]_i_7/O
                         net (fo=2, routed)           0.670     7.318    cd/DivCnt[25]_i_7_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.442 f  cd/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.937     8.379    cd/DivCnt[25]_i_4_n_1
    SLICE_X50Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.503 r  cd/DivCnt[25]_i_1/O
                         net (fo=26, routed)          0.831     9.333    cd/DivCnt[25]_i_1_n_1
    SLICE_X51Y97         FDRE                                         r  cd/DivCnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd/Clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cd/DivCnt_reg[17]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429    14.746    cd/DivCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.828ns (20.203%)  route 3.270ns (79.797%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    cd/Clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cd/DivCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  cd/DivCnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.524    cd/DivCnt[4]
    SLICE_X50Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.648 f  cd/DivCnt[25]_i_7/O
                         net (fo=2, routed)           0.670     7.318    cd/DivCnt[25]_i_7_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.442 f  cd/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.937     8.379    cd/DivCnt[25]_i_4_n_1
    SLICE_X50Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.503 r  cd/DivCnt[25]_i_1/O
                         net (fo=26, routed)          0.831     9.333    cd/DivCnt[25]_i_1_n_1
    SLICE_X51Y97         FDRE                                         r  cd/DivCnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd/Clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cd/DivCnt_reg[18]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429    14.746    cd/DivCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.828ns (20.203%)  route 3.270ns (79.797%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    cd/Clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cd/DivCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  cd/DivCnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.524    cd/DivCnt[4]
    SLICE_X50Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.648 f  cd/DivCnt[25]_i_7/O
                         net (fo=2, routed)           0.670     7.318    cd/DivCnt[25]_i_7_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.442 f  cd/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.937     8.379    cd/DivCnt[25]_i_4_n_1
    SLICE_X50Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.503 r  cd/DivCnt[25]_i_1/O
                         net (fo=26, routed)          0.831     9.333    cd/DivCnt[25]_i_1_n_1
    SLICE_X51Y97         FDRE                                         r  cd/DivCnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd/Clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cd/DivCnt_reg[19]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429    14.746    cd/DivCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.828ns (20.203%)  route 3.270ns (79.797%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    cd/Clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cd/DivCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  cd/DivCnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.524    cd/DivCnt[4]
    SLICE_X50Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.648 f  cd/DivCnt[25]_i_7/O
                         net (fo=2, routed)           0.670     7.318    cd/DivCnt[25]_i_7_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.442 f  cd/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.937     8.379    cd/DivCnt[25]_i_4_n_1
    SLICE_X50Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.503 r  cd/DivCnt[25]_i_1/O
                         net (fo=26, routed)          0.831     9.333    cd/DivCnt[25]_i_1_n_1
    SLICE_X51Y97         FDRE                                         r  cd/DivCnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd/Clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cd/DivCnt_reg[20]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429    14.746    cd/DivCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 cd/DivCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.828ns (20.961%)  route 3.122ns (79.039%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    cd/Clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cd/DivCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  cd/DivCnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.524    cd/DivCnt[4]
    SLICE_X50Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.648 f  cd/DivCnt[25]_i_7/O
                         net (fo=2, routed)           0.670     7.318    cd/DivCnt[25]_i_7_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.442 f  cd/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.937     8.379    cd/DivCnt[25]_i_4_n_1
    SLICE_X50Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.503 r  cd/DivCnt[25]_i_1/O
                         net (fo=26, routed)          0.682     9.185    cd/DivCnt[25]_i_1_n_1
    SLICE_X51Y96         FDRE                                         r  cd/DivCnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.511    14.934    cd/Clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  cd/DivCnt_reg[13]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    14.745    cd/DivCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  5.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cd/DivCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ClkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.565     1.484    cd/Clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  cd/DivCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cd/DivCnt_reg[14]/Q
                         net (fo=2, routed)           0.066     1.692    cd/DivCnt[14]
    SLICE_X50Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.737 r  cd/DivCnt[25]_i_5/O
                         net (fo=2, routed)           0.067     1.803    cd/DivCnt[25]_i_5_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  cd/ClkOut_i_1/O
                         net (fo=1, routed)           0.000     1.848    cd/ClkOut_i_1_n_1
    SLICE_X50Y96         FDRE                                         r  cd/ClkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.835     2.000    cd/Clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  cd/ClkOut_reg/C
                         clock pessimism             -0.502     1.497    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.617    cd/ClkOut_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tfdd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tfdd/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.564     1.483    tfdd/Clk_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  tfdd/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  tfdd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.762    tfdd/cnt_reg_n_1_[10]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  tfdd/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    tfdd/cnt_reg[8]_i_1_n_6
    SLICE_X38Y86         FDRE                                         r  tfdd/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.835     2.000    tfdd/Clk_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  tfdd/cnt_reg[10]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.134     1.617    tfdd/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tfdd/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tfdd/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.564     1.483    tfdd/Clk_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  tfdd/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  tfdd/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.762    tfdd/cnt_reg_n_1_[6]
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  tfdd/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    tfdd/cnt_reg[4]_i_1_n_6
    SLICE_X38Y85         FDRE                                         r  tfdd/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.835     2.000    tfdd/Clk_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  tfdd/cnt_reg[6]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.134     1.617    tfdd/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tfdd/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tfdd/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.565     1.484    tfdd/Clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  tfdd/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  tfdd/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.763    tfdd/cnt_reg_n_1_[14]
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  tfdd/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    tfdd/cnt_reg[12]_i_1_n_6
    SLICE_X38Y87         FDRE                                         r  tfdd/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.836     2.001    tfdd/Clk_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  tfdd/cnt_reg[14]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.134     1.618    tfdd/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cd/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.485    cd/Clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cd/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cd/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.117     1.744    cd/DivCnt[20]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  cd/DivCnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    cd/data0[20]
    SLICE_X51Y97         FDRE                                         r  cd/DivCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.836     2.001    cd/Clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  cd/DivCnt_reg[20]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    cd/DivCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cd/DivCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.565     1.484    cd/Clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  cd/DivCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cd/DivCnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.746    cd/DivCnt[12]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  cd/DivCnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    cd/data0[12]
    SLICE_X51Y95         FDRE                                         r  cd/DivCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.835     2.000    cd/Clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  cd/DivCnt_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    cd/DivCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cd/DivCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.565     1.484    cd/Clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  cd/DivCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cd/DivCnt_reg[16]/Q
                         net (fo=2, routed)           0.120     1.746    cd/DivCnt[16]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  cd/DivCnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    cd/data0[16]
    SLICE_X51Y96         FDRE                                         r  cd/DivCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.835     2.000    cd/Clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  cd/DivCnt_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    cd/DivCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cd/DivCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.565     1.484    cd/Clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cd/DivCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cd/DivCnt_reg[4]/Q
                         net (fo=2, routed)           0.120     1.746    cd/DivCnt[4]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  cd/DivCnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    cd/data0[4]
    SLICE_X51Y93         FDRE                                         r  cd/DivCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.835     2.000    cd/Clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  cd/DivCnt_reg[4]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    cd/DivCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cd/DivCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.565     1.484    cd/Clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  cd/DivCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cd/DivCnt_reg[8]/Q
                         net (fo=2, routed)           0.120     1.746    cd/DivCnt[8]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  cd/DivCnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    cd/data0[8]
    SLICE_X51Y94         FDRE                                         r  cd/DivCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.835     2.000    cd/Clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  cd/DivCnt_reg[8]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    cd/DivCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cd/DivCnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/DivCnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.485    cd/Clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  cd/DivCnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cd/DivCnt_reg[24]/Q
                         net (fo=3, routed)           0.120     1.747    cd/DivCnt[24]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  cd/DivCnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    cd/data0[24]
    SLICE_X51Y98         FDRE                                         r  cd/DivCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.836     2.001    cd/Clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  cd/DivCnt_reg[24]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105     1.590    cd/DivCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    cd/ClkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y93    cd/DivCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    cd/DivCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    cd/DivCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    cd/DivCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    cd/DivCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    cd/DivCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    cd/DivCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    cd/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    cd/ClkOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93    cd/DivCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cd/DivCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cd/DivCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cd/DivCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    cd/DivCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    cd/DivCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    cd/DivCnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    cd/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    cd/DivCnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y88    tfdd/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y88    tfdd/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y88    tfdd/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y88    tfdd/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    cd/ClkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    cd/ClkOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93    cd/DivCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93    cd/DivCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cd/DivCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cd/DivCnt_reg[10]/C



