system_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v,incdir="$ref_dir/../../../../summer_lab_01.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../summer_lab_01.gen/sources_1/bd/system/ipshared/f42d/hdl"incdir="../../../../summer_lab_01.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../summer_lab_01.gen/sources_1/bd/system/ipshared/f42d/hdl"
system.v,verilog,xil_defaultlib,../../../bd/system/sim/system.v,incdir="$ref_dir/../../../../summer_lab_01.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../summer_lab_01.gen/sources_1/bd/system/ipshared/f42d/hdl"incdir="../../../../summer_lab_01.gen/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../summer_lab_01.gen/sources_1/bd/system/ipshared/f42d/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
