Restore Archived Project report for de10_vga_ball
Fri Feb 18 13:16:38 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Fri Feb 18 13:16:38 2022 ;
; Revision Name                   ; de10_vga_ball                         ;
; Top-level Entity Name           ; de10_vga_ball                         ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'C:/Users/calho/Documents/de10standard/de10_vga_ball/de10_vga_ball_tmp_archive.qar' into the 'C:/Users/calho/Documents/de10standard/de10_vga_ball_sprites/' directory
Info: Generated report 'de10_vga_ball.restore.rpt'


+-----------------------------------------------------------------------------------------+
; Files Restored                                                                          ;
+-----------------------------------------------------------------------------------------+
; File Name                                                                               ;
+-----------------------------------------------------------------------------------------+
; qar_info.json                                                                           ;
; db/de10_vgaball_debug_auto_stripped.stp                                                 ;
; de10_vga_ball.SDC                                                                       ;
; de10_vga_ball.qpf                                                                       ;
; de10_vga_ball.qsf                                                                       ;
; de10_vga_ball.sdc                                                                       ;
; de10_vga_ball.vhd                                                                       ;
; de10_vga_ball_assignment_defaults.qdf                                                   ;
; de10_vga_raster_hw.tcl                                                                  ;
; de10_vgaball_debug.stp                                                                  ;
; hps.qsys                                                                                ;
; hps.sopcinfo                                                                            ;
; hps/hps.bsf                                                                             ;
; hps/hps.cmp                                                                             ;
; hps/hps.html                                                                            ;
; hps/hps.xml                                                                             ;
; hps/hps_bb.v                                                                            ;
; hps/hps_generation.rpt                                                                  ;
; hps/hps_generation_previous.rpt                                                         ;
; hps/hps_inst.v                                                                          ;
; hps/hps_inst.vhd                                                                        ;
; hps/synthesis/hps.debuginfo                                                             ;
; hps/synthesis/hps.qip                                                                   ;
; hps/synthesis/hps.regmap                                                                ;
; hps/synthesis/hps.vhd                                                                   ;
; hps/synthesis/hps_hps_0_hps.svd                                                         ;
; hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                 ;
; hps/synthesis/submodules/altera_avalon_sc_fifo.v                                        ;
; hps/synthesis/submodules/altera_avalon_st_pipeline_base.v                               ;
; hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                             ;
; hps/synthesis/submodules/altera_default_burst_converter.sv                              ;
; hps/synthesis/submodules/altera_incr_burst_converter.sv                                 ;
; hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                  ;
; hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv           ;
; hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                             ;
; hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                  ;
; hps/synthesis/submodules/altera_merlin_address_alignment.sv                             ;
; hps/synthesis/submodules/altera_merlin_arbitrator.sv                                    ;
; hps/synthesis/submodules/altera_merlin_axi_master_ni.sv                                 ;
; hps/synthesis/submodules/altera_merlin_burst_adapter.sv                                 ;
; hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                            ;
; hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv                             ;
; hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                          ;
; hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ;
; hps/synthesis/submodules/altera_merlin_reorder_memory.sv                                ;
; hps/synthesis/submodules/altera_merlin_slave_agent.sv                                   ;
; hps/synthesis/submodules/altera_merlin_slave_translator.sv                              ;
; hps/synthesis/submodules/altera_merlin_traffic_limiter.sv                               ;
; hps/synthesis/submodules/altera_merlin_width_adapter.sv                                 ;
; hps/synthesis/submodules/altera_reset_controller.sdc                                    ;
; hps/synthesis/submodules/altera_reset_controller.v                                      ;
; hps/synthesis/submodules/altera_reset_synchronizer.v                                    ;
; hps/synthesis/submodules/altera_wrap_burst_converter.sv                                 ;
; hps/synthesis/submodules/de10_vga_raster.vhd                                            ;
; hps/synthesis/submodules/hps.pre.xml                                                    ;
; hps/synthesis/submodules/hps_AC_ROM.hex                                                 ;
; hps/synthesis/submodules/hps_hex0.v                                                     ;
; hps/synthesis/submodules/hps_hps_0.v                                                    ;
; hps/synthesis/submodules/hps_hps_0_fpga_interfaces.sv                                   ;
; hps/synthesis/submodules/hps_hps_0_hps_io.v                                             ;
; hps/synthesis/submodules/hps_hps_0_hps_io_border.sdc                                    ;
; hps/synthesis/submodules/hps_hps_0_hps_io_border.sv                                     ;
; hps/synthesis/submodules/hps_inst_ROM.hex                                               ;
; hps/synthesis/submodules/hps_led.v                                                      ;
; hps/synthesis/submodules/hps_mm_interconnect_0.v                                        ;
; hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v                      ;
; hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_001.v                  ;
; hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ;
; hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ;
; hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv                             ;
; hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv                               ;
; hps/synthesis/submodules/hps_mm_interconnect_0_router.sv                                ;
; hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv                            ;
; hps/synthesis/submodules/hps_mm_interconnect_0_router_003.sv                            ;
; hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv                             ;
; hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv                               ;
; hps/synthesis/submodules/hps_sdram.v                                                    ;
; hps/synthesis/submodules/hps_sdram_p0.ppf                                               ;
; hps/synthesis/submodules/hps_sdram_p0.sdc                                               ;
; hps/synthesis/submodules/hps_sdram_p0.sv                                                ;
; hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                          ;
; hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                ;
; hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                 ;
; hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                         ;
; hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                        ;
; hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                            ;
; hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                    ;
; hps/synthesis/submodules/hps_sdram_p0_iss_probe.v                                       ;
; hps/synthesis/submodules/hps_sdram_p0_parameters.tcl                                    ;
; hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv                                        ;
; hps/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl                               ;
; hps/synthesis/submodules/hps_sdram_p0_pin_map.tcl                                       ;
; hps/synthesis/submodules/hps_sdram_p0_report_timing.tcl                                 ;
; hps/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl                            ;
; hps/synthesis/submodules/hps_sdram_p0_reset.v                                           ;
; hps/synthesis/submodules/hps_sdram_p0_reset_sync.v                                      ;
; hps/synthesis/submodules/hps_sdram_p0_timing.tcl                                        ;
; hps/synthesis/submodules/hps_sdram_pll.sv                                               ;
; hps/synthesis/submodules/sequencer/alt_types.pre.h                                      ;
; hps/synthesis/submodules/sequencer/emif.pre.xml                                         ;
; hps/synthesis/submodules/sequencer/sdram_io.pre.h                                       ;
; hps/synthesis/submodules/sequencer/sequencer.pre.c                                      ;
; hps/synthesis/submodules/sequencer/sequencer.pre.h                                      ;
; hps/synthesis/submodules/sequencer/sequencer_auto.pre.h                                 ;
; hps/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                         ;
; hps/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                       ;
; hps/synthesis/submodules/sequencer/sequencer_defines.pre.h                              ;
; hps/synthesis/submodules/sequencer/system.pre.h                                         ;
; hps/synthesis/submodules/sequencer/tclrpt.pre.c                                         ;
; hps/synthesis/submodules/sequencer/tclrpt.pre.h                                         ;
; sevenseg.vhd                                                                            ;
+-----------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


