<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p258" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_258{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_258{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_258{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_258{left:189px;bottom:998px;letter-spacing:-0.11px;}
#t5_258{left:538px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6_258{left:538px;bottom:976px;letter-spacing:-0.11px;}
#t7_258{left:538px;bottom:959px;letter-spacing:-0.11px;}
#t8_258{left:538px;bottom:943px;letter-spacing:-0.1px;}
#t9_258{left:538px;bottom:921px;letter-spacing:-0.11px;}
#ta_258{left:538px;bottom:904px;letter-spacing:-0.1px;}
#tb_258{left:189px;bottom:880px;letter-spacing:-0.17px;}
#tc_258{left:538px;bottom:880px;letter-spacing:-0.12px;}
#td_258{left:538px;bottom:859px;letter-spacing:-0.11px;}
#te_258{left:538px;bottom:842px;letter-spacing:-0.11px;}
#tf_258{left:538px;bottom:825px;letter-spacing:-0.11px;}
#tg_258{left:538px;bottom:804px;letter-spacing:-0.11px;}
#th_258{left:538px;bottom:787px;letter-spacing:-0.1px;}
#ti_258{left:189px;bottom:762px;letter-spacing:-0.17px;}
#tj_258{left:538px;bottom:762px;letter-spacing:-0.12px;}
#tk_258{left:538px;bottom:741px;letter-spacing:-0.11px;}
#tl_258{left:538px;bottom:724px;letter-spacing:-0.11px;}
#tm_258{left:538px;bottom:707px;letter-spacing:-0.11px;}
#tn_258{left:538px;bottom:686px;letter-spacing:-0.11px;}
#to_258{left:538px;bottom:669px;letter-spacing:-0.1px;}
#tp_258{left:189px;bottom:645px;letter-spacing:-0.17px;}
#tq_258{left:538px;bottom:645px;letter-spacing:-0.12px;}
#tr_258{left:538px;bottom:623px;letter-spacing:-0.11px;}
#ts_258{left:538px;bottom:606px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tt_258{left:538px;bottom:585px;letter-spacing:-0.11px;}
#tu_258{left:538px;bottom:568px;letter-spacing:-0.1px;}
#tv_258{left:189px;bottom:544px;letter-spacing:-0.17px;}
#tw_258{left:538px;bottom:544px;letter-spacing:-0.12px;}
#tx_258{left:538px;bottom:522px;letter-spacing:-0.11px;}
#ty_258{left:538px;bottom:506px;letter-spacing:-0.11px;}
#tz_258{left:538px;bottom:489px;letter-spacing:-0.11px;}
#t10_258{left:538px;bottom:467px;letter-spacing:-0.11px;}
#t11_258{left:538px;bottom:451px;letter-spacing:-0.1px;}
#t12_258{left:189px;bottom:426px;letter-spacing:-0.14px;}
#t13_258{left:538px;bottom:426px;letter-spacing:-0.14px;}
#t14_258{left:81px;bottom:402px;letter-spacing:-0.16px;}
#t15_258{left:138px;bottom:402px;letter-spacing:-0.15px;}
#t16_258{left:189px;bottom:402px;letter-spacing:-0.15px;}
#t17_258{left:445px;bottom:402px;letter-spacing:-0.15px;}
#t18_258{left:538px;bottom:402px;letter-spacing:-0.12px;}
#t19_258{left:81px;bottom:377px;letter-spacing:-0.16px;}
#t1a_258{left:138px;bottom:377px;letter-spacing:-0.15px;}
#t1b_258{left:189px;bottom:377px;letter-spacing:-0.15px;}
#t1c_258{left:445px;bottom:377px;letter-spacing:-0.15px;}
#t1d_258{left:538px;bottom:377px;letter-spacing:-0.12px;}
#t1e_258{left:81px;bottom:353px;letter-spacing:-0.17px;}
#t1f_258{left:138px;bottom:353px;letter-spacing:-0.16px;}
#t1g_258{left:189px;bottom:353px;letter-spacing:-0.15px;}
#t1h_258{left:445px;bottom:353px;letter-spacing:-0.13px;}
#t1i_258{left:538px;bottom:353px;letter-spacing:-0.12px;}
#t1j_258{left:81px;bottom:328px;letter-spacing:-0.17px;}
#t1k_258{left:138px;bottom:328px;letter-spacing:-0.16px;}
#t1l_258{left:189px;bottom:328px;letter-spacing:-0.15px;}
#t1m_258{left:445px;bottom:328px;letter-spacing:-0.13px;}
#t1n_258{left:538px;bottom:328px;letter-spacing:-0.12px;}
#t1o_258{left:81px;bottom:304px;letter-spacing:-0.16px;}
#t1p_258{left:138px;bottom:304px;letter-spacing:-0.15px;}
#t1q_258{left:189px;bottom:304px;letter-spacing:-0.15px;}
#t1r_258{left:445px;bottom:304px;letter-spacing:-0.15px;}
#t1s_258{left:538px;bottom:304px;letter-spacing:-0.12px;}
#t1t_258{left:81px;bottom:279px;letter-spacing:-0.16px;}
#t1u_258{left:138px;bottom:279px;letter-spacing:-0.15px;}
#t1v_258{left:189px;bottom:279px;letter-spacing:-0.15px;}
#t1w_258{left:445px;bottom:279px;letter-spacing:-0.15px;}
#t1x_258{left:538px;bottom:279px;letter-spacing:-0.12px;}
#t1y_258{left:81px;bottom:255px;letter-spacing:-0.17px;}
#t1z_258{left:138px;bottom:255px;letter-spacing:-0.16px;}
#t20_258{left:189px;bottom:255px;letter-spacing:-0.15px;}
#t21_258{left:445px;bottom:255px;letter-spacing:-0.13px;}
#t22_258{left:538px;bottom:255px;letter-spacing:-0.12px;}
#t23_258{left:81px;bottom:231px;letter-spacing:-0.17px;}
#t24_258{left:138px;bottom:231px;letter-spacing:-0.16px;}
#t25_258{left:189px;bottom:231px;letter-spacing:-0.15px;}
#t26_258{left:445px;bottom:231px;letter-spacing:-0.13px;}
#t27_258{left:538px;bottom:231px;letter-spacing:-0.12px;}
#t28_258{left:81px;bottom:206px;letter-spacing:-0.16px;}
#t29_258{left:138px;bottom:206px;letter-spacing:-0.15px;}
#t2a_258{left:189px;bottom:206px;letter-spacing:-0.15px;}
#t2b_258{left:445px;bottom:206px;letter-spacing:-0.15px;}
#t2c_258{left:538px;bottom:206px;letter-spacing:-0.12px;}
#t2d_258{left:81px;bottom:182px;letter-spacing:-0.16px;}
#t2e_258{left:138px;bottom:182px;letter-spacing:-0.15px;}
#t2f_258{left:189px;bottom:182px;letter-spacing:-0.15px;}
#t2g_258{left:445px;bottom:182px;letter-spacing:-0.15px;}
#t2h_258{left:538px;bottom:182px;letter-spacing:-0.12px;}
#t2i_258{left:81px;bottom:157px;letter-spacing:-0.17px;}
#t2j_258{left:138px;bottom:157px;letter-spacing:-0.16px;}
#t2k_258{left:189px;bottom:157px;letter-spacing:-0.15px;}
#t2l_258{left:445px;bottom:157px;letter-spacing:-0.13px;}
#t2m_258{left:538px;bottom:157px;letter-spacing:-0.12px;}
#t2n_258{left:81px;bottom:133px;letter-spacing:-0.17px;}
#t2o_258{left:138px;bottom:133px;letter-spacing:-0.16px;}
#t2p_258{left:189px;bottom:133px;letter-spacing:-0.15px;}
#t2q_258{left:445px;bottom:133px;letter-spacing:-0.13px;}
#t2r_258{left:538px;bottom:133px;letter-spacing:-0.12px;}
#t2s_258{left:90px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2t_258{left:176px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2u_258{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2v_258{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2w_258{left:230px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2x_258{left:467px;bottom:1046px;letter-spacing:-0.14px;}
#t2y_258{left:647px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t2z_258{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t30_258{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_258{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_258{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_258{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_258{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_258{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts258" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg258Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg258" style="-webkit-user-select: none;"><object width="935" height="1210" data="258/258.svg" type="image/svg+xml" id="pdf258" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_258" class="t s1_258">2-242 </span><span id="t2_258" class="t s1_258">Vol. 4 </span>
<span id="t3_258" class="t s2_258">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_258" class="t s3_258">25 </span><span id="t5_258" class="t s3_258">Core Power Limiting Log </span>
<span id="t6_258" class="t s3_258">When set, indicates that the Core Power Limiting </span>
<span id="t7_258" class="t s3_258">Status bit has asserted since the log bit was last </span>
<span id="t8_258" class="t s3_258">cleared. </span>
<span id="t9_258" class="t s3_258">This log bit will remain set until cleared by software </span>
<span id="ta_258" class="t s3_258">writing 0. </span>
<span id="tb_258" class="t s3_258">26 </span><span id="tc_258" class="t s3_258">Package-Level PL1 Power Limiting Log </span>
<span id="td_258" class="t s3_258">When set, indicates that the Package Level PL1 </span>
<span id="te_258" class="t s3_258">Power Limiting Status bit has asserted since the log </span>
<span id="tf_258" class="t s3_258">bit was last cleared. </span>
<span id="tg_258" class="t s3_258">This log bit will remain set until cleared by software </span>
<span id="th_258" class="t s3_258">writing 0. </span>
<span id="ti_258" class="t s3_258">27 </span><span id="tj_258" class="t s3_258">Package-Level PL2 Power Limiting Log </span>
<span id="tk_258" class="t s3_258">When set, indicates that the Package Level PL2 </span>
<span id="tl_258" class="t s3_258">Power Limiting Status bit has asserted since the log </span>
<span id="tm_258" class="t s3_258">bit was last cleared. </span>
<span id="tn_258" class="t s3_258">This log bit will remain set until cleared by software </span>
<span id="to_258" class="t s3_258">writing 0. </span>
<span id="tp_258" class="t s3_258">28 </span><span id="tq_258" class="t s3_258">Max Turbo Limit Log </span>
<span id="tr_258" class="t s3_258">When set, indicates that the Max Turbo Limit Status </span>
<span id="ts_258" class="t s3_258">bit has asserted since the log bit was last cleared. </span>
<span id="tt_258" class="t s3_258">This log bit will remain set until cleared by software </span>
<span id="tu_258" class="t s3_258">writing 0. </span>
<span id="tv_258" class="t s3_258">29 </span><span id="tw_258" class="t s3_258">Turbo Transition Attenuation Log </span>
<span id="tx_258" class="t s3_258">When set, indicates that the Turbo Transition </span>
<span id="ty_258" class="t s3_258">Attenuation Status bit has asserted since the log bit </span>
<span id="tz_258" class="t s3_258">was last cleared. </span>
<span id="t10_258" class="t s3_258">This log bit will remain set until cleared by software </span>
<span id="t11_258" class="t s3_258">writing 0. </span>
<span id="t12_258" class="t s3_258">63:30 </span><span id="t13_258" class="t s3_258">Reserved </span>
<span id="t14_258" class="t s3_258">700H </span><span id="t15_258" class="t s3_258">1792 </span><span id="t16_258" class="t s3_258">MSR_UNC_CBO_0_PERFEVTSEL0 </span><span id="t17_258" class="t s3_258">Package </span><span id="t18_258" class="t s3_258">Uncore C-Box 0, Counter 0 Event Select MSR </span>
<span id="t19_258" class="t s3_258">701H </span><span id="t1a_258" class="t s3_258">1793 </span><span id="t1b_258" class="t s3_258">MSR_UNC_CBO_0_PERFEVTSEL1 </span><span id="t1c_258" class="t s3_258">Package </span><span id="t1d_258" class="t s3_258">Uncore C-Box 0, Counter 1 Event Select MSR </span>
<span id="t1e_258" class="t s3_258">706H </span><span id="t1f_258" class="t s3_258">1798 </span><span id="t1g_258" class="t s3_258">MSR_UNC_CBO_0_PERFCTR0 </span><span id="t1h_258" class="t s3_258">Package </span><span id="t1i_258" class="t s3_258">Uncore C-Box 0, Performance Counter 0 </span>
<span id="t1j_258" class="t s3_258">707H </span><span id="t1k_258" class="t s3_258">1799 </span><span id="t1l_258" class="t s3_258">MSR_UNC_CBO_0_PERFCTR1 </span><span id="t1m_258" class="t s3_258">Package </span><span id="t1n_258" class="t s3_258">Uncore C-Box 0, Performance Counter 1 </span>
<span id="t1o_258" class="t s3_258">710H </span><span id="t1p_258" class="t s3_258">1808 </span><span id="t1q_258" class="t s3_258">MSR_UNC_CBO_1_PERFEVTSEL0 </span><span id="t1r_258" class="t s3_258">Package </span><span id="t1s_258" class="t s3_258">Uncore C-Box 1, Counter 0 Event Select MSR </span>
<span id="t1t_258" class="t s3_258">711H </span><span id="t1u_258" class="t s3_258">1809 </span><span id="t1v_258" class="t s3_258">MSR_UNC_CBO_1_PERFEVTSEL1 </span><span id="t1w_258" class="t s3_258">Package </span><span id="t1x_258" class="t s3_258">Uncore C-Box 1, Counter 1 Event Select MSR </span>
<span id="t1y_258" class="t s3_258">716H </span><span id="t1z_258" class="t s3_258">1814 </span><span id="t20_258" class="t s3_258">MSR_UNC_CBO_1_PERFCTR0 </span><span id="t21_258" class="t s3_258">Package </span><span id="t22_258" class="t s3_258">Uncore C-Box 1, Performance Counter 0 </span>
<span id="t23_258" class="t s3_258">717H </span><span id="t24_258" class="t s3_258">1815 </span><span id="t25_258" class="t s3_258">MSR_UNC_CBO_1_PERFCTR1 </span><span id="t26_258" class="t s3_258">Package </span><span id="t27_258" class="t s3_258">Uncore C-Box 1, Performance Counter 1 </span>
<span id="t28_258" class="t s3_258">720H </span><span id="t29_258" class="t s3_258">1824 </span><span id="t2a_258" class="t s3_258">MSR_UNC_CBO_2_PERFEVTSEL0 </span><span id="t2b_258" class="t s3_258">Package </span><span id="t2c_258" class="t s3_258">Uncore C-Box 2, Counter 0 Event Select MSR </span>
<span id="t2d_258" class="t s3_258">721H </span><span id="t2e_258" class="t s3_258">1824 </span><span id="t2f_258" class="t s3_258">MSR_UNC_CBO_2_PERFEVTSEL1 </span><span id="t2g_258" class="t s3_258">Package </span><span id="t2h_258" class="t s3_258">Uncore C-Box 2, Counter 1 Event Select MSR </span>
<span id="t2i_258" class="t s3_258">726H </span><span id="t2j_258" class="t s3_258">1830 </span><span id="t2k_258" class="t s3_258">MSR_UNC_CBO_2_PERFCTR0 </span><span id="t2l_258" class="t s3_258">Package </span><span id="t2m_258" class="t s3_258">Uncore C-Box 2, Performance Counter 0 </span>
<span id="t2n_258" class="t s3_258">727H </span><span id="t2o_258" class="t s3_258">1831 </span><span id="t2p_258" class="t s3_258">MSR_UNC_CBO_2_PERFCTR1 </span><span id="t2q_258" class="t s3_258">Package </span><span id="t2r_258" class="t s3_258">Uncore C-Box 2, Performance Counter 1 </span>
<span id="t2s_258" class="t s4_258">Table 2-30. </span><span id="t2t_258" class="t s4_258">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture) (Contd.) </span>
<span id="t2u_258" class="t s5_258">Register </span>
<span id="t2v_258" class="t s5_258">Address </span><span id="t2w_258" class="t s5_258">Register Name / Bit Fields </span><span id="t2x_258" class="t s5_258">Scope </span><span id="t2y_258" class="t s5_258">Bit Description </span>
<span id="t2z_258" class="t s5_258">Hex </span><span id="t30_258" class="t s5_258">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
