
---------- Begin Simulation Statistics ----------
final_tick                               127378273000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 405743                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663508                       # Number of bytes of host memory used
host_op_rate                                   410217                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   246.46                       # Real time elapsed on the host
host_tick_rate                              516827875                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.127378                       # Number of seconds simulated
sim_ticks                                127378273000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102842                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.273783                       # CPI: cycles per instruction
system.cpu.discardedOps                        976284                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        10677396                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.785063                       # IPC: instructions per cycle
system.cpu.numCycles                        127378273                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55116018     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167367     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379081      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102842                       # Class of committed instruction
system.cpu.tickCycles                       116700877                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         51302                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2091                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          285                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       314153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7431                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       629627                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7716                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6501768                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5094013                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            349130                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4084571                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4077252                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.820813                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  312562                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          675681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102891                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           572790                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37439                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43551554                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43551554                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43560091                       # number of overall hits
system.cpu.dcache.overall_hits::total        43560091                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       329260                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         329260                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       329472                       # number of overall misses
system.cpu.dcache.overall_misses::total        329472                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13363848000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13363848000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13363848000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13363848000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43880814                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43880814                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43889563                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43889563                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007504                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007504                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007507                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007507                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40587.523538                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40587.523538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40561.407343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40561.407343                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       199790                       # number of writebacks
system.cpu.dcache.writebacks::total            199790                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20978                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       308282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       308282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       308478                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       308478                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11752731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11752731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11765758000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11765758000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007029                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007029                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38123.312422                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38123.312422                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38141.319640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38141.319640                       # average overall mshr miss latency
system.cpu.dcache.replacements                 307967                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37329262                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37329262                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       230720                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        230720                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8729610000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8729610000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37559982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37559982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006143                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006143                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37836.381761                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37836.381761                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5323                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5323                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8150492000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8150492000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36160.605509                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36160.605509                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6222292                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6222292                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        98540                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        98540                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4634238000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4634238000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47029.003450                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47029.003450                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15655                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15655                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        82885                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        82885                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3602239000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3602239000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43460.686493                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43460.686493                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8537                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8537                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          212                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          212                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8749                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8749                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.024231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          196                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          196                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     13027000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     13027000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.022403                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.022403                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 66464.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 66464.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.131137                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43868901                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            308479                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.210332                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.131137                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994397                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994397                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44198374                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44198374                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48868532                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40555244                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6265994                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     17284237                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17284237                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17284237                       # number of overall hits
system.cpu.icache.overall_hits::total        17284237                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6998                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6998                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6998                       # number of overall misses
system.cpu.icache.overall_misses::total          6998                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    296738000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    296738000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    296738000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    296738000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17291235                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17291235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17291235                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17291235                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000405                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42403.258074                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42403.258074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42403.258074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42403.258074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6183                       # number of writebacks
system.cpu.icache.writebacks::total              6183                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         6998                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6998                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6998                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6998                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    282742000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    282742000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    282742000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    282742000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000405                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000405                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000405                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000405                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40403.258074                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40403.258074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40403.258074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40403.258074                       # average overall mshr miss latency
system.cpu.icache.replacements                   6183                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17284237                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17284237                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6998                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6998                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    296738000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    296738000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17291235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17291235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42403.258074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42403.258074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    282742000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    282742000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40403.258074                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40403.258074                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           812.586428                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17291235                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6998                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2470.882395                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   812.586428                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793541                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.793541                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          815                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          811                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.795898                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17298233                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17298233                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 127378273000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101102842                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 5526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               282545                       # number of demand (read+write) hits
system.l2.demand_hits::total                   288071                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5526                       # number of overall hits
system.l2.overall_hits::.cpu.data              282545                       # number of overall hits
system.l2.overall_hits::total                  288071                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1472                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              25934                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27406                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1472                       # number of overall misses
system.l2.overall_misses::.cpu.data             25934                       # number of overall misses
system.l2.overall_misses::total                 27406                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    144607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2682818000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2827425000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    144607000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2682818000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2827425000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           308479                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               315477                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          308479                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              315477                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.210346                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.084071                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086872                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.210346                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.084071                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086872                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98238.451087                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103447.906223                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103168.101876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98238.451087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103447.906223                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103168.101876                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16271                       # number of writebacks
system.l2.writebacks::total                     16271                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         25926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27396                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        25926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27396                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    115029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2163743000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2278772000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    115029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2163743000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2278772000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.210060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.084045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.210060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.084045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086840                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78251.020408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83458.420119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83179.004234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78251.020408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83458.420119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83179.004234                       # average overall mshr miss latency
system.l2.replacements                          29524                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       199790                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           199790                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       199790                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       199790                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5672                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5672                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5672                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5672                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2098                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2098                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             65487                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 65487                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           17422                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17422                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1781922000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1781922000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         82909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             82909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.210134                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.210134                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102279.990816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102279.990816                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        17422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1433482000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1433482000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.210134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.210134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82279.990816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82279.990816                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    144607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    144607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.210346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.210346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98238.451087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98238.451087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    115029000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    115029000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.210060                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.210060                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78251.020408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78251.020408                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        217058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            217058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    900896000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    900896000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       225570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        225570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.037736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105838.345865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105838.345865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8504                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8504                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    730261000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    730261000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.037700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85872.648166                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85872.648166                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2033.747424                       # Cycle average of tags in use
system.l2.tags.total_refs                      625428                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31572                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.809578                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     193.510451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.325898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1814.911075                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.094488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.886187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993041                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          697                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1214                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1286644                       # Number of tag accesses
system.l2.tags.data_accesses                  1286644                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     16233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     25044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007012444500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          922                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          922                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              101708                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15314                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27396                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16271                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27396                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16271                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    882                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    38                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.32                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27396                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16271                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   26043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.757050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.584415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.541815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           919     99.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.22%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           922                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.590022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.570408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.813184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              184     19.96%     19.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      2.06%     22.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              710     77.01%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           922                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   56448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1753344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1041344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     13.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  127358018000                       # Total gap between requests
system.mem_ctrls.avgGap                    2916573.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        94080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1602816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1037952                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 738587.498356175725                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 12583119.257708888501                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 8148579.624721400440                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1470                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        25926                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        16271                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     39558750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    838475000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2984479914750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26910.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32341.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 183423263.15                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        94080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1659264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1753344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        94080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        94080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1041344                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1041344                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1470                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        25926                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          27396                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        16271                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         16271                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       738587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     13026272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         13764859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       738587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       738587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      8175209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         8175209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      8175209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       738587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     13026272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        21940068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                26514                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               16218                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           95                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1618                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1070                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          473                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               380896250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             132570000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          878033750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14365.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33115.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               10102                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              13420                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            38.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        19210                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   142.365851                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    99.021747                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   184.310150                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        12091     62.94%     62.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4768     24.82%     87.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          755      3.93%     91.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          432      2.25%     93.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          322      1.68%     95.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          212      1.10%     96.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          152      0.79%     97.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          121      0.63%     98.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          357      1.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        19210                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1696896                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1037952                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               13.321707                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                8.148580                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.17                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        78661380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        41809515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      104829480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      35699580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10054895760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14135743500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  37009473120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   61461112335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.508601                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  96066529250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4253340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27058403750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        58498020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        31092435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       84480480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      48958380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10054895760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13793074890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  37298036160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   61369036125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   481.785745                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  96829181750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4253340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  26295751250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9974                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16271                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7635                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17422                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17422                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9974                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        78698                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  78698                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2794688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2794688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27396                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27396    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27396                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           116386000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          147882000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            232568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       216061                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6183                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          121430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            82909                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           82909                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6998                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       225570                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        20179                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       924925                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                945104                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       843584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32529216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               33372800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           29524                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1041344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           345001                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.029261                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.173369                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 335191     97.16%     97.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9525      2.76%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    285      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             345001                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 127378273000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1041573000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20997996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         925444992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
