#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0xaaaad4575150 .scope module, "bcd_verilator" "bcd_verilator" 2 38;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "BCD_SL";
    .port_info 3 /OUTPUT 4 "BCD_SH";
    .port_info 4 /OUTPUT 4 "BCD_ML";
    .port_info 5 /OUTPUT 4 "BCD_MH";
v0xaaaad45ab3d0_0 .net "BCD_MH", 3 0, L_0xaaaad45af820;  1 drivers
v0xaaaad45ab4b0_0 .net "BCD_ML", 3 0, L_0xaaaad45af680;  1 drivers
v0xaaaad45ab580_0 .net "BCD_SH", 3 0, L_0xaaaad45af530;  1 drivers
v0xaaaad45ab680_0 .net "BCD_SL", 3 0, L_0xaaaad45af3e0;  1 drivers
v0xaaaad45ab750_0 .net "MHT", 0 0, L_0xaaaad45af610;  1 drivers
v0xaaaad45ab890_0 .net "MLT", 0 0, L_0xaaaad45af4c0;  1 drivers
v0xaaaad45ab980_0 .net "SHT", 0 0, L_0xaaaad45af350;  1 drivers
o0xffff81dfa588 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaad45aba70_0 .net "clk", 0 0, o0xffff81dfa588;  0 drivers
o0xffff81dfa0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaad45abb10_0 .net "reset", 0 0, o0xffff81dfa0d8;  0 drivers
v0xaaaad45abbb0_0 .net "trash", 0 0, L_0xaaaad45af760;  1 drivers
S_0xaaaad4588ee0 .scope module, "MH" "BCDC" 2 51, 2 4 0, S_0xaaaad4575150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "next";
    .port_info 3 /OUTPUT 4 "BCD";
P_0xaaaad456eb10 .param/l "rstat" 0 2 5, +C4<00000000000000000000000000000101>;
L_0xaaaad45af760 .functor BUFZ 1, v0xaaaad45a9810_0, C4<0>, C4<0>, C4<0>;
L_0xaaaad45af820 .functor BUFZ 4, v0xaaaad45a98d0_0, C4<0000>, C4<0000>, C4<0000>;
v0xaaaad4583b10_0 .net "BCD", 3 0, L_0xaaaad45af820;  alias, 1 drivers
v0xaaaad45a9810_0 .var "inext", 0 0;
v0xaaaad45a98d0_0 .var "istate", 3 0;
v0xaaaad45a9990_0 .net "next", 0 0, L_0xaaaad45af760;  alias, 1 drivers
v0xaaaad45a9a50_0 .net "reset", 0 0, o0xffff81dfa0d8;  alias, 0 drivers
v0xaaaad45a9b60_0 .net "trigger", 0 0, L_0xaaaad45af610;  alias, 1 drivers
E_0xaaaad457e850 .event posedge, v0xaaaad45a9a50_0, v0xaaaad45a9b60_0;
S_0xaaaad45876b0 .scope module, "ML" "BCDC" 2 50, 2 4 0, S_0xaaaad4575150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "next";
    .port_info 3 /OUTPUT 4 "BCD";
P_0xaaaad45a9d10 .param/l "rstat" 0 2 5, +C4<00000000000000000000000000001001>;
L_0xaaaad45af610 .functor BUFZ 1, v0xaaaad45a9f40_0, C4<0>, C4<0>, C4<0>;
L_0xaaaad45af680 .functor BUFZ 4, v0xaaaad45aa000_0, C4<0000>, C4<0000>, C4<0000>;
v0xaaaad45a9e40_0 .net "BCD", 3 0, L_0xaaaad45af680;  alias, 1 drivers
v0xaaaad45a9f40_0 .var "inext", 0 0;
v0xaaaad45aa000_0 .var "istate", 3 0;
v0xaaaad45aa0c0_0 .net "next", 0 0, L_0xaaaad45af610;  alias, 1 drivers
v0xaaaad45aa160_0 .net "reset", 0 0, o0xffff81dfa0d8;  alias, 0 drivers
v0xaaaad45aa250_0 .net "trigger", 0 0, L_0xaaaad45af4c0;  alias, 1 drivers
E_0xaaaad45626d0 .event posedge, v0xaaaad45a9a50_0, v0xaaaad45aa250_0;
S_0xaaaad4585e80 .scope module, "SH" "BCDC" 2 49, 2 4 0, S_0xaaaad4575150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "next";
    .port_info 3 /OUTPUT 4 "BCD";
P_0xaaaad45aa3a0 .param/l "rstat" 0 2 5, +C4<00000000000000000000000000000101>;
L_0xaaaad45af4c0 .functor BUFZ 1, v0xaaaad45aa630_0, C4<0>, C4<0>, C4<0>;
L_0xaaaad45af530 .functor BUFZ 4, v0xaaaad45aa6f0_0, C4<0000>, C4<0000>, C4<0000>;
v0xaaaad45aa530_0 .net "BCD", 3 0, L_0xaaaad45af530;  alias, 1 drivers
v0xaaaad45aa630_0 .var "inext", 0 0;
v0xaaaad45aa6f0_0 .var "istate", 3 0;
v0xaaaad45aa7e0_0 .net "next", 0 0, L_0xaaaad45af4c0;  alias, 1 drivers
v0xaaaad45aa8b0_0 .net "reset", 0 0, o0xffff81dfa0d8;  alias, 0 drivers
v0xaaaad45aa9f0_0 .net "trigger", 0 0, L_0xaaaad45af350;  alias, 1 drivers
E_0xaaaad458a940 .event posedge, v0xaaaad45a9a50_0, v0xaaaad45aa9f0_0;
S_0xaaaad45aab10 .scope module, "SL" "BCDC" 2 48, 2 4 0, S_0xaaaad4575150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "next";
    .port_info 3 /OUTPUT 4 "BCD";
P_0xaaaad45aacf0 .param/l "rstat" 0 2 5, +C4<00000000000000000000000000001001>;
L_0xaaaad45af350 .functor BUFZ 1, v0xaaaad45aaf40_0, C4<0>, C4<0>, C4<0>;
L_0xaaaad45af3e0 .functor BUFZ 4, v0xaaaad45ab000_0, C4<0000>, C4<0000>, C4<0000>;
v0xaaaad45aae40_0 .net "BCD", 3 0, L_0xaaaad45af3e0;  alias, 1 drivers
v0xaaaad45aaf40_0 .var "inext", 0 0;
v0xaaaad45ab000_0 .var "istate", 3 0;
v0xaaaad45ab0f0_0 .net "next", 0 0, L_0xaaaad45af350;  alias, 1 drivers
v0xaaaad45ab1c0_0 .net "reset", 0 0, o0xffff81dfa0d8;  alias, 0 drivers
v0xaaaad45ab2b0_0 .net "trigger", 0 0, o0xffff81dfa588;  alias, 0 drivers
E_0xaaaad458bb60 .event posedge, v0xaaaad45a9a50_0, v0xaaaad45ab2b0_0;
S_0xaaaad456f070 .scope module, "testbench" "testbench" 3 19;
 .timescale 0 0;
v0xaaaad45aedd0_0 .net "BCD_MH", 3 0, L_0xaaaad45afd20;  1 drivers
v0xaaaad45aeeb0_0 .net "BCD_ML", 3 0, L_0xaaaad45afba0;  1 drivers
v0xaaaad45aef70_0 .net "BCD_SH", 3 0, L_0xaaaad45afa70;  1 drivers
v0xaaaad45af060_0 .net "BCD_SL", 3 0, L_0xaaaad45af970;  1 drivers
v0xaaaad45af170_0 .var "clk", 0 0;
v0xaaaad45af2b0_0 .var "reset", 0 0;
S_0xaaaad45abc90 .scope module, "t" "timert" 3 38, 3 3 0, S_0xaaaad456f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "BCD_SL";
    .port_info 3 /OUTPUT 4 "BCD_SH";
    .port_info 4 /OUTPUT 4 "BCD_ML";
    .port_info 5 /OUTPUT 4 "BCD_MH";
v0xaaaad45ae440_0 .net "BCD_MH", 3 0, L_0xaaaad45afd20;  alias, 1 drivers
v0xaaaad45ae520_0 .net "BCD_ML", 3 0, L_0xaaaad45afba0;  alias, 1 drivers
v0xaaaad45ae5f0_0 .net "BCD_SH", 3 0, L_0xaaaad45afa70;  alias, 1 drivers
v0xaaaad45ae6f0_0 .net "BCD_SL", 3 0, L_0xaaaad45af970;  alias, 1 drivers
v0xaaaad45ae7c0_0 .net "MHT", 0 0, L_0xaaaad45afb00;  1 drivers
v0xaaaad45ae900_0 .net "MLT", 0 0, L_0xaaaad45afa00;  1 drivers
v0xaaaad45ae9f0_0 .net "SHT", 0 0, L_0xaaaad45af900;  1 drivers
v0xaaaad45aeae0_0 .net "clk", 0 0, v0xaaaad45af170_0;  1 drivers
v0xaaaad45aeb80_0 .net "reset", 0 0, v0xaaaad45af2b0_0;  1 drivers
v0xaaaad45aecb0_0 .net "trash", 0 0, L_0xaaaad45afc60;  1 drivers
S_0xaaaad45abee0 .scope module, "MH" "BCDC" 3 16, 2 4 0, S_0xaaaad45abc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "next";
    .port_info 3 /OUTPUT 4 "BCD";
P_0xaaaad45ac090 .param/l "rstat" 0 2 5, +C4<00000000000000000000000000000101>;
L_0xaaaad45afc60 .functor BUFZ 1, v0xaaaad45ac3b0_0, C4<0>, C4<0>, C4<0>;
L_0xaaaad45afd20 .functor BUFZ 4, v0xaaaad45ac470_0, C4<0000>, C4<0000>, C4<0000>;
v0xaaaad45ac2b0_0 .net "BCD", 3 0, L_0xaaaad45afd20;  alias, 1 drivers
v0xaaaad45ac3b0_0 .var "inext", 0 0;
v0xaaaad45ac470_0 .var "istate", 3 0;
v0xaaaad45ac560_0 .net "next", 0 0, L_0xaaaad45afc60;  alias, 1 drivers
v0xaaaad45ac620_0 .net "reset", 0 0, v0xaaaad45af2b0_0;  alias, 1 drivers
v0xaaaad45ac730_0 .net "trigger", 0 0, L_0xaaaad45afb00;  alias, 1 drivers
E_0xaaaad45ac230 .event posedge, v0xaaaad45ac620_0, v0xaaaad45ac730_0;
S_0xaaaad45ac870 .scope module, "ML" "BCDC" 3 15, 2 4 0, S_0xaaaad45abc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "next";
    .port_info 3 /OUTPUT 4 "BCD";
P_0xaaaad45aca70 .param/l "rstat" 0 2 5, +C4<00000000000000000000000000001001>;
L_0xaaaad45afb00 .functor BUFZ 1, v0xaaaad45acd10_0, C4<0>, C4<0>, C4<0>;
L_0xaaaad45afba0 .functor BUFZ 4, v0xaaaad45acdd0_0, C4<0000>, C4<0000>, C4<0000>;
v0xaaaad45acc10_0 .net "BCD", 3 0, L_0xaaaad45afba0;  alias, 1 drivers
v0xaaaad45acd10_0 .var "inext", 0 0;
v0xaaaad45acdd0_0 .var "istate", 3 0;
v0xaaaad45acec0_0 .net "next", 0 0, L_0xaaaad45afb00;  alias, 1 drivers
v0xaaaad45acf90_0 .net "reset", 0 0, v0xaaaad45af2b0_0;  alias, 1 drivers
v0xaaaad45ad080_0 .net "trigger", 0 0, L_0xaaaad45afa00;  alias, 1 drivers
E_0xaaaad45acbb0 .event posedge, v0xaaaad45ac620_0, v0xaaaad45ad080_0;
S_0xaaaad45ad1b0 .scope module, "SH" "BCDC" 3 14, 2 4 0, S_0xaaaad45abc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "next";
    .port_info 3 /OUTPUT 4 "BCD";
P_0xaaaad45ad390 .param/l "rstat" 0 2 5, +C4<00000000000000000000000000000101>;
L_0xaaaad45afa00 .functor BUFZ 1, v0xaaaad45ad660_0, C4<0>, C4<0>, C4<0>;
L_0xaaaad45afa70 .functor BUFZ 4, v0xaaaad45ad720_0, C4<0000>, C4<0000>, C4<0000>;
v0xaaaad45ad560_0 .net "BCD", 3 0, L_0xaaaad45afa70;  alias, 1 drivers
v0xaaaad45ad660_0 .var "inext", 0 0;
v0xaaaad45ad720_0 .var "istate", 3 0;
v0xaaaad45ad810_0 .net "next", 0 0, L_0xaaaad45afa00;  alias, 1 drivers
v0xaaaad45ad8e0_0 .net "reset", 0 0, v0xaaaad45af2b0_0;  alias, 1 drivers
v0xaaaad45ada20_0 .net "trigger", 0 0, L_0xaaaad45af900;  alias, 1 drivers
E_0xaaaad45ad500 .event posedge, v0xaaaad45ac620_0, v0xaaaad45ada20_0;
S_0xaaaad45adb40 .scope module, "SL" "BCDC" 3 13, 2 4 0, S_0xaaaad45abc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "next";
    .port_info 3 /OUTPUT 4 "BCD";
P_0xaaaad45add20 .param/l "rstat" 0 2 5, +C4<00000000000000000000000000001001>;
L_0xaaaad45af900 .functor BUFZ 1, v0xaaaad45adfb0_0, C4<0>, C4<0>, C4<0>;
L_0xaaaad45af970 .functor BUFZ 4, v0xaaaad45ae070_0, C4<0000>, C4<0000>, C4<0000>;
v0xaaaad45adeb0_0 .net "BCD", 3 0, L_0xaaaad45af970;  alias, 1 drivers
v0xaaaad45adfb0_0 .var "inext", 0 0;
v0xaaaad45ae070_0 .var "istate", 3 0;
v0xaaaad45ae160_0 .net "next", 0 0, L_0xaaaad45af900;  alias, 1 drivers
v0xaaaad45ae230_0 .net "reset", 0 0, v0xaaaad45af2b0_0;  alias, 1 drivers
v0xaaaad45ae320_0 .net "trigger", 0 0, v0xaaaad45af170_0;  alias, 1 drivers
E_0xaaaad45ade30 .event posedge, v0xaaaad45ac620_0, v0xaaaad45ae320_0;
    .scope S_0xaaaad45aab10;
T_0 ;
    %wait E_0xaaaad458bb60;
    %load/vec4 v0xaaaad45ab1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45ab000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45aaf40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xaaaad45ab000_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45ab000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad45aaf40_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xaaaad45ab000_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45aaf40_0, 0;
T_0.4 ;
    %load/vec4 v0xaaaad45ab000_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaad45ab000_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xaaaad4585e80;
T_1 ;
    %wait E_0xaaaad458a940;
    %load/vec4 v0xaaaad45aa8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45aa6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45aa630_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xaaaad45aa6f0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45aa6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad45aa630_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0xaaaad45aa6f0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45aa630_0, 0;
T_1.4 ;
    %load/vec4 v0xaaaad45aa6f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaad45aa6f0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xaaaad45876b0;
T_2 ;
    %wait E_0xaaaad45626d0;
    %load/vec4 v0xaaaad45aa160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45aa000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45a9f40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaaad45aa000_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45aa000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad45a9f40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0xaaaad45aa000_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45a9f40_0, 0;
T_2.4 ;
    %load/vec4 v0xaaaad45aa000_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaad45aa000_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaad4588ee0;
T_3 ;
    %wait E_0xaaaad457e850;
    %load/vec4 v0xaaaad45a9a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45a98d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45a9810_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xaaaad45a98d0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45a98d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad45a9810_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0xaaaad45a98d0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45a9810_0, 0;
T_3.4 ;
    %load/vec4 v0xaaaad45a98d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaad45a98d0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaad45adb40;
T_4 ;
    %wait E_0xaaaad45ade30;
    %load/vec4 v0xaaaad45ae230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45ae070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45adfb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaad45ae070_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45ae070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad45adfb0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xaaaad45ae070_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45adfb0_0, 0;
T_4.4 ;
    %load/vec4 v0xaaaad45ae070_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaad45ae070_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaad45ad1b0;
T_5 ;
    %wait E_0xaaaad45ad500;
    %load/vec4 v0xaaaad45ad8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45ad720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45ad660_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaad45ad720_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45ad720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad45ad660_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xaaaad45ad720_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45ad660_0, 0;
T_5.4 ;
    %load/vec4 v0xaaaad45ad720_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaad45ad720_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaad45ac870;
T_6 ;
    %wait E_0xaaaad45acbb0;
    %load/vec4 v0xaaaad45acf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45acdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45acd10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xaaaad45acdd0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45acdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad45acd10_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0xaaaad45acdd0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45acd10_0, 0;
T_6.4 ;
    %load/vec4 v0xaaaad45acdd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaad45acdd0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaad45abee0;
T_7 ;
    %wait E_0xaaaad45ac230;
    %load/vec4 v0xaaaad45ac620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45ac470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45ac3b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaad45ac470_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad45ac470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad45ac3b0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xaaaad45ac470_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad45ac3b0_0, 0;
T_7.4 ;
    %load/vec4 v0xaaaad45ac470_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaad45ac470_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaad456f070;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad45af2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad45af170_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0xaaaad456f070;
T_9 ;
    %vpi_call 3 28 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaad456f070 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad45af2b0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad45af2b0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad45af2b0_0, 0, 1;
    %delay 7400, 0;
    %vpi_call 3 33 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xaaaad456f070;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0xaaaad45af170_0;
    %nor/r;
    %store/vec4 v0xaaaad45af170_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaad456f070;
T_11 ;
    %vpi_call 3 46 "$monitor", $time, v0xaaaad45af170_0, v0xaaaad45af2b0_0, v0xaaaad45af060_0, v0xaaaad45aef70_0, v0xaaaad45aeeb0_0, v0xaaaad45aedd0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xaaaad456f070;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0xaaaad45af170_0;
    %nor/r;
    %store/vec4 v0xaaaad45af170_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bcd_verilator.v";
    "bcdclk.v";
