Warning (10268): Verilog HDL information at timegen.v(52): always construct contains both blocking and non-blocking assignments File: C:/Users/sritu/OneDrive/Desktop/Alarm_clock/Alarm_clock_project/Maven_Silicon_Pilot_Project/Maven_Silicon_Pilot_Project_Solution/rtl/timegen.v Line: 52
