# Reading E:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+E:/repos/ECEN5863_HW/HW7_Practical/Quartus {E:/repos/ECEN5863_HW/HW7_Practical/Quartus/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:06 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/repos/ECEN5863_HW/HW7_Practical/Quartus" E:/repos/ECEN5863_HW/HW7_Practical/Quartus/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 21:29:06 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.counter
# vsim work.counter 
# Start time: 21:29:14 on Nov 02,2020
# Loading sv_std.std
# Loading work.counter
add wave -position end  sim:/counter/clk
add wave -position end  sim:/counter/reset
add wave -position end  sim:/counter/en
add wave -position end  sim:/counter/TC
add wave -position end  sim:/counter/q
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brian  Hostname: BPC  ProcessID: 1960
#           Attempting to use alternate WLF file "./wlft43yxkd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft43yxkd
force -freeze sim:/counter/clk 1 0, 0 {10 ps} -r 20
force -freeze sim:/counter/en 1 0
run
run
run
run
run
run
force -freeze sim:/counter/reset 1 0
run
run
# End time: 21:30:17 on Nov 02,2020, Elapsed time: 0:01:03
# Errors: 0, Warnings: 2
