<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86CallingConv.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">X86CallingConv.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="X86CallingConv_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//=== X86CallingConv.cpp - X86 Custom Calling Convention Impl   -*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the implementation of custom routines for the X86</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Calling Convention that aren&#39;t done by tablegen.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="X86CallingConv_8h.html">X86CallingConv.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="X86Subtarget_8h.html">X86Subtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"></span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/// When regcall calling convention compiled to 32 bit arch, special treatment</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/// is required for 64 bit masks.</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/// The value should be assigned to two GPRs.</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/// \return true if registers were allocated and false otherwise.</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#a4634e79ad97015aa93f2379f619cc6ae">   26</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86CallingConv_8cpp.html#a4634e79ad97015aa93f2379f619cc6ae">CC_X86_32_RegCall_Assign2Regs</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT,</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>                                          <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>                                          <a class="code hl_enumeration" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>                                          <a class="code hl_struct" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags,</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>                                          <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>  <span class="comment">// List of GPR registers that are available to store values in regcall</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>  <span class="comment">// calling convention.</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> RegList[] = {X86::EAX, X86::ECX, X86::EDX, X86::EDI,</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>                                      X86::ESI};</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  <span class="comment">// The vector will save all the available registers for allocation.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 5&gt;</a> AvailableRegs;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>  <span class="comment">// searching for the available registers.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Reg : RegList) {</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    <span class="keywordflow">if</span> (!State.<a class="code hl_function" href="classllvm_1_1CCState.html#a68e42c176546fb7cc5c9c4aeddc88334">isAllocated</a>(Reg))</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>      AvailableRegs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg);</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>  }</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>  <span class="keyword">const</span> <span class="keywordtype">size_t</span> RequiredGprsUponSplit = 2;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>  <span class="keywordflow">if</span> (AvailableRegs.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &lt; RequiredGprsUponSplit)</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Not enough free registers - continue the search.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  <span class="comment">// Allocating the available registers.</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; RequiredGprsUponSplit; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++) {</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <span class="comment">// Marking the register as located.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="keywordtype">unsigned</span> Reg = State.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(AvailableRegs[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="comment">// Since we previously made sure that 2 registers are available</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    <span class="comment">// we expect that a real register number will be returned.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg &amp;&amp; <span class="stringliteral">&quot;Expecting a register will be available&quot;</span>);</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <span class="comment">// Assign the value to the allocated register</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    State.<a class="code hl_function" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code hl_function" href="classllvm_1_1CCValAssign.html#a6c18d65948f35e918735562a251668f0">CCValAssign::getCustomReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  }</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <span class="comment">// Successful in allocating regsiters - stop scanning next rules.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>}</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#a7d888b71dc30a3b4c69c0a3ae5a4012a">   67</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code hl_function" href="X86CallingConv_8cpp.html#a7d888b71dc30a3b4c69c0a3ae5a4012a">CC_X86_VectorCallGetSSEs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT) {</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  <span class="keywordflow">if</span> (ValVT.<a class="code hl_function" href="classllvm_1_1MVT.html#a776c0f4551869d18e571ae4e87583d86">is512BitVector</a>()) {</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> RegListZMM[] = {X86::ZMM0, X86::ZMM1, X86::ZMM2,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                                           X86::ZMM3, X86::ZMM4, X86::ZMM5};</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(std::begin(RegListZMM), std::end(RegListZMM));</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  }</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="keywordflow">if</span> (ValVT.<a class="code hl_function" href="classllvm_1_1MVT.html#a9e3e2c5a531a6ff555d5302ba1745357">is256BitVector</a>()) {</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> RegListYMM[] = {X86::YMM0, X86::YMM1, X86::YMM2,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>                                           X86::YMM3, X86::YMM4, X86::YMM5};</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(std::begin(RegListYMM), std::end(RegListYMM));</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  }</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> RegListXMM[] = {X86::XMM0, X86::XMM1, X86::XMM2,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                                         X86::XMM3, X86::XMM4, X86::XMM5};</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(std::begin(RegListXMM), std::end(RegListXMM));</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>}</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#a8ada49322917ad754a7d0a16fa2c59de">   85</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code hl_function" href="X86CallingConv_8cpp.html#a8ada49322917ad754a7d0a16fa2c59de">CC_X86_64_VectorCallGetGPRs</a>() {</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> RegListGPR[] = {X86::RCX, X86::RDX, X86::R8, X86::R9};</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(std::begin(RegListGPR), std::end(RegListGPR));</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>}</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#a14a88401fe6f00ed3b943fa7f0132d46">   90</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86CallingConv_8cpp.html#a14a88401fe6f00ed3b943fa7f0132d46">CC_X86_VectorCallAssignRegister</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>                                            <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                                            <a class="code hl_enumeration" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>                                            <a class="code hl_struct" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>                                            <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> RegList = <a class="code hl_function" href="X86CallingConv_8cpp.html#a7d888b71dc30a3b4c69c0a3ae5a4012a">CC_X86_VectorCallGetSSEs</a>(ValVT);</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="keywordtype">bool</span> Is64bit = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;<span class="keyword">&gt;</span>(</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>                     State.<a class="code hl_function" href="classllvm_1_1CCState.html#a0a00791a56db2f910830fea7c154061d">getMachineFunction</a>().<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>())</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>                     .<a class="code hl_function" href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>();</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Reg : RegList) {</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="comment">// If the register is not marked as allocated - assign to it.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <span class="keywordflow">if</span> (!State.<a class="code hl_function" href="classllvm_1_1CCState.html#a68e42c176546fb7cc5c9c4aeddc88334">isAllocated</a>(Reg)) {</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>      <span class="keywordtype">unsigned</span> AssigedReg = State.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(Reg);</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AssigedReg == Reg &amp;&amp; <span class="stringliteral">&quot;Expecting a valid register allocation&quot;</span>);</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>      State.<a class="code hl_function" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>          <a class="code hl_function" href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">CCValAssign::getReg</a>(ValNo, ValVT, AssigedReg, LocVT, LocInfo));</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    }</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="comment">// If the register is marked as shadow allocated - assign to it.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="keywordflow">if</span> (Is64bit &amp;&amp; State.<a class="code hl_function" href="classllvm_1_1CCState.html#a6eda0bf05c28611488d3b7a1df17541a">IsShadowAllocatedReg</a>(Reg)) {</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>      State.<a class="code hl_function" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code hl_function" href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    }</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  }</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Clang should ensure that hva marked vectors will have &quot;</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>                   <span class="stringliteral">&quot;an available register.&quot;</span>);</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>}</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"></span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/// Vectorcall calling convention has special handling for vector types or</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/// HVA for 64 bit arch.</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/// For HVAs shadow registers might be allocated on the first pass</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/// and actual XMM registers are allocated on the second pass.</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/// For vector types, actual XMM registers are allocated on the first pass.</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/// \return true if registers were allocated and false otherwise.</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#aaa1494436b6de4729389856e59276c98">  128</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86CallingConv_8cpp.html#aaa1494436b6de4729389856e59276c98">CC_X86_64_VectorCall</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>                                 <a class="code hl_enumeration" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                                 <a class="code hl_struct" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="comment">// On the second pass, go through the HVAs only.</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="keywordflow">if</span> (ArgFlags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a5af59a7db5f3b01138d11a3dc7da10db">isSecArgPass</a>()) {</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <span class="keywordflow">if</span> (ArgFlags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">isHva</a>())</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="X86CallingConv_8cpp.html#a14a88401fe6f00ed3b943fa7f0132d46">CC_X86_VectorCallAssignRegister</a>(ValNo, ValVT, LocVT, LocInfo,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>                                             ArgFlags, State);</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  }</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <span class="comment">// Process only vector types as defined by vectorcall spec:</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="comment">// &quot;A vector type is either a floating-point type, for example,</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <span class="comment">//  a float or double, or an SIMD vector type, for example, __m128 or __m256&quot;.</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <span class="keywordflow">if</span> (!(ValVT.<a class="code hl_function" href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">isFloatingPoint</a>() ||</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>        (ValVT.<a class="code hl_function" href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>() &amp;&amp; ValVT.<a class="code hl_function" href="classllvm_1_1MVT.html#ace3a531be7686682a1e4c72a6f6ad30c">getSizeInBits</a>() &gt;= 128))) {</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <span class="comment">// If R9 was already assigned it means that we are after the fourth element</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="comment">// and because this is not an HVA / Vector type, we need to allocate</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="comment">// shadow XMM register.</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <span class="keywordflow">if</span> (State.<a class="code hl_function" href="classllvm_1_1CCState.html#a68e42c176546fb7cc5c9c4aeddc88334">isAllocated</a>(X86::R9)) {</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>      <span class="comment">// Assign shadow XMM register.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>      (void)State.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(<a class="code hl_function" href="X86CallingConv_8cpp.html#a7d888b71dc30a3b4c69c0a3ae5a4012a">CC_X86_VectorCallGetSSEs</a>(ValVT));</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    }</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  }</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <span class="keywordflow">if</span> (!ArgFlags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">isHva</a>() || ArgFlags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a048fbfd76ffc6c50232e51e944eec532">isHvaStart</a>()) {</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="comment">// Assign shadow GPR register.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    (void)State.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(<a class="code hl_function" href="X86CallingConv_8cpp.html#a8ada49322917ad754a7d0a16fa2c59de">CC_X86_64_VectorCallGetGPRs</a>());</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <span class="comment">// Assign XMM register - (shadow for HVA and non-shadow for non HVA).</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> Reg = State.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(<a class="code hl_function" href="X86CallingConv_8cpp.html#a7d888b71dc30a3b4c69c0a3ae5a4012a">CC_X86_VectorCallGetSSEs</a>(ValVT))) {</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>      <span class="comment">// In Vectorcall Calling convention, additional shadow stack can be</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>      <span class="comment">// created on top of the basic 32 bytes of win64.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>      <span class="comment">// It can happen if the fifth or sixth argument is vector type or HVA.</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>      <span class="comment">// At that case for each argument a shadow stack of 8 bytes is allocated.</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> =</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>          State.<a class="code hl_function" href="classllvm_1_1CCState.html#a0a00791a56db2f910830fea7c154061d">getMachineFunction</a>().<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;regsOverlap(Reg, X86::XMM4) ||</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>          <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;regsOverlap(Reg, X86::XMM5))</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>        State.<a class="code hl_function" href="classllvm_1_1CCState.html#accd683afb417ec1f0f44c62c8b5a8fc4">AllocateStack</a>(8, 8);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>      <span class="keywordflow">if</span> (!ArgFlags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">isHva</a>()) {</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>        State.<a class="code hl_function" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code hl_function" href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// Allocated a register - Stop the search.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>      }</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    }</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  }</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="comment">// If this is an HVA - Stop the search,</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="comment">// otherwise continue the search.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="keywordflow">return</span> ArgFlags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">isHva</a>();</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>}</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"></span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/// Vectorcall calling convention has special handling for vector types or</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/// HVA for 32 bit arch.</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/// For HVAs actual XMM registers are allocated on the second pass.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/// For vector types, actual XMM registers are allocated on the first pass.</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/// \return true if registers were allocated and false otherwise.</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#af8687e6a4188d6843aebb24bf2944804">  188</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86CallingConv_8cpp.html#af8687e6a4188d6843aebb24bf2944804">CC_X86_32_VectorCall</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>                                 <a class="code hl_enumeration" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                                 <a class="code hl_struct" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <span class="comment">// On the second pass, go through the HVAs only.</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <span class="keywordflow">if</span> (ArgFlags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a5af59a7db5f3b01138d11a3dc7da10db">isSecArgPass</a>()) {</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <span class="keywordflow">if</span> (ArgFlags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">isHva</a>())</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="X86CallingConv_8cpp.html#a14a88401fe6f00ed3b943fa7f0132d46">CC_X86_VectorCallAssignRegister</a>(ValNo, ValVT, LocVT, LocInfo,</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>                                             ArgFlags, State);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  }</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <span class="comment">// Process only vector types as defined by vectorcall spec:</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="comment">// &quot;A vector type is either a floating point type, for example,</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="comment">//  a float or double, or an SIMD vector type, for example, __m128 or __m256&quot;.</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="keywordflow">if</span> (!(ValVT.<a class="code hl_function" href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">isFloatingPoint</a>() ||</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>        (ValVT.<a class="code hl_function" href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>() &amp;&amp; ValVT.<a class="code hl_function" href="classllvm_1_1MVT.html#ace3a531be7686682a1e4c72a6f6ad30c">getSizeInBits</a>() &gt;= 128))) {</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  }</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="keywordflow">if</span> (ArgFlags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">isHva</a>())</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// If this is an HVA - Stop the search.</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="comment">// Assign XMM register.</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> Reg = State.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(<a class="code hl_function" href="X86CallingConv_8cpp.html#a7d888b71dc30a3b4c69c0a3ae5a4012a">CC_X86_VectorCallGetSSEs</a>(ValVT))) {</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    State.<a class="code hl_function" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code hl_function" href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  }</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="comment">// In case we did not find an available XMM register for a vector -</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="comment">// pass it indirectly.</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="comment">// It is similar to CCPassIndirect, with the addition of inreg.</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="keywordflow">if</span> (!ValVT.<a class="code hl_function" href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">isFloatingPoint</a>()) {</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    LocVT = <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    LocInfo = <a class="code hl_enumvalue" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e">CCValAssign::Indirect</a>;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    ArgFlags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ac8683d314a90a316cb67a685d42a8c28">setInReg</a>();</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  }</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// No register was assigned - Continue the search.</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>}</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#a107306c599b9c4abdf871f39f8f9f425">  228</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86CallingConv_8cpp.html#a107306c599b9c4abdf871f39f8f9f425">CC_X86_AnyReg_Error</a>(<span class="keywordtype">unsigned</span> &amp;, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;,</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>                                <a class="code hl_enumeration" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;, <a class="code hl_struct" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;,</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>                                <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;) {</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;The AnyReg calling convention is only supported by the &quot;</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>                   <span class="stringliteral">&quot;stackmap and patchpoint intrinsics.&quot;</span>);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="comment">// gracefully fallback to X86 C calling convention on Release builds.</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>}</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#a41dd5c8db0f0898d613b138097515474">  237</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86CallingConv_8cpp.html#a41dd5c8db0f0898d613b138097515474">CC_X86_32_MCUInReg</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>                               <a class="code hl_enumeration" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>                               <a class="code hl_struct" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="comment">// This is similar to CCAssignToReg&lt;[EAX, EDX, ECX]&gt;, but makes sure</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="comment">// not to split i64 and double between a register and stack</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> RegList[] = {X86::EAX, X86::EDX, X86::ECX};</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumRegs = <span class="keyword">sizeof</span>(RegList) / <span class="keyword">sizeof</span>(RegList[0]);</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;PendingMembers = State.<a class="code hl_function" href="classllvm_1_1CCState.html#ad163eef5015b59a10b8632e58418686c">getPendingLocs</a>();</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <span class="comment">// If this is the first part of an double/i64/i128, or if we&#39;re already</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <span class="comment">// in the middle of a split, add to the pending list. If this is not</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="comment">// the end of the split, return, otherwise go on to process the pending</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="comment">// list</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <span class="keywordflow">if</span> (ArgFlags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a989f6c0917729b4622f413f629239420">isSplit</a>() || !PendingMembers.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    PendingMembers.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>        <a class="code hl_function" href="classllvm_1_1CCValAssign.html#a1022d05ab2d1337a97addf0ea4678fed">CCValAssign::getPending</a>(ValNo, ValVT, LocVT, LocInfo));</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    <span class="keywordflow">if</span> (!ArgFlags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a0343079be1a948f58f37c97559973b90">isSplitEnd</a>())</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  }</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="comment">// If there are no pending members, we are not in the middle of a split,</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="comment">// so do the usual inreg stuff.</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="keywordflow">if</span> (PendingMembers.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> Reg = State.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(RegList)) {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>      State.<a class="code hl_function" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code hl_function" href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>    }</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  }</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ArgFlags.<a class="code hl_function" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a0343079be1a948f58f37c97559973b90">isSplitEnd</a>());</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="comment">// We now have the entire original argument in PendingMembers, so decide</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="comment">// whether to use registers or the stack.</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="comment">// Per the MCU ABI:</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="comment">// a) To use registers, we need to have enough of them free to contain</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="comment">// the entire argument.</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="comment">// b) We never want to use more than 2 registers for a single argument.</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="keywordtype">unsigned</span> FirstFree = State.<a class="code hl_function" href="classllvm_1_1CCState.html#a191a65cff7d80b2651df427db2bbf908">getFirstUnallocated</a>(RegList);</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <span class="keywordtype">bool</span> UseRegs = PendingMembers.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &lt;= std::min(2U, NumRegs - FirstFree);</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;It : PendingMembers) {</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    <span class="keywordflow">if</span> (UseRegs)</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>      It.convertToReg(State.<a class="code hl_function" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(RegList[FirstFree++]));</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>      It.convertToMem(State.<a class="code hl_function" href="classllvm_1_1CCState.html#accd683afb417ec1f0f44c62c8b5a8fc4">AllocateStack</a>(4, 4));</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    State.<a class="code hl_function" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(It);</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  }</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  PendingMembers.<a class="code hl_function" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>}</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"></span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">/// X86 interrupt handlers can only take one or two stack arguments, but if</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">/// there are two arguments, they are in the opposite order from the standard</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/// convention. Therefore, we have to look at the argument count up front before</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">/// allocating stack for each argument.</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#a7ee234a7eddb790513041e995ed66158">  297</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="X86CallingConv_8cpp.html#a7ee234a7eddb790513041e995ed66158">CC_X86_Intr</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>                        <a class="code hl_enumeration" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>                        <a class="code hl_struct" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = State.<a class="code hl_function" href="classllvm_1_1CCState.html#a0a00791a56db2f910830fea7c154061d">getMachineFunction</a>();</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <span class="keywordtype">size_t</span> ArgCount = State.<a class="code hl_function" href="classllvm_1_1CCState.html#a0a00791a56db2f910830fea7c154061d">getMachineFunction</a>().<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#ac6baa801e4aea800984e760d5460662f">arg_size</a>();</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="keywordtype">bool</span> Is64Bit = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;<span class="keyword">&gt;</span>(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>()).<a class="code hl_function" href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>();</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <span class="keywordtype">unsigned</span> SlotSize = Is64Bit ? 8 : 4;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keywordtype">unsigned</span> Offset;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <span class="keywordflow">if</span> (ArgCount == 1 &amp;&amp; ValNo == 0) {</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <span class="comment">// If we have one argument, the argument is five stack slots big, at fixed</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    <span class="comment">// offset zero.</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    Offset = State.<a class="code hl_function" href="classllvm_1_1CCState.html#accd683afb417ec1f0f44c62c8b5a8fc4">AllocateStack</a>(5 * SlotSize, 4);</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ArgCount == 2 &amp;&amp; ValNo == 0) {</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    <span class="comment">// If we have two arguments, the stack slot is *after* the error code</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    <span class="comment">// argument. Pretend it doesn&#39;t consume stack space, and account for it when</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    <span class="comment">// we assign the second argument.</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    Offset = SlotSize;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ArgCount == 2 &amp;&amp; ValNo == 1) {</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>    <span class="comment">// If this is the second of two arguments, it must be the error code. It</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>    <span class="comment">// appears first on the stack, and is then followed by the five slot</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    <span class="comment">// interrupt struct.</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    Offset = 0;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    (void)State.<a class="code hl_function" href="classllvm_1_1CCState.html#accd683afb417ec1f0f44c62c8b5a8fc4">AllocateStack</a>(6 * SlotSize, 4);</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>    <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;unsupported x86 interrupt prototype&quot;</span>);</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  }</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <span class="comment">// FIXME: This should be accounted for in</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  <span class="comment">// X86FrameLowering::getFrameIndexReference, not here.</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <span class="keywordflow">if</span> (Is64Bit &amp;&amp; ArgCount == 2)</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>    Offset += SlotSize;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  State.<a class="code hl_function" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code hl_function" href="classllvm_1_1CCValAssign.html#a5985c36f5cc67d3263c1961a2d3ef0ea">CCValAssign::getMem</a>(ValNo, ValVT, Offset, LocVT, LocInfo));</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>}</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">// Provides entry points of CC_X86 and RetCC_X86.</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#include &quot;X86GenCallingConv.inc&quot;</span></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aX86CallingConv_8cpp_html_a107306c599b9c4abdf871f39f8f9f425"><div class="ttname"><a href="X86CallingConv_8cpp.html#a107306c599b9c4abdf871f39f8f9f425">CC_X86_AnyReg_Error</a></div><div class="ttdeci">static bool CC_X86_AnyReg_Error(unsigned &amp;, MVT &amp;, MVT &amp;, CCValAssign::LocInfo &amp;, ISD::ArgFlagsTy &amp;, CCState &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00228">X86CallingConv.cpp:228</a></div></div>
<div class="ttc" id="aX86CallingConv_8cpp_html_a14a88401fe6f00ed3b943fa7f0132d46"><div class="ttname"><a href="X86CallingConv_8cpp.html#a14a88401fe6f00ed3b943fa7f0132d46">CC_X86_VectorCallAssignRegister</a></div><div class="ttdeci">static bool CC_X86_VectorCallAssignRegister(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00090">X86CallingConv.cpp:90</a></div></div>
<div class="ttc" id="aX86CallingConv_8cpp_html_a41dd5c8db0f0898d613b138097515474"><div class="ttname"><a href="X86CallingConv_8cpp.html#a41dd5c8db0f0898d613b138097515474">CC_X86_32_MCUInReg</a></div><div class="ttdeci">static bool CC_X86_32_MCUInReg(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00237">X86CallingConv.cpp:237</a></div></div>
<div class="ttc" id="aX86CallingConv_8cpp_html_a4634e79ad97015aa93f2379f619cc6ae"><div class="ttname"><a href="X86CallingConv_8cpp.html#a4634e79ad97015aa93f2379f619cc6ae">CC_X86_32_RegCall_Assign2Regs</a></div><div class="ttdeci">static bool CC_X86_32_RegCall_Assign2Regs(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdoc">When regcall calling convention compiled to 32 bit arch, special treatment is required for 64 bit mas...</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00026">X86CallingConv.cpp:26</a></div></div>
<div class="ttc" id="aX86CallingConv_8cpp_html_a7d888b71dc30a3b4c69c0a3ae5a4012a"><div class="ttname"><a href="X86CallingConv_8cpp.html#a7d888b71dc30a3b4c69c0a3ae5a4012a">CC_X86_VectorCallGetSSEs</a></div><div class="ttdeci">static ArrayRef&lt; MCPhysReg &gt; CC_X86_VectorCallGetSSEs(const MVT &amp;ValVT)</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00067">X86CallingConv.cpp:67</a></div></div>
<div class="ttc" id="aX86CallingConv_8cpp_html_a7ee234a7eddb790513041e995ed66158"><div class="ttname"><a href="X86CallingConv_8cpp.html#a7ee234a7eddb790513041e995ed66158">CC_X86_Intr</a></div><div class="ttdeci">static bool CC_X86_Intr(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdoc">X86 interrupt handlers can only take one or two stack arguments, but if there are two arguments,...</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00297">X86CallingConv.cpp:297</a></div></div>
<div class="ttc" id="aX86CallingConv_8cpp_html_a8ada49322917ad754a7d0a16fa2c59de"><div class="ttname"><a href="X86CallingConv_8cpp.html#a8ada49322917ad754a7d0a16fa2c59de">CC_X86_64_VectorCallGetGPRs</a></div><div class="ttdeci">static ArrayRef&lt; MCPhysReg &gt; CC_X86_64_VectorCallGetGPRs()</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00085">X86CallingConv.cpp:85</a></div></div>
<div class="ttc" id="aX86CallingConv_8cpp_html_aaa1494436b6de4729389856e59276c98"><div class="ttname"><a href="X86CallingConv_8cpp.html#aaa1494436b6de4729389856e59276c98">CC_X86_64_VectorCall</a></div><div class="ttdeci">static bool CC_X86_64_VectorCall(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdoc">Vectorcall calling convention has special handling for vector types or HVA for 64 bit arch.</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00128">X86CallingConv.cpp:128</a></div></div>
<div class="ttc" id="aX86CallingConv_8cpp_html_af8687e6a4188d6843aebb24bf2944804"><div class="ttname"><a href="X86CallingConv_8cpp.html#af8687e6a4188d6843aebb24bf2944804">CC_X86_32_VectorCall</a></div><div class="ttdeci">static bool CC_X86_32_VectorCall(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdoc">Vectorcall calling convention has special handling for vector types or HVA for 32 bit arch.</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00188">X86CallingConv.cpp:188</a></div></div>
<div class="ttc" id="aX86CallingConv_8h_html"><div class="ttname"><a href="X86CallingConv_8h.html">X86CallingConv.h</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoder_8cpp_html_a652270ec0bdb03b5a7f934524412aa7f"><div class="ttname"><a href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a></div><div class="ttdeci">static bool is64Bit(const char *name)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8cpp_source.html#l00831">X86DisassemblerDecoder.cpp:831</a></div></div>
<div class="ttc" id="aX86Subtarget_8h_html"><div class="ttname"><a href="X86Subtarget_8h.html">X86Subtarget.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00189">CallingConvLower.h:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a0a00791a56db2f910830fea7c154061d"><div class="ttname"><a href="classllvm_1_1CCState.html#a0a00791a56db2f910830fea7c154061d">llvm::CCState::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00264">CallingConvLower.h:264</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a191a65cff7d80b2651df427db2bbf908"><div class="ttname"><a href="classllvm_1_1CCState.html#a191a65cff7d80b2651df427db2bbf908">llvm::CCState::getFirstUnallocated</a></div><div class="ttdeci">unsigned getFirstUnallocated(ArrayRef&lt; MCPhysReg &gt; Regs) const</div><div class="ttdoc">getFirstUnallocated - Return the index of the first unallocated register in the set,...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00342">CallingConvLower.h:342</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a5a67878322183059c969a26b2f232031"><div class="ttname"><a href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">llvm::CCState::AllocateReg</a></div><div class="ttdeci">unsigned AllocateReg(unsigned Reg)</div><div class="ttdoc">AllocateReg - Attempt to allocate one register.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00352">CallingConvLower.h:352</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a68e42c176546fb7cc5c9c4aeddc88334"><div class="ttname"><a href="classllvm_1_1CCState.html#a68e42c176546fb7cc5c9c4aeddc88334">llvm::CCState::isAllocated</a></div><div class="ttdeci">bool isAllocated(unsigned Reg) const</div><div class="ttdoc">isAllocated - Return true if the specified register (or an alias) is allocated.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00283">CallingConvLower.h:283</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a6eda0bf05c28611488d3b7a1df17541a"><div class="ttname"><a href="classllvm_1_1CCState.html#a6eda0bf05c28611488d3b7a1df17541a">llvm::CCState::IsShadowAllocatedReg</a></div><div class="ttdeci">bool IsShadowAllocatedReg(unsigned Reg) const</div><div class="ttdoc">A shadow allocated register is a register that was allocated but wasn't added to the location list (L...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8cpp_source.html#l00067">CallingConvLower.cpp:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_accd683afb417ec1f0f44c62c8b5a8fc4"><div class="ttname"><a href="classllvm_1_1CCState.html#accd683afb417ec1f0f44c62c8b5a8fc4">llvm::CCState::AllocateStack</a></div><div class="ttdeci">unsigned AllocateStack(unsigned Size, unsigned Align)</div><div class="ttdoc">AllocateStack - Allocate a chunk of stack space with the specified size and alignment.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00424">CallingConvLower.h:424</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_ad163eef5015b59a10b8632e58418686c"><div class="ttname"><a href="classllvm_1_1CCState.html#ad163eef5015b59a10b8632e58418686c">llvm::CCState::getPendingLocs</a></div><div class="ttdeci">SmallVectorImpl&lt; CCValAssign &gt; &amp; getPendingLocs()</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00507">CallingConvLower.h:507</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_af04b635419bda8cbc4fe1f056b160f8d"><div class="ttname"><a href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">llvm::CCState::addLoc</a></div><div class="ttdeci">void addLoc(const CCValAssign &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00259">CallingConvLower.h:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a1022d05ab2d1337a97addf0ea4678fed"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a1022d05ab2d1337a97addf0ea4678fed">llvm::CCValAssign::getPending</a></div><div class="ttdeci">static CCValAssign getPending(unsigned ValNo, MVT ValVT, MVT LocVT, LocInfo HTP, unsigned ExtraInfo=0)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00125">CallingConvLower.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a28ea2e0582d62e52d2971a459daec6e8"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">llvm::CCValAssign::getReg</a></div><div class="ttdeci">static CCValAssign getReg(unsigned ValNo, MVT ValVT, unsigned RegNo, MVT LocVT, LocInfo HTP)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00077">CallingConvLower.h:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">llvm::CCValAssign::LocInfo</a></div><div class="ttdeci">LocInfo</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00034">CallingConvLower.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e">llvm::CCValAssign::Indirect</a></div><div class="ttdeci">@ Indirect</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00052">CallingConvLower.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a5985c36f5cc67d3263c1961a2d3ef0ea"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a5985c36f5cc67d3263c1961a2d3ef0ea">llvm::CCValAssign::getMem</a></div><div class="ttdeci">static CCValAssign getMem(unsigned ValNo, MVT ValVT, unsigned Offset, MVT LocVT, LocInfo HTP)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00100">CallingConvLower.h:100</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a6c18d65948f35e918735562a251668f0"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a6c18d65948f35e918735562a251668f0">llvm::CCValAssign::getCustomReg</a></div><div class="ttdeci">static CCValAssign getCustomReg(unsigned ValNo, MVT ValVT, unsigned RegNo, MVT LocVT, LocInfo HTP)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00091">CallingConvLower.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_ac6baa801e4aea800984e760d5460662f"><div class="ttname"><a href="classllvm_1_1Function.html#ac6baa801e4aea800984e760d5460662f">llvm::Function::arg_size</a></div><div class="ttdeci">size_t arg_size() const</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00722">Function.h:722</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdeci">@ i32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a425636b56fa037ed7b19ef7f9de30df9"><div class="ttname"><a href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">llvm::MVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00330">MachineValueType.h:330</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a776c0f4551869d18e571ae4e87583d86"><div class="ttname"><a href="classllvm_1_1MVT.html#a776c0f4551869d18e571ae4e87583d86">llvm::MVT::is512BitVector</a></div><div class="ttdeci">bool is512BitVector() const</div><div class="ttdoc">Return true if this is a 512-bit vector type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00382">MachineValueType.h:382</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a9e3e2c5a531a6ff555d5302ba1745357"><div class="ttname"><a href="classllvm_1_1MVT.html#a9e3e2c5a531a6ff555d5302ba1745357">llvm::MVT::is256BitVector</a></div><div class="ttdeci">bool is256BitVector() const</div><div class="ttdoc">Return true if this is a 256-bit vector type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00375">MachineValueType.h:375</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_ace3a531be7686682a1e4c72a6f6ad30c"><div class="ttname"><a href="classllvm_1_1MVT.html#ace3a531be7686682a1e4c72a6f6ad30c">llvm::MVT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00671">MachineValueType.h:671</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_adc90e34882c97d5a86dd883d3d23b4ca"><div class="ttname"><a href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">llvm::MVT::isFloatingPoint</a></div><div class="ttdeci">bool isFloatingPoint() const</div><div class="ttdoc">Return true if this is a FP or a vector FP type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00308">MachineValueType.h:308</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00464">MachineFunction.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a7bbd043f57d1d0ab11080103d057e662"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00451">MachineFunction.h:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00339">SmallVector.h:339</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a43c530c830206ecf5ad3359364634c75"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00125">TargetSubtargetInfo.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86Subtarget_html"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html">llvm::X86Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00052">X86Subtarget.h:52</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f17e43606069ef1c8466aa59f86db20"><div class="ttname"><a href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00450">ArrayRef.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00139">Error.cpp:139</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00026">TargetCallingConv.h:26</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html_a0343079be1a948f58f37c97559973b90"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a0343079be1a948f58f37c97559973b90">llvm::ISD::ArgFlagsTy::isSplitEnd</a></div><div class="ttdeci">bool isSplitEnd() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00114">TargetCallingConv.h:114</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html_a048fbfd76ffc6c50232e51e944eec532"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a048fbfd76ffc6c50232e51e944eec532">llvm::ISD::ArgFlagsTy::isHvaStart</a></div><div class="ttdeci">bool isHvaStart() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00093">TargetCallingConv.h:93</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html_a5af59a7db5f3b01138d11a3dc7da10db"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a5af59a7db5f3b01138d11a3dc7da10db">llvm::ISD::ArgFlagsTy::isSecArgPass</a></div><div class="ttdeci">bool isSecArgPass() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00096">TargetCallingConv.h:96</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html_a818a4ff7f8a1e73e623e74ffd0fdc95f"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">llvm::ISD::ArgFlagsTy::isHva</a></div><div class="ttdeci">bool isHva() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00090">TargetCallingConv.h:90</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html_a989f6c0917729b4622f413f629239420"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a989f6c0917729b4622f413f629239420">llvm::ISD::ArgFlagsTy::isSplit</a></div><div class="ttdeci">bool isSplit() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00111">TargetCallingConv.h:111</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html_ac8683d314a90a316cb67a685d42a8c28"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ac8683d314a90a316cb67a685d42a8c28">llvm::ISD::ArgFlagsTy::setInReg</a></div><div class="ttdeci">void setInReg()</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00073">TargetCallingConv.h:73</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:24:22 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
