 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : APB_top
Version: K-2015.06
Date   : Wed Feb 26 23:00:40 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: READ_WRITE (input port clocked by PCLK)
  Endpoint: apb_read_data_out[7]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  READ_WRITE (in)                                         0.68       4.68 r
  U0_APB_MASTER/READ_WRITE (APB_MASTER_test_1)            0.00       4.68 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.80       5.48 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       6.06 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       6.85 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       6.85 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       6.85 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       7.61 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       8.54 r
  U1_APB_SALVE/U10/Y (AND3X2M)                            0.50       9.05 r
  U1_APB_SALVE/prdata[7] (APB_SALVE)                      0.00       9.05 r
  U0_APB_MASTER/prdata[7] (APB_MASTER_test_1)             0.00       9.05 r
  U0_APB_MASTER/U28/Y (AND2X8M)                           0.92       9.97 r
  U0_APB_MASTER/apb_read_data_out[7] (APB_MASTER_test_1)
                                                          0.00       9.97 r
  apb_read_data_out[7] (out)                              0.00       9.97 r
  data arrival time                                                  9.97

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -9.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.83


  Startpoint: READ_WRITE (input port clocked by PCLK)
  Endpoint: apb_read_data_out[6]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  READ_WRITE (in)                                         0.68       4.68 r
  U0_APB_MASTER/READ_WRITE (APB_MASTER_test_1)            0.00       4.68 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.80       5.48 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       6.06 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       6.85 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       6.85 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       6.85 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       7.61 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       8.54 r
  U1_APB_SALVE/U9/Y (AND3X2M)                             0.50       9.05 r
  U1_APB_SALVE/prdata[6] (APB_SALVE)                      0.00       9.05 r
  U0_APB_MASTER/prdata[6] (APB_MASTER_test_1)             0.00       9.05 r
  U0_APB_MASTER/U26/Y (AND2X8M)                           0.92       9.97 r
  U0_APB_MASTER/apb_read_data_out[6] (APB_MASTER_test_1)
                                                          0.00       9.97 r
  apb_read_data_out[6] (out)                              0.00       9.97 r
  data arrival time                                                  9.97

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -9.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.83


  Startpoint: READ_WRITE (input port clocked by PCLK)
  Endpoint: apb_read_data_out[5]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  READ_WRITE (in)                                         0.68       4.68 r
  U0_APB_MASTER/READ_WRITE (APB_MASTER_test_1)            0.00       4.68 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.80       5.48 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       6.06 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       6.85 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       6.85 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       6.85 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       7.61 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       8.54 r
  U1_APB_SALVE/U8/Y (AND3X2M)                             0.50       9.05 r
  U1_APB_SALVE/prdata[5] (APB_SALVE)                      0.00       9.05 r
  U0_APB_MASTER/prdata[5] (APB_MASTER_test_1)             0.00       9.05 r
  U0_APB_MASTER/U24/Y (AND2X8M)                           0.92       9.97 r
  U0_APB_MASTER/apb_read_data_out[5] (APB_MASTER_test_1)
                                                          0.00       9.97 r
  apb_read_data_out[5] (out)                              0.00       9.97 r
  data arrival time                                                  9.97

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -9.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.83


  Startpoint: READ_WRITE (input port clocked by PCLK)
  Endpoint: apb_read_data_out[4]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  READ_WRITE (in)                                         0.68       4.68 r
  U0_APB_MASTER/READ_WRITE (APB_MASTER_test_1)            0.00       4.68 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.80       5.48 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       6.06 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       6.85 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       6.85 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       6.85 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       7.61 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       8.54 r
  U1_APB_SALVE/U7/Y (AND3X2M)                             0.50       9.05 r
  U1_APB_SALVE/prdata[4] (APB_SALVE)                      0.00       9.05 r
  U0_APB_MASTER/prdata[4] (APB_MASTER_test_1)             0.00       9.05 r
  U0_APB_MASTER/U22/Y (AND2X8M)                           0.92       9.97 r
  U0_APB_MASTER/apb_read_data_out[4] (APB_MASTER_test_1)
                                                          0.00       9.97 r
  apb_read_data_out[4] (out)                              0.00       9.97 r
  data arrival time                                                  9.97

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -9.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.83


  Startpoint: READ_WRITE (input port clocked by PCLK)
  Endpoint: apb_read_data_out[3]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  READ_WRITE (in)                                         0.68       4.68 r
  U0_APB_MASTER/READ_WRITE (APB_MASTER_test_1)            0.00       4.68 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.80       5.48 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       6.06 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       6.85 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       6.85 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       6.85 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       7.61 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       8.54 r
  U1_APB_SALVE/U6/Y (AND3X2M)                             0.50       9.05 r
  U1_APB_SALVE/prdata[3] (APB_SALVE)                      0.00       9.05 r
  U0_APB_MASTER/prdata[3] (APB_MASTER_test_1)             0.00       9.05 r
  U0_APB_MASTER/U20/Y (AND2X8M)                           0.92       9.97 r
  U0_APB_MASTER/apb_read_data_out[3] (APB_MASTER_test_1)
                                                          0.00       9.97 r
  apb_read_data_out[3] (out)                              0.00       9.97 r
  data arrival time                                                  9.97

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -9.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.83


  Startpoint: READ_WRITE (input port clocked by PCLK)
  Endpoint: apb_read_data_out[2]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  READ_WRITE (in)                                         0.68       4.68 r
  U0_APB_MASTER/READ_WRITE (APB_MASTER_test_1)            0.00       4.68 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.80       5.48 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       6.06 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       6.85 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       6.85 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       6.85 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       7.61 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       8.54 r
  U1_APB_SALVE/U5/Y (AND3X2M)                             0.50       9.05 r
  U1_APB_SALVE/prdata[2] (APB_SALVE)                      0.00       9.05 r
  U0_APB_MASTER/prdata[2] (APB_MASTER_test_1)             0.00       9.05 r
  U0_APB_MASTER/U18/Y (AND2X8M)                           0.92       9.97 r
  U0_APB_MASTER/apb_read_data_out[2] (APB_MASTER_test_1)
                                                          0.00       9.97 r
  apb_read_data_out[2] (out)                              0.00       9.97 r
  data arrival time                                                  9.97

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -9.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.83


  Startpoint: READ_WRITE (input port clocked by PCLK)
  Endpoint: apb_read_data_out[1]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  READ_WRITE (in)                                         0.68       4.68 r
  U0_APB_MASTER/READ_WRITE (APB_MASTER_test_1)            0.00       4.68 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.80       5.48 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       6.06 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       6.85 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       6.85 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       6.85 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       7.61 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       8.54 r
  U1_APB_SALVE/U4/Y (AND3X2M)                             0.50       9.05 r
  U1_APB_SALVE/prdata[1] (APB_SALVE)                      0.00       9.05 r
  U0_APB_MASTER/prdata[1] (APB_MASTER_test_1)             0.00       9.05 r
  U0_APB_MASTER/U16/Y (AND2X8M)                           0.92       9.97 r
  U0_APB_MASTER/apb_read_data_out[1] (APB_MASTER_test_1)
                                                          0.00       9.97 r
  apb_read_data_out[1] (out)                              0.00       9.97 r
  data arrival time                                                  9.97

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -9.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.83


  Startpoint: READ_WRITE (input port clocked by PCLK)
  Endpoint: apb_read_data_out[0]
            (output port clocked by PCLK)
  Path Group: INOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  READ_WRITE (in)                                         0.68       4.68 r
  U0_APB_MASTER/READ_WRITE (APB_MASTER_test_1)            0.00       4.68 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.80       5.48 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       6.06 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       6.85 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       6.85 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       6.85 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       7.61 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       8.54 r
  U1_APB_SALVE/U3/Y (AND3X2M)                             0.50       9.05 r
  U1_APB_SALVE/prdata[0] (APB_SALVE)                      0.00       9.05 r
  U0_APB_MASTER/prdata[0] (APB_MASTER_test_1)             0.00       9.05 r
  U0_APB_MASTER/U14/Y (AND2X8M)                           0.92       9.97 r
  U0_APB_MASTER/apb_read_data_out[0] (APB_MASTER_test_1)
                                                          0.00       9.97 r
  apb_read_data_out[0] (out)                              0.00       9.97 r
  data arrival time                                                  9.97

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -9.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.83


  Startpoint: transfer (input port clocked by PCLK)
  Endpoint: U0_APB_MASTER/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  transfer (in)                                           0.23       4.23 r
  U0_APB_MASTER/transfer (APB_MASTER_test_1)              0.00       4.23 r
  U0_APB_MASTER/U3/Y (OAI21X2M)                           0.34       4.57 f
  U0_APB_MASTER/U38/Y (NAND2BX2M)                         0.40       4.98 r
  U0_APB_MASTER/current_state_reg[0]/D (SDFFRX4M)         0.00       4.98 r
  data arrival time                                                  4.98

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -4.98
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: U0_APB_MASTER/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: U0_APB_MASTER/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[1]/QN (SDFFRX2M)        0.96       0.96 r
  U0_APB_MASTER/U7/Y (NOR2X4M)                            0.38       1.34 f
  U0_APB_MASTER/PENABLE (APB_MASTER_test_1)               0.00       1.34 f
  U1_APB_SALVE/PENABLE (APB_SALVE)                        0.00       1.34 f
  U1_APB_SALVE/U15/Y (AND2X1M)                            0.50       1.84 f
  U1_APB_SALVE/PREADY (APB_SALVE)                         0.00       1.84 f
  U0_APB_MASTER/PREADY (APB_MASTER_test_1)                0.00       1.84 f
  U0_APB_MASTER/U9/Y (AOI21X3M)                           0.82       2.66 r
  U0_APB_MASTER/U38/Y (NAND2BX2M)                         0.42       3.08 r
  U0_APB_MASTER/current_state_reg[0]/D (SDFFRX4M)         0.00       3.08 r
  data arrival time                                                  3.08

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                       16.43


  Startpoint: U0_APB_MASTER/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: U0_APB_MASTER/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[1]/QN (SDFFRX2M)        0.96       0.96 r
  U0_APB_MASTER/U7/Y (NOR2X4M)                            0.38       1.34 f
  U0_APB_MASTER/PENABLE (APB_MASTER_test_1)               0.00       1.34 f
  U1_APB_SALVE/PENABLE (APB_SALVE)                        0.00       1.34 f
  U1_APB_SALVE/U15/Y (AND2X1M)                            0.50       1.84 f
  U1_APB_SALVE/PREADY (APB_SALVE)                         0.00       1.84 f
  U0_APB_MASTER/PREADY (APB_MASTER_test_1)                0.00       1.84 f
  U0_APB_MASTER/U9/Y (AOI21X3M)                           0.82       2.66 r
  U0_APB_MASTER/current_state_reg[1]/D (SDFFRX2M)         0.00       2.66 r
  data arrival time                                                  2.66

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00      19.80 r
  library setup time                                     -0.43      19.37
  data required time                                                19.37
  --------------------------------------------------------------------------
  data required time                                                19.37
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_APB_MASTER/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: U0_APB_MASTER/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[0]/CK (SDFFRX4M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[0]/QN (SDFFRX4M)        0.56       0.56 f
  U0_APB_MASTER/current_state_reg[1]/SI (SDFFRX2M)        0.00       0.56 f
  data arrival time                                                  0.56

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00      19.80 r
  library setup time                                     -0.65      19.15
  data required time                                                19.15
  --------------------------------------------------------------------------
  data required time                                                19.15
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                       18.58


  Startpoint: U0_APB_MASTER/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[7]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[1]/Q (SDFFRX2M)         1.04       1.04 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.83       1.87 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       2.45 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       3.23 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       3.23 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       3.23 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       3.99 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       4.93 r
  U1_APB_SALVE/U10/Y (AND3X2M)                            0.50       5.43 r
  U1_APB_SALVE/prdata[7] (APB_SALVE)                      0.00       5.43 r
  U0_APB_MASTER/prdata[7] (APB_MASTER_test_1)             0.00       5.43 r
  U0_APB_MASTER/U28/Y (AND2X8M)                           0.92       6.35 r
  U0_APB_MASTER/apb_read_data_out[7] (APB_MASTER_test_1)
                                                          0.00       6.35 r
  apb_read_data_out[7] (out)                              0.00       6.35 r
  data arrival time                                                  6.35

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: U0_APB_MASTER/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[6]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[1]/Q (SDFFRX2M)         1.04       1.04 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.83       1.87 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       2.45 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       3.23 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       3.23 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       3.23 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       3.99 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       4.93 r
  U1_APB_SALVE/U9/Y (AND3X2M)                             0.50       5.43 r
  U1_APB_SALVE/prdata[6] (APB_SALVE)                      0.00       5.43 r
  U0_APB_MASTER/prdata[6] (APB_MASTER_test_1)             0.00       5.43 r
  U0_APB_MASTER/U26/Y (AND2X8M)                           0.92       6.35 r
  U0_APB_MASTER/apb_read_data_out[6] (APB_MASTER_test_1)
                                                          0.00       6.35 r
  apb_read_data_out[6] (out)                              0.00       6.35 r
  data arrival time                                                  6.35

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: U0_APB_MASTER/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[5]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[1]/Q (SDFFRX2M)         1.04       1.04 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.83       1.87 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       2.45 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       3.23 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       3.23 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       3.23 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       3.99 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       4.93 r
  U1_APB_SALVE/U8/Y (AND3X2M)                             0.50       5.43 r
  U1_APB_SALVE/prdata[5] (APB_SALVE)                      0.00       5.43 r
  U0_APB_MASTER/prdata[5] (APB_MASTER_test_1)             0.00       5.43 r
  U0_APB_MASTER/U24/Y (AND2X8M)                           0.92       6.35 r
  U0_APB_MASTER/apb_read_data_out[5] (APB_MASTER_test_1)
                                                          0.00       6.35 r
  apb_read_data_out[5] (out)                              0.00       6.35 r
  data arrival time                                                  6.35

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: U0_APB_MASTER/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[4]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[1]/Q (SDFFRX2M)         1.04       1.04 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.83       1.87 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       2.45 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       3.23 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       3.23 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       3.23 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       3.99 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       4.93 r
  U1_APB_SALVE/U7/Y (AND3X2M)                             0.50       5.43 r
  U1_APB_SALVE/prdata[4] (APB_SALVE)                      0.00       5.43 r
  U0_APB_MASTER/prdata[4] (APB_MASTER_test_1)             0.00       5.43 r
  U0_APB_MASTER/U22/Y (AND2X8M)                           0.92       6.35 r
  U0_APB_MASTER/apb_read_data_out[4] (APB_MASTER_test_1)
                                                          0.00       6.35 r
  apb_read_data_out[4] (out)                              0.00       6.35 r
  data arrival time                                                  6.35

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: U0_APB_MASTER/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[3]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[1]/Q (SDFFRX2M)         1.04       1.04 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.83       1.87 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       2.45 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       3.23 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       3.23 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       3.23 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       3.99 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       4.93 r
  U1_APB_SALVE/U6/Y (AND3X2M)                             0.50       5.43 r
  U1_APB_SALVE/prdata[3] (APB_SALVE)                      0.00       5.43 r
  U0_APB_MASTER/prdata[3] (APB_MASTER_test_1)             0.00       5.43 r
  U0_APB_MASTER/U20/Y (AND2X8M)                           0.92       6.35 r
  U0_APB_MASTER/apb_read_data_out[3] (APB_MASTER_test_1)
                                                          0.00       6.35 r
  apb_read_data_out[3] (out)                              0.00       6.35 r
  data arrival time                                                  6.35

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: U0_APB_MASTER/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[2]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[1]/Q (SDFFRX2M)         1.04       1.04 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.83       1.87 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       2.45 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       3.23 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       3.23 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       3.23 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       3.99 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       4.93 r
  U1_APB_SALVE/U5/Y (AND3X2M)                             0.50       5.43 r
  U1_APB_SALVE/prdata[2] (APB_SALVE)                      0.00       5.43 r
  U0_APB_MASTER/prdata[2] (APB_MASTER_test_1)             0.00       5.43 r
  U0_APB_MASTER/U18/Y (AND2X8M)                           0.92       6.35 r
  U0_APB_MASTER/apb_read_data_out[2] (APB_MASTER_test_1)
                                                          0.00       6.35 r
  apb_read_data_out[2] (out)                              0.00       6.35 r
  data arrival time                                                  6.35

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: U0_APB_MASTER/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[1]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[1]/Q (SDFFRX2M)         1.04       1.04 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.83       1.87 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       2.45 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       3.23 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       3.23 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       3.23 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       3.99 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       4.93 r
  U1_APB_SALVE/U4/Y (AND3X2M)                             0.50       5.43 r
  U1_APB_SALVE/prdata[1] (APB_SALVE)                      0.00       5.43 r
  U0_APB_MASTER/prdata[1] (APB_MASTER_test_1)             0.00       5.43 r
  U0_APB_MASTER/U16/Y (AND2X8M)                           0.92       6.35 r
  U0_APB_MASTER/apb_read_data_out[1] (APB_MASTER_test_1)
                                                          0.00       6.35 r
  apb_read_data_out[1] (out)                              0.00       6.35 r
  data arrival time                                                  6.35

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: U0_APB_MASTER/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: apb_read_data_out[0]
            (output port clocked by PCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  APB_top            tsmc13_wl40           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_APB_MASTER/current_state_reg[1]/CK (SDFFRX2M)        0.00       0.00 r
  U0_APB_MASTER/current_state_reg[1]/Q (SDFFRX2M)         1.04       1.04 r
  U0_APB_MASTER/U8/Y (OR3X2M)                             0.83       1.87 r
  U0_APB_MASTER/U10/Y (INVX6M)                            0.58       2.45 f
  U0_APB_MASTER/U33/Y (AO22X1M)                           0.79       3.23 f
  U0_APB_MASTER/paddr[0] (APB_MASTER_test_1)              0.00       3.23 f
  U1_APB_SALVE/paddr[0] (APB_SALVE)                       0.00       3.23 f
  U1_APB_SALVE/U13/Y (NOR4X2M)                            0.76       3.99 r
  U1_APB_SALVE/U11/Y (CLKAND2X6M)                         0.94       4.93 r
  U1_APB_SALVE/U3/Y (AND3X2M)                             0.50       5.43 r
  U1_APB_SALVE/prdata[0] (APB_SALVE)                      0.00       5.43 r
  U0_APB_MASTER/prdata[0] (APB_MASTER_test_1)             0.00       5.43 r
  U0_APB_MASTER/U14/Y (AND2X8M)                           0.92       6.35 r
  U0_APB_MASTER/apb_read_data_out[0] (APB_MASTER_test_1)
                                                          0.00       6.35 r
  apb_read_data_out[0] (out)                              0.00       6.35 r
  data arrival time                                                  6.35

  clock PCLK (rise edge)                                 20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  output external delay                                  -4.00      15.80
  data required time                                                15.80
  --------------------------------------------------------------------------
  data required time                                                15.80
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


1
