{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494590671524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494590671524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 13:04:30 2017 " "Processing started: Fri May 12 13:04:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494590671524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494590671524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JunctionTrafficSimulator -c JunctionTrafficSimulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off JunctionTrafficSimulator -c JunctionTrafficSimulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494590671539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1494590673442 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LT24Top.v(998) " "Verilog HDL information at LT24Top.v(998): always construct contains both blocking and non-blocking assignments" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 998 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494590674095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LT24Top.v(1309) " "Verilog HDL information at LT24Top.v(1309): always construct contains both blocking and non-blocking assignments" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1309 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494590674126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LT24Top.v(1328) " "Verilog HDL information at LT24Top.v(1328): always construct contains both blocking and non-blocking assignments" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1328 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494590674126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LT24Top.v(1647) " "Verilog HDL information at LT24Top.v(1647): always construct contains both blocking and non-blocking assignments" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1647 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494590674126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt24top.v 1 1 " "Found 1 design units, including 1 entities, in source file lt24top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24Top " "Found entity 1: LT24Top" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494590674211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494590674211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt24display.v 4 4 " "Found 4 design units, including 4 entities, in source file lt24display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24Display " "Found entity 1: LT24Display" {  } { { "LT24Display.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494590674264 ""} { "Info" "ISGN_ENTITY_NAME" "2 LT24DisplayInterface " "Found entity 2: LT24DisplayInterface" {  } { { "LT24Display.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494590674264 ""} { "Info" "ISGN_ENTITY_NAME" "3 ResetSynchroniser " "Found entity 3: ResetSynchroniser" {  } { { "LT24Display.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494590674264 ""} { "Info" "ISGN_ENTITY_NAME" "4 LT24InitialData " "Found entity 4: LT24InitialData" {  } { { "LT24Display.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 509 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494590674264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494590674264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LT24Top " "Elaborating entity \"LT24Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494590675381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carLeftZone2TurningPointX LT24Top.v(281) " "Verilog HDL or VHDL warning at LT24Top.v(281): object \"carLeftZone2TurningPointX\" assigned a value but never read" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494590675661 "|LT24Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carLeftZone4TurningPointX LT24Top.v(288) " "Verilog HDL or VHDL warning at LT24Top.v(288): object \"carLeftZone4TurningPointX\" assigned a value but never read" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494590675661 "|LT24Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oneSecondCounter LT24Top.v(378) " "Verilog HDL or VHDL warning at LT24Top.v(378): object \"oneSecondCounter\" assigned a value but never read" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494590675663 "|LT24Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset LT24Top.v(384) " "Verilog HDL or VHDL warning at LT24Top.v(384): object \"reset\" assigned a value but never read" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494590675663 "|LT24Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextState LT24Top.v(386) " "Verilog HDL or VHDL warning at LT24Top.v(386): object \"nextState\" assigned a value but never read" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 386 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494590675665 "|LT24Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DRY_BLUE_COLOUR LT24Top.v(604) " "Verilog HDL or VHDL warning at LT24Top.v(604): object \"DRY_BLUE_COLOUR\" assigned a value but never read" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 604 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494590675681 "|LT24Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ORANGE_COLOUR LT24Top.v(605) " "Verilog HDL or VHDL warning at LT24Top.v(605): object \"ORANGE_COLOUR\" assigned a value but never read" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 605 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494590675681 "|LT24Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24Display LT24Display:Display " "Elaborating entity \"LT24Display\" for hierarchy \"LT24Display:Display\"" {  } { { "LT24Top.v" "Display" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590678269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetSynchroniser LT24Display:Display\|ResetSynchroniser:resetGen " "Elaborating entity \"ResetSynchroniser\" for hierarchy \"LT24Display:Display\|ResetSynchroniser:resetGen\"" {  } { { "LT24Display.v" "resetGen" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590679325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitialData LT24Display:Display\|LT24InitialData:initDataRom " "Elaborating entity \"LT24InitialData\" for hierarchy \"LT24Display:Display\|LT24InitialData:initDataRom\"" {  } { { "LT24Display.v" "initDataRom" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590679563 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 LT24Display.v(525) " "Net \"ROM.data_a\" at LT24Display.v(525) has no driver or initial value, using a default initial value '0'" {  } { { "LT24Display.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 525 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1494590679744 "|LT24Top|LT24Display:Display|LT24InitialData:initDataRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 LT24Display.v(525) " "Net \"ROM.waddr_a\" at LT24Display.v(525) has no driver or initial value, using a default initial value '0'" {  } { { "LT24Display.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 525 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1494590679744 "|LT24Top|LT24Display:Display|LT24InitialData:initDataRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 LT24Display.v(525) " "Net \"ROM.we_a\" at LT24Display.v(525) has no driver or initial value, using a default initial value '0'" {  } { { "LT24Display.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 525 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1494590679744 "|LT24Top|LT24Display:Display|LT24InitialData:initDataRom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24DisplayInterface LT24Display:Display\|LT24DisplayInterface:LT24Iface " "Elaborating entity \"LT24DisplayInterface\" for hierarchy \"LT24Display:Display\|LT24DisplayInterface:LT24Iface\"" {  } { { "LT24Display.v" "LT24Iface" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590679760 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LT24Display:Display\|LT24InitialData:initDataRom\|ROM " "RAM logic \"LT24Display:Display\|LT24InitialData:initDataRom\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "LT24Display.v" "ROM" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Display.v" 525 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1494590691014 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1494590691014 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "38 " "Inferred 38 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult17~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult17~mult_h_mult_l_mult_hlmacmult\"" {  } { { "LT24Top.v" "Mult17~mult_h_mult_l_mult_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1282 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult8~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult8~mult_h_mult_l_mult_hlmacmult\"" {  } { { "LT24Top.v" "Mult8~mult_h_mult_l_mult_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1~mult_h_mult_l_mult_hlmacmult\"" {  } { { "LT24Top.v" "Mult1~mult_h_mult_l_mult_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2~mult_h_mult_l_mult_hlmacmult\"" {  } { { "LT24Top.v" "Mult2~mult_h_mult_l_mult_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1151 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3~mult_h_mult_l_mult_hlmacmult\"" {  } { { "LT24Top.v" "Mult3~mult_h_mult_l_mult_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult9~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult9~mult_h_mult_l_mult_hlmacmult\"" {  } { { "LT24Top.v" "Mult9~mult_h_mult_l_mult_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1222 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult10~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult10~mult_h_mult_l_mult_hlmacmult\"" {  } { { "LT24Top.v" "Mult10~mult_h_mult_l_mult_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1231 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult12~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult12~mult_h_mult_l_mult_hlmacmult\"" {  } { { "LT24Top.v" "Mult12~mult_h_mult_l_mult_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1240 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult14~mult_h_mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult14~mult_h_mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult14~mult_h_mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1262 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult14~mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult14~mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult14~mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1262 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult15~mult_h_mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult15~mult_h_mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult15~mult_h_mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1271 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult15~mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult15~mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult15~mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1271 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult16~mult_h_mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult16~mult_h_mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult16~mult_h_mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult16~mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult16~mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult16~mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult13~mult_h_mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult13~mult_h_mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult13~mult_h_mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult13~mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult13~mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult13~mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4~mult_h_mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4~mult_h_mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult4~mult_h_mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4~mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4~mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult4~mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5~mult_h_mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5~mult_h_mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult5~mult_h_mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5~mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5~mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult5~mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6~mult_h_mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6~mult_h_mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult6~mult_h_mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6~mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6~mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult6~mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7~mult_h_mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7~mult_h_mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult7~mult_h_mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1199 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7~mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7~mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult7~mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1199 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult11~mult_h_mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult11~mult_h_mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult11~mult_h_mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1239 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult11~mult_h_mult_l_mult_h_mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult11~mult_h_mult_l_mult_h_mult_llmacmult\"" {  } { { "LT24Top.v" "Mult11~mult_h_mult_l_mult_h_mult_llmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1239 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult13~mult_h_mult_l_mult_h_add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult13~mult_h_mult_l_mult_h_add_lh_hlmacmult\"" {  } { { "LT24Top.v" "Mult13~mult_h_mult_l_mult_h_add_lh_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult13~mult_h_mult_l_mult_h_add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult13~mult_h_mult_l_mult_h_add_lh_hlmacmult_1\"" {  } { { "LT24Top.v" "Mult13~mult_h_mult_l_mult_h_add_lh_hlmacmult_1" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4~mult_h_mult_l_mult_h_add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4~mult_h_mult_l_mult_h_add_lh_hlmacmult\"" {  } { { "LT24Top.v" "Mult4~mult_h_mult_l_mult_h_add_lh_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4~mult_h_mult_l_mult_h_add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4~mult_h_mult_l_mult_h_add_lh_hlmacmult_1\"" {  } { { "LT24Top.v" "Mult4~mult_h_mult_l_mult_h_add_lh_hlmacmult_1" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5~mult_h_mult_l_mult_h_add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5~mult_h_mult_l_mult_h_add_lh_hlmacmult\"" {  } { { "LT24Top.v" "Mult5~mult_h_mult_l_mult_h_add_lh_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5~mult_h_mult_l_mult_h_add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5~mult_h_mult_l_mult_h_add_lh_hlmacmult_1\"" {  } { { "LT24Top.v" "Mult5~mult_h_mult_l_mult_h_add_lh_hlmacmult_1" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6~mult_h_mult_l_mult_h_add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6~mult_h_mult_l_mult_h_add_lh_hlmacmult\"" {  } { { "LT24Top.v" "Mult6~mult_h_mult_l_mult_h_add_lh_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6~mult_h_mult_l_mult_h_add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6~mult_h_mult_l_mult_h_add_lh_hlmacmult_1\"" {  } { { "LT24Top.v" "Mult6~mult_h_mult_l_mult_h_add_lh_hlmacmult_1" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7~mult_h_mult_l_mult_h_add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7~mult_h_mult_l_mult_h_add_lh_hlmacmult\"" {  } { { "LT24Top.v" "Mult7~mult_h_mult_l_mult_h_add_lh_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1199 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7~mult_h_mult_l_mult_h_add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7~mult_h_mult_l_mult_h_add_lh_hlmacmult_1\"" {  } { { "LT24Top.v" "Mult7~mult_h_mult_l_mult_h_add_lh_hlmacmult_1" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1199 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult11~mult_h_mult_l_mult_h_add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult11~mult_h_mult_l_mult_h_add_lh_hlmacmult\"" {  } { { "LT24Top.v" "Mult11~mult_h_mult_l_mult_h_add_lh_hlmacmult" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1239 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult11~mult_h_mult_l_mult_h_add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult11~mult_h_mult_l_mult_h_add_lh_hlmacmult_1\"" {  } { { "LT24Top.v" "Mult11~mult_h_mult_l_mult_h_add_lh_hlmacmult_1" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 1239 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590698514 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1494590698514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult17_rtl_0 " "Elaborated megafunction instantiation \"lpm_mult:Mult17_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590699515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult17_rtl_0 " "Instantiated megafunction \"lpm_mult:Mult17_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590699515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 1 " "Parameter \"LPM_WIDTHB\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590699515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590699515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590699515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590699515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590699515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590699515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590699515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590699515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590699515 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494590699515 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult17_rtl_0\|multcore:mult_core lpm_mult:Mult17_rtl_0 " "Elaborated megafunction instantiation \"lpm_mult:Mult17_rtl_0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult17_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590699615 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult17_rtl_0\|multcore:mult_core\|lpm_add_sub:adder lpm_mult:Mult17_rtl_0 " "Elaborated megafunction instantiation \"lpm_mult:Mult17_rtl_0\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"lpm_mult:Mult17_rtl_0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 439 6 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590699700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fug " "Found entity 1: add_sub_fug" {  } { { "db/add_sub_fug.tdf" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/db/add_sub_fug.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494590700100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494590700100 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult17_rtl_0\|altshift:external_latency_ffs lpm_mult:Mult17_rtl_0 " "Elaborated megafunction instantiation \"lpm_mult:Mult17_rtl_0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult17_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult14_rtl_8 " "Elaborated megafunction instantiation \"lpm_mult:Mult14_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590700447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult14_rtl_8 " "Instantiated megafunction \"lpm_mult:Mult14_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 1 " "Parameter \"LPM_WIDTHB\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 2 " "Parameter \"LPM_WIDTHP\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 2 " "Parameter \"LPM_WIDTHR\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700447 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494590700447 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult14_rtl_8\|multcore:mult_core lpm_mult:Mult14_rtl_8 " "Elaborated megafunction instantiation \"lpm_mult:Mult14_rtl_8\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult14_rtl_8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700478 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult14_rtl_8\|altshift:external_latency_ffs lpm_mult:Mult14_rtl_8 " "Elaborated megafunction instantiation \"lpm_mult:Mult14_rtl_8\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult14_rtl_8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult14_rtl_9 " "Elaborated megafunction instantiation \"lpm_mult:Mult14_rtl_9\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590700663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult14_rtl_9 " "Instantiated megafunction \"lpm_mult:Mult14_rtl_9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590700663 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494590700663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ol01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ol01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ol01 " "Found entity 1: mult_ol01" {  } { { "db/mult_ol01.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/db/mult_ol01.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494590700848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494590700848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult13_rtl_15 " "Elaborated megafunction instantiation \"lpm_mult:Mult13_rtl_15\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590701032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult13_rtl_15 " "Instantiated megafunction \"lpm_mult:Mult13_rtl_15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701032 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494590701032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult13_rtl_26 " "Elaborated megafunction instantiation \"lpm_mult:Mult13_rtl_26\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590701248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult13_rtl_26 " "Instantiated megafunction \"lpm_mult:Mult13_rtl_26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701248 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494590701248 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult13_rtl_26\|multcore:mult_core lpm_mult:Mult13_rtl_26 " "Elaborated megafunction instantiation \"lpm_mult:Mult13_rtl_26\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult13_rtl_26\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult13_rtl_26\|multcore:mult_core\|lpm_add_sub:adder lpm_mult:Mult13_rtl_26 " "Elaborated megafunction instantiation \"lpm_mult:Mult13_rtl_26\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"lpm_mult:Mult13_rtl_26\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 439 6 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eug " "Found entity 1: add_sub_eug" {  } { { "db/add_sub_eug.tdf" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/db/add_sub_eug.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494590701463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494590701463 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult13_rtl_26\|altshift:external_latency_ffs lpm_mult:Mult13_rtl_26 " "Elaborated megafunction instantiation \"lpm_mult:Mult13_rtl_26\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult13_rtl_26\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult13_rtl_27 " "Elaborated megafunction instantiation \"lpm_mult:Mult13_rtl_27\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590701563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult13_rtl_27 " "Instantiated megafunction \"lpm_mult:Mult13_rtl_27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494590701563 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494590701563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2k01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2k01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2k01 " "Found entity 1: mult_2k01" {  } { { "db/mult_2k01.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/db/mult_2k01.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494590701733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494590701733 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2904 " "Ignored 2904 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2904 " "Ignored 2904 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1494590704706 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1494590704706 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_RDn VCC " "Pin \"LT24_RDn\" is stuck at VCC" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494590712557 "|LT24Top|LT24_RDn"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_CSn GND " "Pin \"LT24_CSn\" is stuck at GND" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494590712557 "|LT24Top|LT24_CSn"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_LCD_ON VCC " "Pin \"LT24_LCD_ON\" is stuck at VCC" {  } { { "LT24Top.v" "" { Text "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/LT24Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494590712557 "|LT24Top|LT24_LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494590712557 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1494590716913 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1494590723468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/output_files/JunctionTrafficSimulator.map.smsg " "Generated suppressed messages file C:/Users/Oluwole_Jnr/Documents/FPGA DSoC Projects/JunctionTrafficSimulator/output_files/JunctionTrafficSimulator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1494590724598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494590728389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494590728389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8875 " "Implemented 8875 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494590732243 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494590732243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8776 " "Implemented 8776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494590732243 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "74 " "Implemented 74 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1494590732243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494590732243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494590732644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 13:05:32 2017 " "Processing ended: Fri May 12 13:05:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494590732644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494590732644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494590732644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494590732644 ""}
