#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jul 20 00:00:35 2025
# Process ID: 80171
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2417.004 ; gain = 115.023 ; free physical = 211620 ; free virtual = 335163
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 80194
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2866.422 ; gain = 425.512 ; free physical = 206991 ; free virtual = 330786
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 4957.516 ; gain = 2516.605 ; free physical = 208563 ; free virtual = 332422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 4957.516 ; gain = 2516.605 ; free physical = 208555 ; free virtual = 332423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 4977.441 ; gain = 2536.531 ; free physical = 208536 ; free virtual = 332420
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 4977.441 ; gain = 2536.531 ; free physical = 196795 ; free virtual = 320389
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               12 Bit    Registers := 636   
	                8 Bit    Registers := 3756  
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 5521  
	   2 Input    8 Bit        Muxes := 5535  
	   2 Input    7 Bit        Muxes := 3076  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 1080  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_reg_159280_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i31_i_i2585_i_i_reg_159270_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i67_i_i2621_i_i_reg_159260_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i187_i187_i_i2741_i_i_reg_159210_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_reg_159200_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i221_i_i2775_i_i_reg_159190_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i65_i_i2619_i_i_reg_159250_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_i_reg_161450_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i1809_i_i_i_reg_157410_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i1807_i_i_i_reg_157400_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i542_i_i_i_reg_161440_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i1849_i_i_i_reg_157390_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i74_i_i_reg_161410_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i1941_i_i_i_reg_157360_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_i_reg_161420_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i4997_i_i_reg_158230_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i4963_i_i_reg_158250_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_i_reg_160810_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59336_reg[7]' (FDE) to 'reg_59720_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i_i_i_reg_156400_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i311_i_i2865_i_i_reg_160660_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i_i_i_i_reg_156390_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i_i_i_i_reg_156380_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_i_i_i_reg_156370_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i640_i_i_i_reg_161570_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i_i_i_i_i_reg_156190_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59948_reg[7]' (FDE) to 'reg_59938_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i_i_i_i_i_reg_156170_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59938_reg[7]' (FDE) to 'reg_59898_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i_i_i_i_i_reg_156160_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i1585_i_i_i_reg_160500_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i_i_i_i_i_reg_156180_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i65_i_reg_161580_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i_i_i_reg_156040_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59848_reg[7]' (FDE) to 'reg_59898_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i_i4361_i_i_reg_158500_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_157505_reg[2]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_157505_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_157505_reg[3]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_157505_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_157505_reg[4]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_157505_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_157505_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_157505_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_157505_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_157505_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_157505_reg[10]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i1415_i_i_i_reg_157580_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i187_i_i1461_i_i_i_reg_157560_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_157520_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_reg_157510_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_157500_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i1413_i_i_i_reg_157570_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59564_reg[7]' (FDE) to 'reg_59720_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_reg_161180_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i_i_i_i_reg_156950_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_reg_161090_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59252_reg[7]' (FDE) to 'reg_59720_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i381_i_i_i_i_reg_156930_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i379_i_i_i_i_reg_156920_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_i_i_reg_156940_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i2483_i2483_i_i_reg_159310_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59720_reg[7]' (FDE) to 'reg_59192_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i855_i_i_i_i_reg_156720_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i_i_reg_160880_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_i_reg_160870_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i_i_reg_160860_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i_i_reg_160850_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i1055_i_i_i_i_reg_156640_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i_i_i_reg_156460_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_156450_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_156440_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_i_i_i_reg_156430_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i2533_i2533_i_i_reg_160670_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59144_reg[7]' (FDE) to 'reg_59084_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i625_i_i_i4453_i_i_reg_160590_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i_i_i_i_reg_156300_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i5089_i_i_reg_160570_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59192_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_156270_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i_i_i_i_reg_156070_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59908_reg[7]' (FDE) to 'reg_59898_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i_i_i_i_reg_156120_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i_i_i_i_i_reg_156070_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59868_reg[7]' (FDE) to 'reg_59898_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i_i_i_i_reg_156070_reg[7]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_156100_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59096_reg[7]' (FDE) to 'reg_59084_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_156110_reg[7]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_156100_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59898_reg[7]' (FDE) to 'reg_59828_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59084_reg[7]' (FDE) to 'reg_59072_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_156100_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_156020_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59828_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_156020_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_156010_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59072_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_156010_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i540_i_i_i_reg_161430_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_reg_158330_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i379_i379_i_i_i_reg_158020_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_156850_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i421_i_i_i_reg_158010_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_156850_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i_i_i_reg_158000_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_156850_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i_i_i_reg_157990_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_156850_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_156250_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_156850_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i_i_i_i_reg_156240_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_156850_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i625_i625_i625_i_i_i_reg_160540_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i_i1093_i_i_i_reg_161020_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i_i_i_i_i_reg_156230_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_156850_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i_i_i_i_reg_156360_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_156850_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i945_i_i3499_i_i_reg_160630_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i_i1093_i_i_i_reg_161020_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i_i_i_i_reg_156350_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_156850_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i_i_i_reg_160800_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i_i1093_i_i_i_reg_161020_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i_i_i_reg_156570_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_156850_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i_i_i_reg_156560_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_156850_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_59468_reg[7]' (FDE) to 'reg_59180_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i1093_i_i_i_reg_161020_reg[7]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i_i_reg_161010_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i533_i_i_i_i_reg_156850_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i141_i141_i_i_i_reg_158130_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i_i_i_reg_161010_reg[7]' (FDE) to 'agg_tmp3_i73_i_i_i541_i_i542_i_i_reg_161330_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i145_i_i146_i_i_reg_161390_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59888_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59180_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i379_i_i2933_i_i_reg_159110_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59858_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i_i_i4141_i_i_reg_160610_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i187_i_i821_i821_i_i_i_reg_157840_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59300_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59108_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i187_i_i821_i821_i821_i_i_reg_160090_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i_i2361_i2361_i_i_reg_159350_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_161075_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i387_i_i_i_i_reg_160930_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59756_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_reg_160040_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i_i_i_i4961_i_i_reg_158240_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_reg_159800_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59576_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i935_i_i_i_reg_161050_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i607_i_i3161_i_i_reg_159010_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i_i1899_i1899_i_i_reg_160700_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59696_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i107_i_i_i2015_i2015_i_i_reg_159520_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i293_i_i1567_i1567_i_i_reg_159700_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59552_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_reg_157620_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i_i72_i_i_i_reg_161510_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i_i386_i_i_i_reg_161460_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59732_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i419_i419_i_i2973_i_i_reg_159100_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_reg_159710_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_157790_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i627_i627_i627_i_i_reg_160760_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i_i927_i_i3481_i_i_reg_158870_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i_i1055_i1055_i1055_i_i_reg_159970_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59396_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i_i979_i979_i979_i_i_reg_160000_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i67_i_i_i_i_i_reg_156520_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i25_i_i_i_i_reg_161530_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:38 . Memory (MB): peak = 4993.453 ; gain = 2552.543 ; free physical = 195276 ; free virtual = 318736
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:23 . Memory (MB): peak = 4993.453 ; gain = 2552.543 ; free physical = 193213 ; free virtual = 316786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i67_i_i221_i221_i221_i_i2775_i_i_1_reg_159195_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i67_i_i_i_i_i_i4997_i_i_1_reg_158235_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i67_i_i221_i_i_i2129_i_i_i_1_reg_157275_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_159375_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i_i_i_i_i_i_i2515_i_i_i_1_reg_157095_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i33_i_i107_i107_i_i_i2015_i2015_i_i_1_reg_159525_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i67_i67_i67_i_i_i_i4529_i_i_1_reg_158445_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_1_reg_157245_reg[5] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:28 ; elapsed = 00:03:38 . Memory (MB): peak = 5001.457 ; gain = 2560.547 ; free physical = 193630 ; free virtual = 317202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:46 ; elapsed = 00:03:57 . Memory (MB): peak = 5001.457 ; gain = 2560.547 ; free physical = 194605 ; free virtual = 318247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:47 ; elapsed = 00:03:58 . Memory (MB): peak = 5001.457 ; gain = 2560.547 ; free physical = 194594 ; free virtual = 318237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:51 ; elapsed = 00:04:02 . Memory (MB): peak = 5001.457 ; gain = 2560.547 ; free physical = 192409 ; free virtual = 316052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:51 ; elapsed = 00:04:03 . Memory (MB): peak = 5001.457 ; gain = 2560.547 ; free physical = 191431 ; free virtual = 315073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:28 ; elapsed = 00:04:39 . Memory (MB): peak = 5001.457 ; gain = 2560.547 ; free physical = 194644 ; free virtual = 318287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:28 ; elapsed = 00:04:40 . Memory (MB): peak = 5001.457 ; gain = 2560.547 ; free physical = 194646 ; free virtual = 318288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    31|
|3     |LUT2  |  7644|
|4     |LUT3  |  4791|
|5     |LUT4  | 12093|
|6     |LUT5  | 18679|
|7     |LUT6  | 32862|
|8     |MUXF7 |   199|
|9     |FDRE  | 34235|
|10    |FDSE  |   102|
|11    |IBUF  | 24004|
|12    |OBUF  |   273|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|      |Instance                                                            |Module                                                                   |Cells  |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|1     |top                                                                 |                                                                         | 134914|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |    210|
|3     |  sparse_arr_feat_reduce_out_10_U                                   |hls_dummy_fifo_w8_d2_S                                                   |     31|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_57                                       |     21|
|5     |  sparse_arr_feat_reduce_out_11_U                                   |hls_dummy_fifo_w8_d2_S_0                                                 |     30|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_56                                       |     21|
|7     |  sparse_arr_feat_reduce_out_12_U                                   |hls_dummy_fifo_w8_d2_S_1                                                 |     31|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_55                                       |     21|
|9     |  sparse_arr_feat_reduce_out_13_U                                   |hls_dummy_fifo_w8_d2_S_2                                                 |     31|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_54                                       |     21|
|11    |  sparse_arr_feat_reduce_out_14_U                                   |hls_dummy_fifo_w8_d2_S_3                                                 |     30|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_53                                       |     21|
|13    |  sparse_arr_feat_reduce_out_15_U                                   |hls_dummy_fifo_w8_d2_S_4                                                 |     30|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_52                                       |     21|
|15    |  sparse_arr_feat_reduce_out_16_U                                   |hls_dummy_fifo_w8_d2_S_5                                                 |     32|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_51                                       |     21|
|17    |  sparse_arr_feat_reduce_out_17_U                                   |hls_dummy_fifo_w8_d2_S_6                                                 |     33|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_50                                       |     21|
|19    |  sparse_arr_feat_reduce_out_18_U                                   |hls_dummy_fifo_w8_d2_S_7                                                 |     31|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_49                                       |     21|
|21    |  sparse_arr_feat_reduce_out_19_U                                   |hls_dummy_fifo_w8_d2_S_8                                                 |     30|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_48                                       |     21|
|23    |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w8_d2_S_9                                                 |     32|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_47                                       |     21|
|25    |  sparse_arr_feat_reduce_out_20_U                                   |hls_dummy_fifo_w8_d2_S_10                                                |     30|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_46                                       |     21|
|27    |  sparse_arr_feat_reduce_out_21_U                                   |hls_dummy_fifo_w8_d2_S_11                                                |     31|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_45                                       |     21|
|29    |  sparse_arr_feat_reduce_out_22_U                                   |hls_dummy_fifo_w8_d2_S_12                                                |     34|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_44                                       |     21|
|31    |  sparse_arr_feat_reduce_out_23_U                                   |hls_dummy_fifo_w8_d2_S_13                                                |     30|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_43                                       |     21|
|33    |  sparse_arr_feat_reduce_out_24_U                                   |hls_dummy_fifo_w8_d2_S_14                                                |     30|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_42                                       |     21|
|35    |  sparse_arr_feat_reduce_out_25_U                                   |hls_dummy_fifo_w8_d2_S_15                                                |     31|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_41                                       |     21|
|37    |  sparse_arr_feat_reduce_out_26_U                                   |hls_dummy_fifo_w8_d2_S_16                                                |     31|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_40                                       |     21|
|39    |  sparse_arr_feat_reduce_out_27_U                                   |hls_dummy_fifo_w8_d2_S_17                                                |     31|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_39                                       |     21|
|41    |  sparse_arr_feat_reduce_out_28_U                                   |hls_dummy_fifo_w8_d2_S_18                                                |     30|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_38                                       |     21|
|43    |  sparse_arr_feat_reduce_out_29_U                                   |hls_dummy_fifo_w8_d2_S_19                                                |     30|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_37                                       |     21|
|45    |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w8_d2_S_20                                                |     30|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_36                                       |     21|
|47    |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w8_d2_S_21                                                |     30|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_35                                       |     21|
|49    |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w8_d2_S_22                                                |     30|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_34                                       |     21|
|51    |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w8_d2_S_23                                                |     39|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_33                                       |     21|
|53    |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w8_d2_S_24                                                |     31|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_32                                       |     21|
|55    |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w8_d2_S_25                                                |     30|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_31                                       |     21|
|57    |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w8_d2_S_26                                                |     30|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_30                                       |     21|
|59    |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w8_d2_S_27                                                |     31|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_29                                       |     21|
|61    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w8_d2_S_28                                                |     33|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg                                          |     21|
|63    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4 | 109463|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:29 ; elapsed = 00:04:40 . Memory (MB): peak = 5001.457 ; gain = 2560.547 ; free physical = 194622 ; free virtual = 318265
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:31 ; elapsed = 00:04:42 . Memory (MB): peak = 5001.457 ; gain = 2560.547 ; free physical = 209081 ; free virtual = 332724
Synthesis Optimization Complete : Time (s): cpu = 00:04:31 ; elapsed = 00:04:42 . Memory (MB): peak = 5001.457 ; gain = 2560.547 ; free physical = 209104 ; free virtual = 332726
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5001.457 ; gain = 0.000 ; free physical = 209048 ; free virtual = 332710
INFO: [Netlist 29-17] Analyzing 24204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_30_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5045.559 ; gain = 0.000 ; free physical = 208893 ; free virtual = 332678
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 24004 instances

Synth Design complete | Checksum: 82bcf4a7
INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:03 ; elapsed = 00:05:14 . Memory (MB): peak = 5045.559 ; gain = 2628.555 ; free physical = 208941 ; free virtual = 332726
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18750.223; main = 4342.441; forked = 14640.340
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23781.906; main = 5045.562; forked = 18784.367
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5109.590 ; gain = 64.031 ; free physical = 208809 ; free virtual = 332718

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 136976ffa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 5149.168 ; gain = 39.578 ; free physical = 208320 ; free virtual = 332785

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c433efb1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 5149.168 ; gain = 0.000 ; free physical = 208295 ; free virtual = 332768
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 12 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aee72f23

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5149.168 ; gain = 0.000 ; free physical = 208224 ; free virtual = 332697
INFO: [Opt 31-389] Phase Constant propagation created 31 cells and removed 75 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14cfc9de4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 5149.168 ; gain = 0.000 ; free physical = 208220 ; free virtual = 332693
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 8d269914

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 5149.168 ; gain = 0.000 ; free physical = 203745 ; free virtual = 328218
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: de5aa67a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5149.168 ; gain = 0.000 ; free physical = 208288 ; free virtual = 332761
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              12  |                                              0  |
|  Constant propagation         |              31  |              75  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 6a1a8dc1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5149.168 ; gain = 0.000 ; free physical = 208286 ; free virtual = 332759

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6a1a8dc1

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5149.168 ; gain = 0.000 ; free physical = 208222 ; free virtual = 332700

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6a1a8dc1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5149.168 ; gain = 0.000 ; free physical = 208221 ; free virtual = 332698

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5149.168 ; gain = 0.000 ; free physical = 208220 ; free virtual = 332697
Ending Netlist Obfuscation Task | Checksum: 6a1a8dc1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5149.168 ; gain = 0.000 ; free physical = 208220 ; free virtual = 332697
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 5149.168 ; gain = 103.609 ; free physical = 208220 ; free virtual = 332697
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sun Jul 20 00:07:21 2025...
