INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/car_parking_system/car_parking_system.srcs/sources_1/new/parking_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parking_system
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/car_parking_system/car_parking_system.srcs/sim_1/new/testbench_car_parking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_parking_system
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/car_parking_system/car_parking_system.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
