(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvsge (bvsub (bvmul bv_1 #xcb2405af ) (bvor bv_4 bv_3)) (bvand (bvnor #xa35f32dd  #x15897d37 ) (bvmul #x0a96c1dc  bv_2))))
(assert (bvuge (bvurem (bvsdiv bv_2 #x214f2523 ) (bvlshr bv_4 #xdf8a29ba )) (bvsdiv (bvshl #x6edb1f6a  bv_1) (bvlshr #xfe4d86b6  bv_2))))
(assert (bvslt (bvor (bvmul #x9282c4ac  #x5d73d9e7 ) (bvsdiv bv_1 bv_0)) (bvashr (bvnor bv_3 #x3e111504 ) (bvsrem bv_3 #x96771a1b ))))
(assert (bvsge (bvmul (bvshl bv_2 #xbca98e19 ) (bvnand #x3db0b5d8  #x60878eb3 )) (bvnor (bvor bv_3 bv_1) (bvudiv bv_3 #xeed3dc4c ))))
(assert (and (or (not false) (bvsgt bv_2 #xfc444fde )) (bvsge (bvor #x3df4686a  #x2da24520 ) (bvxor bv_1 #xbbcc3324 ))))
(check-sat)
(exit)
