<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/rv515.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - rv515.c<span style="font-size: 80%;"> (source / <a href="rv515.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">806</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">26</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &quot;rv515d.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;rv515_reg_safe.h&quot;
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span>            : /* This files gather functions specifics to: rv515 */
<span class="lineNum">      36 </span>            : static int rv515_debugfs_pipes_info_init(struct radeon_device *rdev);
<span class="lineNum">      37 </span>            : static int rv515_debugfs_ga_info_init(struct radeon_device *rdev);
<span class="lineNum">      38 </span>            : static void rv515_gpu_init(struct radeon_device *rdev);
<span class="lineNum">      39 </span>            : int rv515_mc_wait_for_idle(struct radeon_device *rdev);
<span class="lineNum">      40 </span>            : 
<span class="lineNum">      41 </span>            : static const u32 crtc_offsets[2] =
<span class="lineNum">      42 </span>            : {
<span class="lineNum">      43 </span>            :         0,
<span class="lineNum">      44 </span>            :         AVIVO_D2CRTC_H_TOTAL - AVIVO_D1CRTC_H_TOTAL
<a name="45"><span class="lineNum">      45 </span>            : };</a>
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span><span class="lineNoCov">          0 : void rv515_debugfs(struct radeon_device *rdev)</span>
<span class="lineNum">      48 </span>            : {
<span class="lineNum">      49 </span><span class="lineNoCov">          0 :         if (r100_debugfs_rbbm_init(rdev)) {</span>
<span class="lineNum">      50 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to register debugfs file for RBBM !\n&quot;);</span>
<span class="lineNum">      51 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :         if (rv515_debugfs_pipes_info_init(rdev)) {</span>
<span class="lineNum">      53 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to register debugfs file for pipes !\n&quot;);</span>
<span class="lineNum">      54 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :         if (rv515_debugfs_ga_info_init(rdev)) {</span>
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to register debugfs file for pipes !\n&quot;);</span>
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :         }</span>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      59 </span>            : 
<span class="lineNum">      60 </span><span class="lineNoCov">          0 : void rv515_ring_start(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">      61 </span>            : {
<span class="lineNum">      62 </span>            :         int r;
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, 64);</span>
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">      67 </span>            :         }
<span class="lineNum">      68 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(ISYNC_CNTL, 0));</span>
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">      70 </span>            :                           ISYNC_ANY2D_IDLE3D |
<span class="lineNum">      71 </span>            :                           ISYNC_ANY3D_IDLE2D |
<span class="lineNum">      72 </span>            :                           ISYNC_WAIT_IDLEGUI |
<span class="lineNum">      73 </span>            :                           ISYNC_CPSCRATCH_IDLEGUI);
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(WAIT_UNTIL, 0));</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, WAIT_2D_IDLECLEAN | WAIT_3D_IDLECLEAN);</span>
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_DST_PIPE_CONFIG, 0));</span>
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, R300_PIPE_AUTO_CONFIG);</span>
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(GB_SELECT, 0));</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(GB_ENABLE, 0));</span>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R500_SU_REG_DEST, 0));</span>
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (1 &lt;&lt; rdev-&gt;num_gb_pipes) - 1);</span>
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(VAP_INDEX_OFFSET, 0));</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RB3D_DSTCACHE_CTLSTAT, 0));</span>
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, RB3D_DC_FLUSH | RB3D_DC_FREE);</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(ZB_ZCACHE_CTLSTAT, 0));</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ZC_FLUSH | ZC_FREE);</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(WAIT_UNTIL, 0));</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, WAIT_2D_IDLECLEAN | WAIT_3D_IDLECLEAN);</span>
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(GB_AA_CONFIG, 0));</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RB3D_DSTCACHE_CTLSTAT, 0));</span>
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, RB3D_DC_FLUSH | RB3D_DC_FREE);</span>
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(ZB_ZCACHE_CTLSTAT, 0));</span>
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ZC_FLUSH | ZC_FREE);</span>
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(GB_MSPOS0, 0));</span>
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">     100 </span>            :                           ((6 &lt;&lt; MS_X0_SHIFT) |
<span class="lineNum">     101 </span>            :                            (6 &lt;&lt; MS_Y0_SHIFT) |
<span class="lineNum">     102 </span>            :                            (6 &lt;&lt; MS_X1_SHIFT) |
<span class="lineNum">     103 </span>            :                            (6 &lt;&lt; MS_Y1_SHIFT) |
<span class="lineNum">     104 </span>            :                            (6 &lt;&lt; MS_X2_SHIFT) |
<span class="lineNum">     105 </span>            :                            (6 &lt;&lt; MS_Y2_SHIFT) |
<span class="lineNum">     106 </span>            :                            (6 &lt;&lt; MSBD0_Y_SHIFT) |
<span class="lineNum">     107 </span>            :                            (6 &lt;&lt; MSBD0_X_SHIFT)));
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(GB_MSPOS1, 0));</span>
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">     110 </span>            :                           ((6 &lt;&lt; MS_X3_SHIFT) |
<span class="lineNum">     111 </span>            :                            (6 &lt;&lt; MS_Y3_SHIFT) |
<span class="lineNum">     112 </span>            :                            (6 &lt;&lt; MS_X4_SHIFT) |
<span class="lineNum">     113 </span>            :                            (6 &lt;&lt; MS_Y4_SHIFT) |
<span class="lineNum">     114 </span>            :                            (6 &lt;&lt; MS_X5_SHIFT) |
<span class="lineNum">     115 </span>            :                            (6 &lt;&lt; MS_Y5_SHIFT) |
<span class="lineNum">     116 </span>            :                            (6 &lt;&lt; MSBD1_SHIFT)));
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(GA_ENHANCE, 0));</span>
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, GA_DEADLOCK_CNTL | GA_FASTSYNC_CNTL);</span>
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(GA_POLY_MODE, 0));</span>
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, FRONT_PTYPE_TRIANGE | BACK_PTYPE_TRIANGE);</span>
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(GA_ROUND_MODE, 0));</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, GEOMETRY_ROUND_NEAREST | COLOR_ROUND_NEAREST);</span>
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(0x20C8, 0));</span>
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     127 </span>            : 
<span class="lineNum">     128 </span><span class="lineNoCov">          0 : int rv515_mc_wait_for_idle(struct radeon_device *rdev)</span>
<span class="lineNum">     129 </span>            : {
<span class="lineNum">     130 </span>            :         unsigned i;
<span class="lineNum">     131 </span>            :         uint32_t tmp;
<span class="lineNum">     132 </span>            : 
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     134 </span>            :                 /* read MC_STATUS */
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :                 tmp = RREG32_MC(MC_STATUS);</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :                 if (tmp &amp; MC_STATUS_IDLE) {</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">     138 </span>            :                 }
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">     140 </span>            :         }
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :         return -1;</span>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     143 </span>            : 
<span class="lineNum">     144 </span><span class="lineNoCov">          0 : void rv515_vga_render_disable(struct radeon_device *rdev)</span>
<span class="lineNum">     145 </span>            : {
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         WREG32(R_000300_VGA_RENDER_CONTROL,</span>
<span class="lineNum">     147 </span>            :                 RREG32(R_000300_VGA_RENDER_CONTROL) &amp; C_000300_VGA_VSTATUS_CNTL);
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     149 </span>            : 
<span class="lineNum">     150 </span><span class="lineNoCov">          0 : static void rv515_gpu_init(struct radeon_device *rdev)</span>
<span class="lineNum">     151 </span>            : {
<span class="lineNum">     152 </span>            :         unsigned pipe_select_current, gb_pipe_select, tmp;
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :         if (r100_gui_wait_for_idle(rdev)) {</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;Failed to wait GUI idle while &quot;</span>
<span class="lineNum">     156 </span>            :                        &quot;resetting GPU. Bad things might happen.\n&quot;);
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :         rv515_vga_render_disable(rdev);</span>
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         r420_pipes_init(rdev);</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         gb_pipe_select = RREG32(R400_GB_PIPE_SELECT);</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :         tmp = RREG32(R300_DST_PIPE_CONFIG);</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         pipe_select_current = (tmp &gt;&gt; 2) &amp; 3;</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :         tmp = (1 &lt;&lt; pipe_select_current) |</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :               (((gb_pipe_select &gt;&gt; 8) &amp; 0xF) &lt;&lt; 4);</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         WREG32_PLL(0x000D, tmp);</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :         if (r100_gui_wait_for_idle(rdev)) {</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;Failed to wait GUI idle while &quot;</span>
<span class="lineNum">     168 </span>            :                        &quot;resetting GPU. Bad things might happen.\n&quot;);
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :         if (rv515_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">     171 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;Failed to wait MC idle while &quot;</span>
<span class="lineNum">     172 </span>            :                        &quot;programming pipes. Bad things might happen.\n&quot;);
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :         }</span>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span><span class="lineNoCov">          0 : static void rv515_vram_get_type(struct radeon_device *rdev)</span>
<span class="lineNum">     177 </span>            : {
<span class="lineNum">     178 </span>            :         uint32_t tmp;
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_width = 128;</span>
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_is_ddr = true;</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :         tmp = RREG32_MC(RV515_MC_CNTL) &amp; MEM_NUM_CHANNELS_MASK;</span>
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :         switch (tmp) {</span>
<span class="lineNum">     184 </span>            :         case 0:
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.vram_width = 64;</span>
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     187 </span>            :         case 1:
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.vram_width = 128;</span>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     190 </span>            :         default:
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.vram_width = 128;</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     193 </span>            :         }
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span><span class="lineNoCov">          0 : static void rv515_mc_init(struct radeon_device *rdev)</span>
<span class="lineNum">     197 </span>            : {
<span class="lineNum">     198 </span>            : 
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         rv515_vram_get_type(rdev);</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         r100_vram_init_sizes(rdev);</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :         radeon_vram_location(rdev, &amp;rdev-&gt;mc, 0);</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.gtt_base_align = 0;</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_AGP))</span>
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :                 radeon_gtt_location(rdev, &amp;rdev-&gt;mc);</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :         radeon_update_bandwidth_info(rdev);</span>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span><span class="lineNoCov">          0 : uint32_t rv515_mc_rreg(struct radeon_device *rdev, uint32_t reg)</span>
<span class="lineNum">     209 </span>            : {
<span class="lineNum">     210 </span>            :         unsigned long flags;
<span class="lineNum">     211 </span>            :         uint32_t r;
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :         WREG32(MC_IND_INDEX, 0x7f0000 | (reg &amp; 0xffff));</span>
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :         r = RREG32(MC_IND_DATA);</span>
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :         WREG32(MC_IND_INDEX, 0);</span>
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     218 </span>            : 
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="220"><span class="lineNum">     220 </span>            : }</a>
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span><span class="lineNoCov">          0 : void rv515_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)</span>
<span class="lineNum">     223 </span>            : {
<span class="lineNum">     224 </span>            :         unsigned long flags;
<span class="lineNum">     225 </span>            : 
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         WREG32(MC_IND_INDEX, 0xff0000 | ((reg) &amp; 0xffff));</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         WREG32(MC_IND_DATA, (v));</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :         WREG32(MC_IND_INDEX, 0);</span>
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     231 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     232 </span>            : 
<span class="lineNum">     233 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">     234 </span>            : static int rv515_debugfs_pipes_info(struct seq_file *m, void *data)
<span class="lineNum">     235 </span>            : {
<span class="lineNum">     236 </span>            :         struct drm_info_node *node = (struct drm_info_node *) m-&gt;private;
<span class="lineNum">     237 </span>            :         struct drm_device *dev = node-&gt;minor-&gt;dev;
<span class="lineNum">     238 </span>            :         struct radeon_device *rdev = dev-&gt;dev_private;
<span class="lineNum">     239 </span>            :         uint32_t tmp;
<span class="lineNum">     240 </span>            : 
<span class="lineNum">     241 </span>            :         tmp = RREG32(GB_PIPE_SELECT);
<span class="lineNum">     242 </span>            :         seq_printf(m, &quot;GB_PIPE_SELECT 0x%08x\n&quot;, tmp);
<span class="lineNum">     243 </span>            :         tmp = RREG32(SU_REG_DEST);
<span class="lineNum">     244 </span>            :         seq_printf(m, &quot;SU_REG_DEST 0x%08x\n&quot;, tmp);
<span class="lineNum">     245 </span>            :         tmp = RREG32(GB_TILE_CONFIG);
<span class="lineNum">     246 </span>            :         seq_printf(m, &quot;GB_TILE_CONFIG 0x%08x\n&quot;, tmp);
<span class="lineNum">     247 </span>            :         tmp = RREG32(DST_PIPE_CONFIG);
<span class="lineNum">     248 </span>            :         seq_printf(m, &quot;DST_PIPE_CONFIG 0x%08x\n&quot;, tmp);
<span class="lineNum">     249 </span>            :         return 0;
<span class="lineNum">     250 </span>            : }
<span class="lineNum">     251 </span>            : 
<span class="lineNum">     252 </span>            : static int rv515_debugfs_ga_info(struct seq_file *m, void *data)
<span class="lineNum">     253 </span>            : {
<span class="lineNum">     254 </span>            :         struct drm_info_node *node = (struct drm_info_node *) m-&gt;private;
<span class="lineNum">     255 </span>            :         struct drm_device *dev = node-&gt;minor-&gt;dev;
<span class="lineNum">     256 </span>            :         struct radeon_device *rdev = dev-&gt;dev_private;
<span class="lineNum">     257 </span>            :         uint32_t tmp;
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span>            :         tmp = RREG32(0x2140);
<span class="lineNum">     260 </span>            :         seq_printf(m, &quot;VAP_CNTL_STATUS 0x%08x\n&quot;, tmp);
<span class="lineNum">     261 </span>            :         radeon_asic_reset(rdev);
<span class="lineNum">     262 </span>            :         tmp = RREG32(0x425C);
<span class="lineNum">     263 </span>            :         seq_printf(m, &quot;GA_IDLE 0x%08x\n&quot;, tmp);
<span class="lineNum">     264 </span>            :         return 0;
<span class="lineNum">     265 </span>            : }
<span class="lineNum">     266 </span>            : 
<span class="lineNum">     267 </span>            : static struct drm_info_list rv515_pipes_info_list[] = {
<span class="lineNum">     268 </span>            :         {&quot;rv515_pipes_info&quot;, rv515_debugfs_pipes_info, 0, NULL},
<span class="lineNum">     269 </span>            : };
<span class="lineNum">     270 </span>            : 
<span class="lineNum">     271 </span>            : static struct drm_info_list rv515_ga_info_list[] = {
<span class="lineNum">     272 </span>            :         {&quot;rv515_ga_info&quot;, rv515_debugfs_ga_info, 0, NULL},
<span class="lineNum">     273 </span>            : };
<a name="274"><span class="lineNum">     274 </span>            : #endif</a>
<span class="lineNum">     275 </span>            : 
<span class="lineNum">     276 </span><span class="lineNoCov">          0 : static int rv515_debugfs_pipes_info_init(struct radeon_device *rdev)</span>
<span class="lineNum">     277 </span>            : {
<span class="lineNum">     278 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">     279 </span>            :         return radeon_debugfs_add_files(rdev, rv515_pipes_info_list, 1);
<span class="lineNum">     280 </span>            : #else
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     282 </span>            : #endif
<a name="283"><span class="lineNum">     283 </span>            : }</a>
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span><span class="lineNoCov">          0 : static int rv515_debugfs_ga_info_init(struct radeon_device *rdev)</span>
<span class="lineNum">     286 </span>            : {
<span class="lineNum">     287 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">     288 </span>            :         return radeon_debugfs_add_files(rdev, rv515_ga_info_list, 1);
<span class="lineNum">     289 </span>            : #else
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     291 </span>            : #endif
<a name="292"><span class="lineNum">     292 </span>            : }</a>
<span class="lineNum">     293 </span>            : 
<span class="lineNum">     294 </span><span class="lineNoCov">          0 : void rv515_mc_stop(struct radeon_device *rdev, struct rv515_mc_save *save)</span>
<span class="lineNum">     295 </span>            : {
<span class="lineNum">     296 </span>            :         u32 crtc_enabled, tmp, frame_count, blackout;
<span class="lineNum">     297 </span>            :         int i, j;
<span class="lineNum">     298 </span>            : 
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :         save-&gt;vga_render_control = RREG32(R_000300_VGA_RENDER_CONTROL);</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :         save-&gt;vga_hdp_control = RREG32(R_000328_VGA_HDP_CONTROL);</span>
<span class="lineNum">     301 </span>            : 
<span class="lineNum">     302 </span>            :         /* disable VGA render */
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :         WREG32(R_000300_VGA_RENDER_CONTROL, 0);</span>
<span class="lineNum">     304 </span>            :         /* blank the display controllers */
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :                 crtc_enabled = RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i]) &amp; AVIVO_CRTC_EN;</span>
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :                 if (crtc_enabled) {</span>
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :                         save-&gt;crtc_enabled[i] = true;</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i]);</span>
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :                         if (!(tmp &amp; AVIVO_CRTC_DISP_READ_REQUEST_DISABLE)) {</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :                                 radeon_wait_for_vblank(rdev, i);</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :                                 WREG32(AVIVO_D1CRTC_UPDATE_LOCK + crtc_offsets[i], 1);</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :                                 tmp |= AVIVO_CRTC_DISP_READ_REQUEST_DISABLE;</span>
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :                                 WREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i], tmp);</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :                                 WREG32(AVIVO_D1CRTC_UPDATE_LOCK + crtc_offsets[i], 0);</span>
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     317 </span>            :                         /* wait for the next frame */
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :                         frame_count = radeon_get_vblank_counter(rdev, i);</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; rdev-&gt;usec_timeout; j++) {</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                                 if (radeon_get_vblank_counter(rdev, i) != frame_count)</span>
<span class="lineNum">     321 </span>            :                                         break;
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :                                 udelay(1);</span>
<span class="lineNum">     323 </span>            :                         }
<span class="lineNum">     324 </span>            : 
<span class="lineNum">     325 </span>            :                         /* XXX this is a hack to avoid strange behavior with EFI on certain systems */
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :                         WREG32(AVIVO_D1CRTC_UPDATE_LOCK + crtc_offsets[i], 1);</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i]);</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~AVIVO_CRTC_EN;</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :                         WREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i], tmp);</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                         WREG32(AVIVO_D1CRTC_UPDATE_LOCK + crtc_offsets[i], 0);</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :                         save-&gt;crtc_enabled[i] = false;</span>
<span class="lineNum">     332 </span>            :                         /* ***** */
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                         save-&gt;crtc_enabled[i] = false;</span>
<span class="lineNum">     335 </span>            :                 }
<span class="lineNum">     336 </span>            :         }
<span class="lineNum">     337 </span>            : 
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :         radeon_mc_wait_for_idle(rdev);</span>
<span class="lineNum">     339 </span>            : 
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_R600) {</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_RV770)</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :                         blackout = RREG32(R700_MC_CITF_CNTL);</span>
<span class="lineNum">     343 </span>            :                 else
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :                         blackout = RREG32(R600_CITF_CNTL);</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :                 if ((blackout &amp; R600_BLACKOUT_MASK) != R600_BLACKOUT_MASK) {</span>
<span class="lineNum">     346 </span>            :                         /* Block CPU access */
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :                         WREG32(R600_BIF_FB_EN, 0);</span>
<span class="lineNum">     348 </span>            :                         /* blackout the MC */
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :                         blackout |= R600_BLACKOUT_MASK;</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;family &gt;= CHIP_RV770)</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                                 WREG32(R700_MC_CITF_CNTL, blackout);</span>
<span class="lineNum">     352 </span>            :                         else
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :                                 WREG32(R600_CITF_CNTL, blackout);</span>
<span class="lineNum">     354 </span>            :                 }
<span class="lineNum">     355 </span>            :         }
<span class="lineNum">     356 </span>            :         /* wait for the MC to settle */
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :         udelay(100);</span>
<span class="lineNum">     358 </span>            : 
<span class="lineNum">     359 </span>            :         /* lock double buffered regs */
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :                 if (save-&gt;crtc_enabled[i]) {</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AVIVO_D1GRPH_UPDATE + crtc_offsets[i]);</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                         if (!(tmp &amp; AVIVO_D1GRPH_UPDATE_LOCK)) {</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                                 tmp |= AVIVO_D1GRPH_UPDATE_LOCK;</span>
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :                                 WREG32(AVIVO_D1GRPH_UPDATE + crtc_offsets[i], tmp);</span>
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AVIVO_D1MODE_MASTER_UPDATE_LOCK + crtc_offsets[i]);</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                         if (!(tmp &amp; 1)) {</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :                                 tmp |= 1;</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :                                 WREG32(AVIVO_D1MODE_MASTER_UPDATE_LOCK + crtc_offsets[i], tmp);</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     372 </span>            :                 }
<span class="lineNum">     373 </span>            :         }
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     375 </span>            : 
<span class="lineNum">     376 </span><span class="lineNoCov">          0 : void rv515_mc_resume(struct radeon_device *rdev, struct rv515_mc_save *save)</span>
<span class="lineNum">     377 </span>            : {
<span class="lineNum">     378 </span>            :         u32 tmp, frame_count;
<span class="lineNum">     379 </span>            :         int i, j;
<span class="lineNum">     380 </span>            : 
<span class="lineNum">     381 </span>            :         /* update crtc base addresses */
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_RV770) {</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :                         if (i == 0) {</span>
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :                                 WREG32(R700_D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH,</span>
<span class="lineNum">     386 </span>            :                                        upper_32_bits(rdev-&gt;mc.vram_start));
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :                                 WREG32(R700_D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH,</span>
<span class="lineNum">     388 </span>            :                                        upper_32_bits(rdev-&gt;mc.vram_start));
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :                                 WREG32(R700_D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH,</span>
<span class="lineNum">     391 </span>            :                                        upper_32_bits(rdev-&gt;mc.vram_start));
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :                                 WREG32(R700_D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH,</span>
<span class="lineNum">     393 </span>            :                                        upper_32_bits(rdev-&gt;mc.vram_start));
<span class="lineNum">     394 </span>            :                         }
<span class="lineNum">     395 </span>            :                 }
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :                 WREG32(R_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS + crtc_offsets[i],</span>
<span class="lineNum">     397 </span>            :                        (u32)rdev-&gt;mc.vram_start);
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :                 WREG32(R_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS + crtc_offsets[i],</span>
<span class="lineNum">     399 </span>            :                        (u32)rdev-&gt;mc.vram_start);
<span class="lineNum">     400 </span>            :         }
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :         WREG32(R_000310_VGA_MEMORY_BASE_ADDRESS, (u32)rdev-&gt;mc.vram_start);</span>
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span>            :         /* unlock regs and wait for update */
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :                 if (save-&gt;crtc_enabled[i]) {</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AVIVO_D1MODE_MASTER_UPDATE_MODE + crtc_offsets[i]);</span>
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :                         if ((tmp &amp; 0x7) != 3) {</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~0x7;</span>
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :                                 tmp |= 0x3;</span>
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                                 WREG32(AVIVO_D1MODE_MASTER_UPDATE_MODE + crtc_offsets[i], tmp);</span>
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AVIVO_D1GRPH_UPDATE + crtc_offsets[i]);</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :                         if (tmp &amp; AVIVO_D1GRPH_UPDATE_LOCK) {</span>
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~AVIVO_D1GRPH_UPDATE_LOCK;</span>
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :                                 WREG32(AVIVO_D1GRPH_UPDATE + crtc_offsets[i], tmp);</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AVIVO_D1MODE_MASTER_UPDATE_LOCK + crtc_offsets[i]);</span>
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :                         if (tmp &amp; 1) {</span>
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~1;</span>
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :                                 WREG32(AVIVO_D1MODE_MASTER_UPDATE_LOCK + crtc_offsets[i], tmp);</span>
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; rdev-&gt;usec_timeout; j++) {</span>
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(AVIVO_D1GRPH_UPDATE + crtc_offsets[i]);</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :                                 if ((tmp &amp; AVIVO_D1GRPH_SURFACE_UPDATE_PENDING) == 0)</span>
<span class="lineNum">     425 </span>            :                                         break;
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :                                 udelay(1);</span>
<span class="lineNum">     427 </span>            :                         }
<span class="lineNum">     428 </span>            :                 }
<span class="lineNum">     429 </span>            :         }
<span class="lineNum">     430 </span>            : 
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_R600) {</span>
<span class="lineNum">     432 </span>            :                 /* unblackout the MC */
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_RV770)</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :                         tmp = RREG32(R700_MC_CITF_CNTL);</span>
<span class="lineNum">     435 </span>            :                 else
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :                         tmp = RREG32(R600_CITF_CNTL);</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~R600_BLACKOUT_MASK;</span>
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_RV770)</span>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :                         WREG32(R700_MC_CITF_CNTL, tmp);</span>
<span class="lineNum">     440 </span>            :                 else
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :                         WREG32(R600_CITF_CNTL, tmp);</span>
<span class="lineNum">     442 </span>            :                 /* allow CPU access */
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :                 WREG32(R600_BIF_FB_EN, R600_FB_READ_EN | R600_FB_WRITE_EN);</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     445 </span>            : 
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :                 if (save-&gt;crtc_enabled[i]) {</span>
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i]);</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~AVIVO_CRTC_DISP_READ_REQUEST_DISABLE;</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :                         WREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i], tmp);</span>
<span class="lineNum">     451 </span>            :                         /* wait for the next frame */
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :                         frame_count = radeon_get_vblank_counter(rdev, i);</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; rdev-&gt;usec_timeout; j++) {</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :                                 if (radeon_get_vblank_counter(rdev, i) != frame_count)</span>
<span class="lineNum">     455 </span>            :                                         break;
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :                                 udelay(1);</span>
<span class="lineNum">     457 </span>            :                         }
<span class="lineNum">     458 </span>            :                 }
<span class="lineNum">     459 </span>            :         }
<span class="lineNum">     460 </span>            :         /* Unlock vga access */
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :         WREG32(R_000328_VGA_HDP_CONTROL, save-&gt;vga_hdp_control);</span>
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :         WREG32(R_000300_VGA_RENDER_CONTROL, save-&gt;vga_render_control);</span>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     465 </span>            : 
<span class="lineNum">     466 </span><span class="lineNoCov">          0 : static void rv515_mc_program(struct radeon_device *rdev)</span>
<span class="lineNum">     467 </span>            : {
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :         struct rv515_mc_save save;</span>
<span class="lineNum">     469 </span>            : 
<span class="lineNum">     470 </span>            :         /* Stops all mc clients */
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :         rv515_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">     472 </span>            : 
<span class="lineNum">     473 </span>            :         /* Wait for mc idle */
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :         if (rv515_mc_wait_for_idle(rdev))</span>
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait MC idle timeout before updating MC.\n&quot;);</span>
<span class="lineNum">     476 </span>            :         /* Write VRAM size in case we are limiting it */
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         WREG32(R_0000F8_CONFIG_MEMSIZE, rdev-&gt;mc.real_vram_size);</span>
<span class="lineNum">     478 </span>            :         /* Program MC, should be a 32bits limited address space */
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000001_MC_FB_LOCATION,</span>
<span class="lineNum">     480 </span>            :                         S_000001_MC_FB_START(rdev-&gt;mc.vram_start &gt;&gt; 16) |
<span class="lineNum">     481 </span>            :                         S_000001_MC_FB_TOP(rdev-&gt;mc.vram_end &gt;&gt; 16));
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :         WREG32(R_000134_HDP_FB_LOCATION,</span>
<span class="lineNum">     483 </span>            :                 S_000134_HDP_FB_START(rdev-&gt;mc.vram_start &gt;&gt; 16));
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000002_MC_AGP_LOCATION,</span>
<span class="lineNum">     486 </span>            :                         S_000002_MC_AGP_START(rdev-&gt;mc.gtt_start &gt;&gt; 16) |
<span class="lineNum">     487 </span>            :                         S_000002_MC_AGP_TOP(rdev-&gt;mc.gtt_end &gt;&gt; 16));
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000003_MC_AGP_BASE, lower_32_bits(rdev-&gt;mc.agp_base));</span>
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000004_MC_AGP_BASE_2,</span>
<span class="lineNum">     490 </span>            :                         S_000004_AGP_BASE_ADDR_2(upper_32_bits(rdev-&gt;mc.agp_base)));
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000002_MC_AGP_LOCATION, 0xFFFFFFFF);</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000003_MC_AGP_BASE, 0);</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000004_MC_AGP_BASE_2, 0);</span>
<span class="lineNum">     495 </span>            :         }
<span class="lineNum">     496 </span>            : 
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :         rv515_mc_resume(rdev, &amp;save);</span>
<a name="498"><span class="lineNum">     498 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     499 </span>            : 
<span class="lineNum">     500 </span><span class="lineNoCov">          0 : void rv515_clock_startup(struct radeon_device *rdev)</span>
<span class="lineNum">     501 </span>            : {
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :         if (radeon_dynclks != -1 &amp;&amp; radeon_dynclks)</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :                 radeon_atom_set_clock_gating(rdev, 1);</span>
<span class="lineNum">     504 </span>            :         /* We need to force on some of the block */
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :         WREG32_PLL(R_00000F_CP_DYN_CNTL,</span>
<span class="lineNum">     506 </span>            :                 RREG32_PLL(R_00000F_CP_DYN_CNTL) | S_00000F_CP_FORCEON(1));
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :         WREG32_PLL(R_000011_E2_DYN_CNTL,</span>
<span class="lineNum">     508 </span>            :                 RREG32_PLL(R_000011_E2_DYN_CNTL) | S_000011_E2_FORCEON(1));
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :         WREG32_PLL(R_000013_IDCT_DYN_CNTL,</span>
<span class="lineNum">     510 </span>            :                 RREG32_PLL(R_000013_IDCT_DYN_CNTL) | S_000013_IDCT_FORCEON(1));
<a name="511"><span class="lineNum">     511 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     512 </span>            : 
<span class="lineNum">     513 </span><span class="lineNoCov">          0 : static int rv515_startup(struct radeon_device *rdev)</span>
<span class="lineNum">     514 </span>            : {
<span class="lineNum">     515 </span>            :         int r;
<span class="lineNum">     516 </span>            : 
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :         rv515_mc_program(rdev);</span>
<span class="lineNum">     518 </span>            :         /* Resume clock */
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :         rv515_clock_startup(rdev);</span>
<span class="lineNum">     520 </span>            :         /* Initialize GPU configuration (# pipes, ...) */
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :         rv515_gpu_init(rdev);</span>
<span class="lineNum">     522 </span>            :         /* Initialize GART (initialize after TTM so we can allocate
<span class="lineNum">     523 </span>            :          * memory through TTM but finalize after TTM) */
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE) {</span>
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :                 r = rv370_pcie_gart_enable(rdev);</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     528 </span>            :         }
<span class="lineNum">     529 </span>            : 
<span class="lineNum">     530 </span>            :         /* allocate wb buffer */
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :         r = radeon_wb_init(rdev);</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     534 </span>            : 
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     539 </span>            :         }
<span class="lineNum">     540 </span>            : 
<span class="lineNum">     541 </span>            :         /* Enable IRQ */
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">     543 </span><span class="lineNoCov">          0 :                 r = radeon_irq_kms_init(rdev);</span>
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     546 </span>            :         }
<span class="lineNum">     547 </span>            : 
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :         rs600_irq_set(rdev);</span>
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL);</span>
<span class="lineNum">     550 </span>            :         /* 1M ring buffer */
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :         r = r100_cp_init(rdev, 1024 * 1024);</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     553 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP (%d).\n&quot;, r);</span>
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     555 </span>            :         }
<span class="lineNum">     556 </span>            : 
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :         r = radeon_ib_pool_init(rdev);</span>
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;IB initialization failed (%d).\n&quot;, r);</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     561 </span>            :         }
<span class="lineNum">     562 </span>            : 
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     565 </span>            : 
<span class="lineNum">     566 </span><span class="lineNoCov">          0 : int rv515_resume(struct radeon_device *rdev)</span>
<span class="lineNum">     567 </span>            : {
<span class="lineNum">     568 </span>            :         int r;
<span class="lineNum">     569 </span>            : 
<span class="lineNum">     570 </span>            :         /* Make sur GART are not working */
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE)</span>
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :                 rv370_pcie_gart_disable(rdev);</span>
<span class="lineNum">     573 </span>            :         /* Resume clock before doing reset */
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :         rv515_clock_startup(rdev);</span>
<span class="lineNum">     575 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,</span>
<span class="lineNum">     578 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">     579 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     581 </span>            :         /* post */
<span class="lineNum">     582 </span><span class="lineNoCov">          0 :         atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">     583 </span>            :         /* Resume clock after posting */
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :         rv515_clock_startup(rdev);</span>
<span class="lineNum">     585 </span>            :         /* Initialize surface registers */
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">     587 </span>            : 
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :         r =  rv515_startup(rdev);</span>
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="594"><span class="lineNum">     594 </span>            : }</a>
<span class="lineNum">     595 </span>            : 
<span class="lineNum">     596 </span><span class="lineNoCov">          0 : int rv515_suspend(struct radeon_device *rdev)</span>
<span class="lineNum">     597 </span>            : {
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :         radeon_pm_suspend(rdev);</span>
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :         r100_cp_disable(rdev);</span>
<span class="lineNum">     600 </span><span class="lineNoCov">          0 :         radeon_wb_disable(rdev);</span>
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :         rs600_irq_disable(rdev);</span>
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE)</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :                 rv370_pcie_gart_disable(rdev);</span>
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="605"><span class="lineNum">     605 </span>            : }</a>
<span class="lineNum">     606 </span>            : 
<span class="lineNum">     607 </span><span class="lineNoCov">          0 : void rv515_set_safe_registers(struct radeon_device *rdev)</span>
<span class="lineNum">     608 </span>            : {
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.reg_safe_bm = rv515_reg_safe_bm;</span>
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.reg_safe_bm_size = ARRAY_SIZE(rv515_reg_safe_bm);</span>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     612 </span>            : 
<span class="lineNum">     613 </span><span class="lineNoCov">          0 : void rv515_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     614 </span>            : {
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :         radeon_pm_fini(rdev);</span>
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :         r100_cp_fini(rdev);</span>
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :         radeon_wb_fini(rdev);</span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :         radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :         radeon_gem_fini(rdev);</span>
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :         rv370_pcie_gart_fini(rdev);</span>
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :         radeon_agp_fini(rdev);</span>
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :         radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">     623 </span><span class="lineNoCov">          0 :         radeon_fence_driver_fini(rdev);</span>
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :         radeon_bo_fini(rdev);</span>
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :         radeon_atombios_fini(rdev);</span>
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;bios);</span>
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :         rdev-&gt;bios = NULL;</span>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     629 </span>            : 
<span class="lineNum">     630 </span><span class="lineNoCov">          0 : int rv515_init(struct radeon_device *rdev)</span>
<span class="lineNum">     631 </span>            : {
<span class="lineNum">     632 </span>            :         int r;
<span class="lineNum">     633 </span>            : 
<span class="lineNum">     634 </span>            :         /* Initialize scratch registers */
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         radeon_scratch_init(rdev);</span>
<span class="lineNum">     636 </span>            :         /* Initialize surface registers */
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">     638 </span>            :         /* TODO: disable VGA need to use VGA request */
<span class="lineNum">     639 </span>            :         /* restore some register to sane defaults */
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :         r100_restore_sanity(rdev);</span>
<span class="lineNum">     641 </span>            :         /* BIOS*/
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :         if (!radeon_get_bios(rdev)) {</span>
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     645 </span>            :         }
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :         if (rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :                 r = radeon_atombios_init(rdev);</span>
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     650 </span>            :         } else {
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Expecting atombios for RV515 GPU\n&quot;);</span>
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     653 </span>            :         }
<span class="lineNum">     654 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev,</span>
<span class="lineNum">     657 </span>            :                         &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,
<span class="lineNum">     658 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">     659 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     661 </span>            :         /* check if cards are posted or not */
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :         if (radeon_boot_test_post_card(rdev) == false)</span>
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     664 </span>            :         /* Initialize clocks */
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :         radeon_get_clock_info(rdev-&gt;ddev);</span>
<span class="lineNum">     666 </span>            :         /* initialize AGP */
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :                 r = radeon_agp_init(rdev);</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :                         radeon_agp_disable(rdev);</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     672 </span>            :         }
<span class="lineNum">     673 </span>            :         /* initialize memory controller */
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :         rv515_mc_init(rdev);</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :         rv515_debugfs(rdev);</span>
<span class="lineNum">     676 </span>            :         /* Fence driver */
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_init(rdev);</span>
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     680 </span>            :         /* Memory manager */
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :         r = radeon_bo_init(rdev);</span>
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :         r = rv370_pcie_gart_init(rdev);</span>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :         rv515_set_safe_registers(rdev);</span>
<span class="lineNum">     688 </span>            : 
<span class="lineNum">     689 </span>            :         /* Initialize power management */
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :         radeon_pm_init(rdev);</span>
<span class="lineNum">     691 </span>            : 
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :         r = rv515_startup(rdev);</span>
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     695 </span>            :                 /* Somethings want wront with the accel init stop accel */
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Disabling GPU acceleration\n&quot;);</span>
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :                 r100_cp_fini(rdev);</span>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :                 radeon_wb_fini(rdev);</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :                 radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :                 rv370_pcie_gart_fini(rdev);</span>
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :                 radeon_agp_fini(rdev);</span>
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     707 </span>            : 
<span class="lineNum">     708 </span><span class="lineNoCov">          0 : void atom_rv515_force_tv_scaler(struct radeon_device *rdev, struct radeon_crtc *crtc)</span>
<span class="lineNum">     709 </span>            : {
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :         int index_reg = 0x6578 + crtc-&gt;crtc_offset;</span>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :         int data_reg = 0x657c + crtc-&gt;crtc_offset;</span>
<span class="lineNum">     712 </span>            : 
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :         WREG32(0x659C + crtc-&gt;crtc_offset, 0x0);</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :         WREG32(0x6594 + crtc-&gt;crtc_offset, 0x705);</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         WREG32(0x65A4 + crtc-&gt;crtc_offset, 0x10001);</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :         WREG32(0x65D8 + crtc-&gt;crtc_offset, 0x0);</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :         WREG32(0x65B0 + crtc-&gt;crtc_offset, 0x0);</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :         WREG32(0x65C0 + crtc-&gt;crtc_offset, 0x0);</span>
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :         WREG32(0x65D4 + crtc-&gt;crtc_offset, 0x0);</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x0);</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x841880A8);</span>
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x1);</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x84208680);</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x2);</span>
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFF880B0);</span>
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x100);</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x83D88088);</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x101);</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x84608680);</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x102);</span>
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFF080D0);</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x200);</span>
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x83988068);</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x201);</span>
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x84A08680);</span>
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x202);</span>
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFF080F8);</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x300);</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x83588058);</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x301);</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x84E08660);</span>
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x302);</span>
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFF88120);</span>
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x400);</span>
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x83188040);</span>
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x401);</span>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x85008660);</span>
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x402);</span>
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFF88150);</span>
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x500);</span>
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x82D88030);</span>
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x501);</span>
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x85408640);</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x502);</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFF88180);</span>
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x600);</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x82A08018);</span>
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x601);</span>
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x85808620);</span>
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x602);</span>
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFF081B8);</span>
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x700);</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x82608010);</span>
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x701);</span>
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x85A08600);</span>
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x702);</span>
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x800081F0);</span>
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x800);</span>
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8228BFF8);</span>
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x801);</span>
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x85E085E0);</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x802);</span>
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFF88228);</span>
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10000);</span>
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x82A8BF00);</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10001);</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x82A08CC0);</span>
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10002);</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8008BEF8);</span>
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10100);</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x81F0BF28);</span>
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10101);</span>
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x83608CA0);</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10102);</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8018BED0);</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10200);</span>
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8148BF38);</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10201);</span>
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x84408C80);</span>
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10202);</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8008BEB8);</span>
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10300);</span>
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80B0BF78);</span>
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10301);</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x85008C20);</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10302);</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8020BEA0);</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10400);</span>
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8028BF90);</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10401);</span>
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x85E08BC0);</span>
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10402);</span>
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8018BE90);</span>
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10500);</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFB8BFB0);</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10501);</span>
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x86C08B40);</span>
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10502);</span>
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8010BE90);</span>
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10600);</span>
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBF58BFC8);</span>
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10601);</span>
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x87A08AA0);</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10602);</span>
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8010BE98);</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10700);</span>
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBF10BFF0);</span>
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10701);</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x886089E0);</span>
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10702);</span>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8018BEB0);</span>
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10800);</span>
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBED8BFE8);</span>
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10801);</span>
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x89408940);</span>
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x10802);</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFE8BED8);</span>
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20000);</span>
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80008000);</span>
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20001);</span>
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x90008000);</span>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20002);</span>
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80008000);</span>
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20003);</span>
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80008000);</span>
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20100);</span>
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80108000);</span>
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20101);</span>
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8FE0BF70);</span>
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20102);</span>
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFE880C0);</span>
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20103);</span>
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80008000);</span>
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20200);</span>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8018BFF8);</span>
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20201);</span>
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8F80BF08);</span>
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20202);</span>
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFD081A0);</span>
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20203);</span>
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFF88000);</span>
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20300);</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80188000);</span>
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20301);</span>
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8EE0BEC0);</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20302);</span>
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFB082A0);</span>
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20303);</span>
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80008000);</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20400);</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80188000);</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20401);</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8E00BEA0);</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20402);</span>
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBF8883C0);</span>
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20403);</span>
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80008000);</span>
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20500);</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80188000);</span>
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20501);</span>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8D00BE90);</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20502);</span>
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBF588500);</span>
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20503);</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80008008);</span>
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20600);</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80188000);</span>
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20601);</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8BC0BE98);</span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20602);</span>
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBF308660);</span>
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20603);</span>
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80008008);</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20700);</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80108000);</span>
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20701);</span>
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8A80BEB0);</span>
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20702);</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBF0087C0);</span>
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20703);</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80008008);</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20800);</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80108000);</span>
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20801);</span>
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8920BED0);</span>
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20802);</span>
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBED08920);</span>
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x20803);</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80008010);</span>
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30000);</span>
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x90008000);</span>
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30001);</span>
<span class="lineNum">     903 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x80008000);</span>
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30100);</span>
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8FE0BF90);</span>
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30101);</span>
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFF880A0);</span>
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30200);</span>
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8F60BF40);</span>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30201);</span>
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFE88180);</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30300);</span>
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8EC0BF00);</span>
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30301);</span>
<span class="lineNum">     915 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFC88280);</span>
<span class="lineNum">     916 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30400);</span>
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8DE0BEE0);</span>
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30401);</span>
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBFA083A0);</span>
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30500);</span>
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8CE0BED0);</span>
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30501);</span>
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBF7884E0);</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30600);</span>
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8BA0BED8);</span>
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30601);</span>
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBF508640);</span>
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30700);</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8A60BEE8);</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30701);</span>
<span class="lineNum">     931 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBF2087A0);</span>
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30800);</span>
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0x8900BF00);</span>
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :         WREG32(index_reg, 0x30801);</span>
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :         WREG32(data_reg, 0xBF008900);</span>
<span class="lineNum">     936 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     937 </span>            : 
<span class="lineNum">     938 </span>            : struct rv515_watermark {
<span class="lineNum">     939 </span>            :         u32        lb_request_fifo_depth;
<span class="lineNum">     940 </span>            :         fixed20_12 num_line_pair;
<span class="lineNum">     941 </span>            :         fixed20_12 estimated_width;
<span class="lineNum">     942 </span>            :         fixed20_12 worst_case_latency;
<span class="lineNum">     943 </span>            :         fixed20_12 consumption_rate;
<span class="lineNum">     944 </span>            :         fixed20_12 active_time;
<span class="lineNum">     945 </span>            :         fixed20_12 dbpp;
<span class="lineNum">     946 </span>            :         fixed20_12 priority_mark_max;
<span class="lineNum">     947 </span>            :         fixed20_12 priority_mark;
<span class="lineNum">     948 </span>            :         fixed20_12 sclk;
<a name="949"><span class="lineNum">     949 </span>            : };</a>
<span class="lineNum">     950 </span>            : 
<span class="lineNum">     951 </span><span class="lineNoCov">          0 : static void rv515_crtc_bandwidth_compute(struct radeon_device *rdev,</span>
<span class="lineNum">     952 </span>            :                                          struct radeon_crtc *crtc,
<span class="lineNum">     953 </span>            :                                          struct rv515_watermark *wm,
<span class="lineNum">     954 </span>            :                                          bool low)
<span class="lineNum">     955 </span>            : {
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :         struct drm_display_mode *mode = &amp;crtc-&gt;base.mode;</span>
<span class="lineNum">     957 </span>            :         fixed20_12 a, b, c;
<span class="lineNum">     958 </span>            :         fixed20_12 pclk, request_fifo_depth, tolerable_latency, estimated_width;
<span class="lineNum">     959 </span>            :         fixed20_12 consumption_time, line_time, chunk_time, read_delay_latency;
<span class="lineNum">     960 </span>            :         fixed20_12 sclk;
<span class="lineNum">     961 </span>            :         u32 selected_sclk;
<span class="lineNum">     962 </span>            : 
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :         if (!crtc-&gt;base.enabled) {</span>
<span class="lineNum">     964 </span>            :                 /* FIXME: wouldn't it better to set priority mark to maximum */
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :                 wm-&gt;lb_request_fifo_depth = 4;</span>
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     967 </span>            :         }
<span class="lineNum">     968 </span>            : 
<span class="lineNum">     969 </span>            :         /* rv6xx, rv7xx */
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family &gt;= CHIP_RV610) &amp;&amp;</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :             (rdev-&gt;pm.pm_method == PM_METHOD_DPM) &amp;&amp; rdev-&gt;pm.dpm_enabled)</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                 selected_sclk = radeon_dpm_get_sclk(rdev, low);</span>
<span class="lineNum">     973 </span>            :         else
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :                 selected_sclk = rdev-&gt;pm.current_sclk;</span>
<span class="lineNum">     975 </span>            : 
<span class="lineNum">     976 </span>            :         /* sclk in Mhz */
<span class="lineNum">     977 </span>            :         a.full = dfixed_const(100);
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :         sclk.full = dfixed_const(selected_sclk);</span>
<span class="lineNum">     979 </span><span class="lineNoCov">          0 :         sclk.full = dfixed_div(sclk, a);</span>
<span class="lineNum">     980 </span>            : 
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :         if (crtc-&gt;vsc.full &gt; dfixed_const(2))</span>
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :                 wm-&gt;num_line_pair.full = dfixed_const(2);</span>
<span class="lineNum">     983 </span>            :         else
<span class="lineNum">     984 </span><span class="lineNoCov">          0 :                 wm-&gt;num_line_pair.full = dfixed_const(1);</span>
<span class="lineNum">     985 </span>            : 
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :         b.full = dfixed_const(mode-&gt;crtc_hdisplay);</span>
<span class="lineNum">     987 </span>            :         c.full = dfixed_const(256);
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :         a.full = dfixed_div(b, c);</span>
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :         request_fifo_depth.full = dfixed_mul(a, wm-&gt;num_line_pair);</span>
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :         request_fifo_depth.full = dfixed_ceil(request_fifo_depth);</span>
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :         if (a.full &lt; dfixed_const(4)) {</span>
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :                 wm-&gt;lb_request_fifo_depth = 4;</span>
<span class="lineNum">     993 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :                 wm-&gt;lb_request_fifo_depth = dfixed_trunc(request_fifo_depth);</span>
<span class="lineNum">     995 </span>            :         }
<span class="lineNum">     996 </span>            : 
<span class="lineNum">     997 </span>            :         /* Determine consumption rate
<span class="lineNum">     998 </span>            :          *  pclk = pixel clock period(ns) = 1000 / (mode.clock / 1000)
<span class="lineNum">     999 </span>            :          *  vtaps = number of vertical taps,
<span class="lineNum">    1000 </span>            :          *  vsc = vertical scaling ratio, defined as source/destination
<span class="lineNum">    1001 </span>            :          *  hsc = horizontal scaling ration, defined as source/destination
<span class="lineNum">    1002 </span>            :          */
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(mode-&gt;clock);</span>
<span class="lineNum">    1004 </span>            :         b.full = dfixed_const(1000);
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :         a.full = dfixed_div(a, b);</span>
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :         pclk.full = dfixed_div(b, a);</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         if (crtc-&gt;rmx_type != RMX_OFF) {</span>
<span class="lineNum">    1008 </span>            :                 b.full = dfixed_const(2);
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :                 if (crtc-&gt;vsc.full &gt; b.full)</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :                         b.full = crtc-&gt;vsc.full;</span>
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :                 b.full = dfixed_mul(b, crtc-&gt;hsc);</span>
<span class="lineNum">    1012 </span>            :                 c.full = dfixed_const(2);
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :                 b.full = dfixed_div(b, c);</span>
<span class="lineNum">    1014 </span><span class="lineNoCov">          0 :                 consumption_time.full = dfixed_div(pclk, b);</span>
<span class="lineNum">    1015 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1016 </span>            :                 consumption_time.full = pclk.full;
<span class="lineNum">    1017 </span>            :         }
<span class="lineNum">    1018 </span>            :         a.full = dfixed_const(1);
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         wm-&gt;consumption_rate.full = dfixed_div(a, consumption_time);</span>
<span class="lineNum">    1020 </span>            : 
<span class="lineNum">    1021 </span>            : 
<span class="lineNum">    1022 </span>            :         /* Determine line time
<span class="lineNum">    1023 </span>            :          *  LineTime = total time for one line of displayhtotal
<span class="lineNum">    1024 </span>            :          *  LineTime = total number of horizontal pixels
<span class="lineNum">    1025 </span>            :          *  pclk = pixel clock period(ns)
<span class="lineNum">    1026 </span>            :          */
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(crtc-&gt;base.mode.crtc_htotal);</span>
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :         line_time.full = dfixed_mul(a, pclk);</span>
<span class="lineNum">    1029 </span>            : 
<span class="lineNum">    1030 </span>            :         /* Determine active time
<span class="lineNum">    1031 </span>            :          *  ActiveTime = time of active region of display within one line,
<span class="lineNum">    1032 </span>            :          *  hactive = total number of horizontal active pixels
<span class="lineNum">    1033 </span>            :          *  htotal = total number of horizontal pixels
<span class="lineNum">    1034 </span>            :          */
<span class="lineNum">    1035 </span>            :         a.full = dfixed_const(crtc-&gt;base.mode.crtc_htotal);
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         b.full = dfixed_const(crtc-&gt;base.mode.crtc_hdisplay);</span>
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         wm-&gt;active_time.full = dfixed_mul(line_time, b);</span>
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :         wm-&gt;active_time.full = dfixed_div(wm-&gt;active_time, a);</span>
<span class="lineNum">    1039 </span>            : 
<span class="lineNum">    1040 </span>            :         /* Determine chunk time
<span class="lineNum">    1041 </span>            :          * ChunkTime = the time it takes the DCP to send one chunk of data
<span class="lineNum">    1042 </span>            :          * to the LB which consists of pipeline delay and inter chunk gap
<span class="lineNum">    1043 </span>            :          * sclk = system clock(Mhz)
<span class="lineNum">    1044 </span>            :          */
<span class="lineNum">    1045 </span>            :         a.full = dfixed_const(600 * 1000);
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         chunk_time.full = dfixed_div(a, sclk);</span>
<span class="lineNum">    1047 </span>            :         read_delay_latency.full = dfixed_const(1000);
<span class="lineNum">    1048 </span>            : 
<span class="lineNum">    1049 </span>            :         /* Determine the worst case latency
<span class="lineNum">    1050 </span>            :          * NumLinePair = Number of line pairs to request(1=2 lines, 2=4 lines)
<span class="lineNum">    1051 </span>            :          * WorstCaseLatency = worst case time from urgent to when the MC starts
<span class="lineNum">    1052 </span>            :          *                    to return data
<span class="lineNum">    1053 </span>            :          * READ_DELAY_IDLE_MAX = constant of 1us
<span class="lineNum">    1054 </span>            :          * ChunkTime = time it takes the DCP to send one chunk of data to the LB
<span class="lineNum">    1055 </span>            :          *             which consists of pipeline delay and inter chunk gap
<span class="lineNum">    1056 </span>            :          */
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :         if (dfixed_trunc(wm-&gt;num_line_pair) &gt; 1) {</span>
<span class="lineNum">    1058 </span>            :                 a.full = dfixed_const(3);
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :                 wm-&gt;worst_case_latency.full = dfixed_mul(a, chunk_time);</span>
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :                 wm-&gt;worst_case_latency.full += read_delay_latency.full;</span>
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :                 wm-&gt;worst_case_latency.full = chunk_time.full + read_delay_latency.full;</span>
<span class="lineNum">    1063 </span>            :         }
<span class="lineNum">    1064 </span>            : 
<span class="lineNum">    1065 </span>            :         /* Determine the tolerable latency
<span class="lineNum">    1066 </span>            :          * TolerableLatency = Any given request has only 1 line time
<span class="lineNum">    1067 </span>            :          *                    for the data to be returned
<span class="lineNum">    1068 </span>            :          * LBRequestFifoDepth = Number of chunk requests the LB can
<span class="lineNum">    1069 </span>            :          *                      put into the request FIFO for a display
<span class="lineNum">    1070 </span>            :          *  LineTime = total time for one line of display
<span class="lineNum">    1071 </span>            :          *  ChunkTime = the time it takes the DCP to send one chunk
<span class="lineNum">    1072 </span>            :          *              of data to the LB which consists of
<span class="lineNum">    1073 </span>            :          *  pipeline delay and inter chunk gap
<span class="lineNum">    1074 </span>            :          */
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :         if ((2+wm-&gt;lb_request_fifo_depth) &gt;= dfixed_trunc(request_fifo_depth)) {</span>
<span class="lineNum">    1076 </span>            :                 tolerable_latency.full = line_time.full;
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                 tolerable_latency.full = dfixed_const(wm-&gt;lb_request_fifo_depth - 2);</span>
<span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                 tolerable_latency.full = request_fifo_depth.full - tolerable_latency.full;</span>
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                 tolerable_latency.full = dfixed_mul(tolerable_latency, chunk_time);</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                 tolerable_latency.full = line_time.full - tolerable_latency.full;</span>
<span class="lineNum">    1082 </span>            :         }
<span class="lineNum">    1083 </span>            :         /* We assume worst case 32bits (4 bytes) */
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :         wm-&gt;dbpp.full = dfixed_const(2 * 16);</span>
<span class="lineNum">    1085 </span>            : 
<span class="lineNum">    1086 </span>            :         /* Determine the maximum priority mark
<span class="lineNum">    1087 </span>            :          *  width = viewport width in pixels
<span class="lineNum">    1088 </span>            :          */
<span class="lineNum">    1089 </span>            :         a.full = dfixed_const(16);
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :         wm-&gt;priority_mark_max.full = dfixed_const(crtc-&gt;base.mode.crtc_hdisplay);</span>
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         wm-&gt;priority_mark_max.full = dfixed_div(wm-&gt;priority_mark_max, a);</span>
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :         wm-&gt;priority_mark_max.full = dfixed_ceil(wm-&gt;priority_mark_max);</span>
<span class="lineNum">    1093 </span>            : 
<span class="lineNum">    1094 </span>            :         /* Determine estimated width */
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 :         estimated_width.full = tolerable_latency.full - wm-&gt;worst_case_latency.full;</span>
<span class="lineNum">    1096 </span><span class="lineNoCov">          0 :         estimated_width.full = dfixed_div(estimated_width, consumption_time);</span>
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         if (dfixed_trunc(estimated_width) &gt; crtc-&gt;base.mode.crtc_hdisplay) {</span>
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :                 wm-&gt;priority_mark.full = wm-&gt;priority_mark_max.full;</span>
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1100 </span>            :                 a.full = dfixed_const(16);
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :                 wm-&gt;priority_mark.full = dfixed_div(estimated_width, a);</span>
<span class="lineNum">    1102 </span><span class="lineNoCov">          0 :                 wm-&gt;priority_mark.full = dfixed_ceil(wm-&gt;priority_mark);</span>
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :                 wm-&gt;priority_mark.full = wm-&gt;priority_mark_max.full - wm-&gt;priority_mark.full;</span>
<span class="lineNum">    1104 </span>            :         }
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1106 </span>            : 
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 : static void rv515_compute_mode_priority(struct radeon_device *rdev,</span>
<span class="lineNum">    1108 </span>            :                                         struct rv515_watermark *wm0,
<span class="lineNum">    1109 </span>            :                                         struct rv515_watermark *wm1,
<span class="lineNum">    1110 </span>            :                                         struct drm_display_mode *mode0,
<span class="lineNum">    1111 </span>            :                                         struct drm_display_mode *mode1,
<span class="lineNum">    1112 </span>            :                                         u32 *d1mode_priority_a_cnt,
<span class="lineNum">    1113 </span>            :                                         u32 *d2mode_priority_a_cnt)
<span class="lineNum">    1114 </span>            : {
<span class="lineNum">    1115 </span>            :         fixed20_12 priority_mark02, priority_mark12, fill_rate;
<span class="lineNum">    1116 </span>            :         fixed20_12 a, b;
<span class="lineNum">    1117 </span>            : 
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         *d1mode_priority_a_cnt = MODE_PRIORITY_OFF;</span>
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :         *d2mode_priority_a_cnt = MODE_PRIORITY_OFF;</span>
<span class="lineNum">    1120 </span>            : 
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :         if (mode0 &amp;&amp; mode1) {</span>
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                 if (dfixed_trunc(wm0-&gt;dbpp) &gt; 64)</span>
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                         a.full = dfixed_div(wm0-&gt;dbpp, wm0-&gt;num_line_pair);</span>
<span class="lineNum">    1124 </span>            :                 else
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :                         a.full = wm0-&gt;num_line_pair.full;</span>
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :                 if (dfixed_trunc(wm1-&gt;dbpp) &gt; 64)</span>
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :                         b.full = dfixed_div(wm1-&gt;dbpp, wm1-&gt;num_line_pair);</span>
<span class="lineNum">    1128 </span>            :                 else
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                         b.full = wm1-&gt;num_line_pair.full;</span>
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :                 a.full += b.full;</span>
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :                 fill_rate.full = dfixed_div(wm0-&gt;sclk, a);</span>
<span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                 if (wm0-&gt;consumption_rate.full &gt; fill_rate.full) {</span>
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                         b.full = wm0-&gt;consumption_rate.full - fill_rate.full;</span>
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :                         b.full = dfixed_mul(b, wm0-&gt;active_time);</span>
<span class="lineNum">    1135 </span>            :                         a.full = dfixed_const(16);
<span class="lineNum">    1136 </span><span class="lineNoCov">          0 :                         b.full = dfixed_div(b, a);</span>
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm0-&gt;worst_case_latency,</span>
<span class="lineNum">    1138 </span>            :                                                 wm0-&gt;consumption_rate);
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :                         priority_mark02.full = a.full + b.full;</span>
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm0-&gt;worst_case_latency,</span>
<span class="lineNum">    1142 </span>            :                                                 wm0-&gt;consumption_rate);
<span class="lineNum">    1143 </span>            :                         b.full = dfixed_const(16 * 1000);
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 :                         priority_mark02.full = dfixed_div(a, b);</span>
<span class="lineNum">    1145 </span>            :                 }
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                 if (wm1-&gt;consumption_rate.full &gt; fill_rate.full) {</span>
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                         b.full = wm1-&gt;consumption_rate.full - fill_rate.full;</span>
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :                         b.full = dfixed_mul(b, wm1-&gt;active_time);</span>
<span class="lineNum">    1149 </span>            :                         a.full = dfixed_const(16);
<span class="lineNum">    1150 </span><span class="lineNoCov">          0 :                         b.full = dfixed_div(b, a);</span>
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm1-&gt;worst_case_latency,</span>
<span class="lineNum">    1152 </span>            :                                                 wm1-&gt;consumption_rate);
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                         priority_mark12.full = a.full + b.full;</span>
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm1-&gt;worst_case_latency,</span>
<span class="lineNum">    1156 </span>            :                                                 wm1-&gt;consumption_rate);
<span class="lineNum">    1157 </span>            :                         b.full = dfixed_const(16 * 1000);
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :                         priority_mark12.full = dfixed_div(a, b);</span>
<span class="lineNum">    1159 </span>            :                 }
<span class="lineNum">    1160 </span><span class="lineNoCov">          0 :                 if (wm0-&gt;priority_mark.full &gt; priority_mark02.full)</span>
<span class="lineNum">    1161 </span><span class="lineNoCov">          0 :                         priority_mark02.full = wm0-&gt;priority_mark.full;</span>
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :                 if (wm0-&gt;priority_mark_max.full &gt; priority_mark02.full)</span>
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :                         priority_mark02.full = wm0-&gt;priority_mark_max.full;</span>
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :                 if (wm1-&gt;priority_mark.full &gt; priority_mark12.full)</span>
<span class="lineNum">    1165 </span><span class="lineNoCov">          0 :                         priority_mark12.full = wm1-&gt;priority_mark.full;</span>
<span class="lineNum">    1166 </span><span class="lineNoCov">          0 :                 if (wm1-&gt;priority_mark_max.full &gt; priority_mark12.full)</span>
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 :                         priority_mark12.full = wm1-&gt;priority_mark_max.full;</span>
<span class="lineNum">    1168 </span><span class="lineNoCov">          0 :                 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02);</span>
<span class="lineNum">    1169 </span><span class="lineNoCov">          0 :                 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12);</span>
<span class="lineNum">    1170 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;disp_priority == 2) {</span>
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :                         *d1mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON;</span>
<span class="lineNum">    1172 </span><span class="lineNoCov">          0 :                         *d2mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON;</span>
<span class="lineNum">    1173 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         } else if (mode0) {</span>
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :                 if (dfixed_trunc(wm0-&gt;dbpp) &gt; 64)</span>
<span class="lineNum">    1176 </span><span class="lineNoCov">          0 :                         a.full = dfixed_div(wm0-&gt;dbpp, wm0-&gt;num_line_pair);</span>
<span class="lineNum">    1177 </span>            :                 else
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :                         a.full = wm0-&gt;num_line_pair.full;</span>
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :                 fill_rate.full = dfixed_div(wm0-&gt;sclk, a);</span>
<span class="lineNum">    1180 </span><span class="lineNoCov">          0 :                 if (wm0-&gt;consumption_rate.full &gt; fill_rate.full) {</span>
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :                         b.full = wm0-&gt;consumption_rate.full - fill_rate.full;</span>
<span class="lineNum">    1182 </span><span class="lineNoCov">          0 :                         b.full = dfixed_mul(b, wm0-&gt;active_time);</span>
<span class="lineNum">    1183 </span>            :                         a.full = dfixed_const(16);
<span class="lineNum">    1184 </span><span class="lineNoCov">          0 :                         b.full = dfixed_div(b, a);</span>
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm0-&gt;worst_case_latency,</span>
<span class="lineNum">    1186 </span>            :                                                 wm0-&gt;consumption_rate);
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :                         priority_mark02.full = a.full + b.full;</span>
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm0-&gt;worst_case_latency,</span>
<span class="lineNum">    1190 </span>            :                                                 wm0-&gt;consumption_rate);
<span class="lineNum">    1191 </span>            :                         b.full = dfixed_const(16);
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :                         priority_mark02.full = dfixed_div(a, b);</span>
<span class="lineNum">    1193 </span>            :                 }
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :                 if (wm0-&gt;priority_mark.full &gt; priority_mark02.full)</span>
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :                         priority_mark02.full = wm0-&gt;priority_mark.full;</span>
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 :                 if (wm0-&gt;priority_mark_max.full &gt; priority_mark02.full)</span>
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :                         priority_mark02.full = wm0-&gt;priority_mark_max.full;</span>
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02);</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;disp_priority == 2)</span>
<span class="lineNum">    1200 </span><span class="lineNoCov">          0 :                         *d1mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON;</span>
<span class="lineNum">    1201 </span><span class="lineNoCov">          0 :         } else if (mode1) {</span>
<span class="lineNum">    1202 </span><span class="lineNoCov">          0 :                 if (dfixed_trunc(wm1-&gt;dbpp) &gt; 64)</span>
<span class="lineNum">    1203 </span><span class="lineNoCov">          0 :                         a.full = dfixed_div(wm1-&gt;dbpp, wm1-&gt;num_line_pair);</span>
<span class="lineNum">    1204 </span>            :                 else
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :                         a.full = wm1-&gt;num_line_pair.full;</span>
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :                 fill_rate.full = dfixed_div(wm1-&gt;sclk, a);</span>
<span class="lineNum">    1207 </span><span class="lineNoCov">          0 :                 if (wm1-&gt;consumption_rate.full &gt; fill_rate.full) {</span>
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                         b.full = wm1-&gt;consumption_rate.full - fill_rate.full;</span>
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :                         b.full = dfixed_mul(b, wm1-&gt;active_time);</span>
<span class="lineNum">    1210 </span>            :                         a.full = dfixed_const(16);
<span class="lineNum">    1211 </span><span class="lineNoCov">          0 :                         b.full = dfixed_div(b, a);</span>
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm1-&gt;worst_case_latency,</span>
<span class="lineNum">    1213 </span>            :                                                 wm1-&gt;consumption_rate);
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                         priority_mark12.full = a.full + b.full;</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm1-&gt;worst_case_latency,</span>
<span class="lineNum">    1217 </span>            :                                                 wm1-&gt;consumption_rate);
<span class="lineNum">    1218 </span>            :                         b.full = dfixed_const(16 * 1000);
<span class="lineNum">    1219 </span><span class="lineNoCov">          0 :                         priority_mark12.full = dfixed_div(a, b);</span>
<span class="lineNum">    1220 </span>            :                 }
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :                 if (wm1-&gt;priority_mark.full &gt; priority_mark12.full)</span>
<span class="lineNum">    1222 </span><span class="lineNoCov">          0 :                         priority_mark12.full = wm1-&gt;priority_mark.full;</span>
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 :                 if (wm1-&gt;priority_mark_max.full &gt; priority_mark12.full)</span>
<span class="lineNum">    1224 </span><span class="lineNoCov">          0 :                         priority_mark12.full = wm1-&gt;priority_mark_max.full;</span>
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 :                 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12);</span>
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;disp_priority == 2)</span>
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :                         *d2mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON;</span>
<span class="lineNum">    1228 </span>            :         }
<a name="1229"><span class="lineNum">    1229 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1230 </span>            : 
<span class="lineNum">    1231 </span><span class="lineNoCov">          0 : void rv515_bandwidth_avivo_update(struct radeon_device *rdev)</span>
<span class="lineNum">    1232 </span>            : {
<span class="lineNum">    1233 </span>            :         struct drm_display_mode *mode0 = NULL;
<span class="lineNum">    1234 </span>            :         struct drm_display_mode *mode1 = NULL;
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :         struct rv515_watermark wm0_high, wm0_low;</span>
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :         struct rv515_watermark wm1_high, wm1_low;</span>
<span class="lineNum">    1237 </span>            :         u32 tmp;
<span class="lineNum">    1238 </span><span class="lineNoCov">          0 :         u32 d1mode_priority_a_cnt, d1mode_priority_b_cnt;</span>
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :         u32 d2mode_priority_a_cnt, d2mode_priority_b_cnt;</span>
<span class="lineNum">    1240 </span>            : 
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         if (rdev-&gt;mode_info.crtcs[0]-&gt;base.enabled)</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                 mode0 = &amp;rdev-&gt;mode_info.crtcs[0]-&gt;base.mode;</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :         if (rdev-&gt;mode_info.crtcs[1]-&gt;base.enabled)</span>
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :                 mode1 = &amp;rdev-&gt;mode_info.crtcs[1]-&gt;base.mode;</span>
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :         rs690_line_buffer_adjust(rdev, mode0, mode1);</span>
<span class="lineNum">    1246 </span>            : 
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :         rv515_crtc_bandwidth_compute(rdev, rdev-&gt;mode_info.crtcs[0], &amp;wm0_high, false);</span>
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :         rv515_crtc_bandwidth_compute(rdev, rdev-&gt;mode_info.crtcs[1], &amp;wm1_high, false);</span>
<span class="lineNum">    1249 </span>            : 
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :         rv515_crtc_bandwidth_compute(rdev, rdev-&gt;mode_info.crtcs[0], &amp;wm0_low, false);</span>
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :         rv515_crtc_bandwidth_compute(rdev, rdev-&gt;mode_info.crtcs[1], &amp;wm1_low, false);</span>
<span class="lineNum">    1252 </span>            : 
<span class="lineNum">    1253 </span><span class="lineNoCov">          0 :         tmp = wm0_high.lb_request_fifo_depth;</span>
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 :         tmp |= wm1_high.lb_request_fifo_depth &lt;&lt; 16;</span>
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :         WREG32(LB_MAX_REQ_OUTSTANDING, tmp);</span>
<span class="lineNum">    1256 </span>            : 
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 :         rv515_compute_mode_priority(rdev,</span>
<span class="lineNum">    1258 </span>            :                                     &amp;wm0_high, &amp;wm1_high,
<span class="lineNum">    1259 </span>            :                                     mode0, mode1,
<span class="lineNum">    1260 </span>            :                                     &amp;d1mode_priority_a_cnt, &amp;d2mode_priority_a_cnt);
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :         rv515_compute_mode_priority(rdev,</span>
<span class="lineNum">    1262 </span>            :                                     &amp;wm0_low, &amp;wm1_low,
<span class="lineNum">    1263 </span>            :                                     mode0, mode1,
<span class="lineNum">    1264 </span>            :                                     &amp;d1mode_priority_b_cnt, &amp;d2mode_priority_b_cnt);
<span class="lineNum">    1265 </span>            : 
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :         WREG32(D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt);</span>
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :         WREG32(D1MODE_PRIORITY_B_CNT, d1mode_priority_b_cnt);</span>
<span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         WREG32(D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt);</span>
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 :         WREG32(D2MODE_PRIORITY_B_CNT, d2mode_priority_b_cnt);</span>
<a name="1270"><span class="lineNum">    1270 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1271 </span>            : 
<span class="lineNum">    1272 </span><span class="lineNoCov">          0 : void rv515_bandwidth_update(struct radeon_device *rdev)</span>
<span class="lineNum">    1273 </span>            : {
<span class="lineNum">    1274 </span>            :         uint32_t tmp;
<span class="lineNum">    1275 </span>            :         struct drm_display_mode *mode0 = NULL;
<span class="lineNum">    1276 </span>            :         struct drm_display_mode *mode1 = NULL;
<span class="lineNum">    1277 </span>            : 
<span class="lineNum">    1278 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;mode_info.mode_config_initialized)</span>
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1280 </span>            : 
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :         radeon_update_display_priority(rdev);</span>
<span class="lineNum">    1282 </span>            : 
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :         if (rdev-&gt;mode_info.crtcs[0]-&gt;base.enabled)</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :                 mode0 = &amp;rdev-&gt;mode_info.crtcs[0]-&gt;base.mode;</span>
<span class="lineNum">    1285 </span><span class="lineNoCov">          0 :         if (rdev-&gt;mode_info.crtcs[1]-&gt;base.enabled)</span>
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :                 mode1 = &amp;rdev-&gt;mode_info.crtcs[1]-&gt;base.mode;</span>
<span class="lineNum">    1287 </span>            :         /*
<span class="lineNum">    1288 </span>            :          * Set display0/1 priority up in the memory controller for
<span class="lineNum">    1289 </span>            :          * modes if the user specifies HIGH for displaypriority
<span class="lineNum">    1290 </span>            :          * option.
<span class="lineNum">    1291 </span>            :          */
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;disp_priority == 2) &amp;&amp;</span>
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_RV515)) {</span>
<span class="lineNum">    1294 </span><span class="lineNoCov">          0 :                 tmp = RREG32_MC(MC_MISC_LAT_TIMER);</span>
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~MC_DISP1R_INIT_LAT_MASK;</span>
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~MC_DISP0R_INIT_LAT_MASK;</span>
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 :                 if (mode1)</span>
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :                         tmp |= (1 &lt;&lt; MC_DISP1R_INIT_LAT_SHIFT);</span>
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                 if (mode0)</span>
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :                         tmp |= (1 &lt;&lt; MC_DISP0R_INIT_LAT_SHIFT);</span>
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :                 WREG32_MC(MC_MISC_LAT_TIMER, tmp);</span>
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :         rv515_bandwidth_avivo_update(rdev);</span>
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
