Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 18 09:12:11 2020
| Host         : DESKTOP-1GCDH6O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u3/clk_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 43 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.706        0.000                      0                   91        0.048        0.000                      0                   91        3.000        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_fpga                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.706        0.000                      0                   91        0.142        0.000                      0                   91       19.500        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.709        0.000                      0                   91        0.142        0.000                      0                   91       19.500        0.000                       0                    45  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.706        0.000                      0                   91        0.048        0.000                      0                   91  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.706        0.000                      0                   91        0.048        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.706ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[0]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.095    39.014    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.490    u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.706    

Slack (MET) :             35.706ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[1]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.095    39.014    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.490    u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.706    

Slack (MET) :             35.706ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.095    39.014    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.490    u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.706    

Slack (MET) :             35.706ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[6]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.095    39.014    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.490    u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.706    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X3Y26          FDRE                                         r  u2/hcounter_reg[4]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    38.563    u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.787ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/HS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.897ns (24.512%)  route 2.762ns (75.488%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.618    -0.894    u2/clk_out1
    SLICE_X2Y24          FDRE                                         r  u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.478    -0.416 r  u2/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.768     0.352    u2/hCount[3]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.295     0.647 r  u2/HS_i_3/O
                         net (fo=1, routed)           1.235     1.882    u2/HS_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     2.006 r  u2/HS_i_1/O
                         net (fo=1, routed)           0.760     2.766    u2/HS0
    SLICE_X0Y29          FDRE                                         r  u2/HS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.508    38.513    u2/clk_out1
    SLICE_X0Y29          FDRE                                         r  u2/HS_reg/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.095    38.982    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    38.553    u2/HS_reg
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                 35.787    

Slack (MET) :             35.828ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    38.466    u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.828    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[7]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.561    u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[8]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.561    u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[9]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.561    u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/hcounter_reg[9]/Q
                         net (fo=5, routed)           0.089    -0.369    u2/hCount[9]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.324    u2/plusOp[10]
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.120    -0.466    u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X0Y25          FDRE                                         r  u2/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  u2/vcounter_reg[9]/Q
                         net (fo=4, routed)           0.091    -0.380    u2/vCount[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.099    -0.281 r  u2/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.281    u2/plusOp__0[10]
    SLICE_X0Y25          FDRE                                         r  u2/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X0Y25          FDRE                                         r  u2/vcounter_reg[10]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.092    -0.507    u2/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  u3/SEL_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.259    u3/SEL[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.043    -0.216 r  u3/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    u3/SEL[1]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[1]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131    -0.467    u3/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.279    u2/vCount[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.042    -0.237 r  u2/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    u2/plusOp__0[1]
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[1]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.107    -0.492    u2/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.277    u2/vCount[0]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.043    -0.234 r  u2/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u2/plusOp__0[3]
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[3]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.107    -0.492    u2/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X0Y24          FDRE                                         r  u2/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.185    -0.274    u2/vCount[6]
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.042    -0.232 r  u2/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    u2/plusOp__0[7]
    SLICE_X0Y24          FDRE                                         r  u2/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X0Y24          FDRE                                         r  u2/vcounter_reg[7]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.107    -0.492    u2/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.246ns (58.901%)  route 0.172ns (41.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X2Y24          FDRE                                         r  u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  u2/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.172    -0.280    u2/hCount[3]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.098    -0.182 r  u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    u2/plusOp[5]
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.121    -0.443    u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X62Y26         FDRE                                         r  u3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  u3/counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.273    u3/counter[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.042    -0.231 r  u3/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u3/counter_0[0]
    SLICE_X62Y26         FDRE                                         r  u3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X62Y26         FDRE                                         r  u3/counter_reg[0]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105    -0.493    u3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  u3/SEL_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.259    u3/SEL[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  u3/SEL[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    u3/SEL[0]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120    -0.478    u3/SEL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.585    -0.596    u3/clk_out1
    SLICE_X63Y27         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.335    u3/counter[8]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  u3/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.227    u3/data0[8]
    SLICE_X63Y27         FDRE                                         r  u3/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.853    -0.837    u3/clk_out1
    SLICE_X63Y27         FDRE                                         r  u3/counter_reg[8]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105    -0.491    u3/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y29      u2/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y29      u2/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y26      u2/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y25      u2/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y26      u2/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y24      u2/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y24      u2/hcounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y26      u2/hcounter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      u2/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      u2/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      u2/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      u2/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26      u2/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      u2/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      u2/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26      u2/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y24      u2/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y24      u2/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      u2/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      u2/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      u2/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      u2/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26      u2/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26      u2/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      u2/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      u2/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26      u2/hcounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26      u2/hcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.709ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[0]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.091    39.017    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.493    u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.709    

Slack (MET) :             35.709ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[1]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.091    39.017    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.493    u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.709    

Slack (MET) :             35.709ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.091    39.017    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.493    u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.709    

Slack (MET) :             35.709ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[6]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.091    39.017    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.493    u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.709    

Slack (MET) :             35.782ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X3Y26          FDRE                                         r  u2/hcounter_reg[4]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.091    38.995    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    38.566    u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.782    

Slack (MET) :             35.790ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/HS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.897ns (24.512%)  route 2.762ns (75.488%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.618    -0.894    u2/clk_out1
    SLICE_X2Y24          FDRE                                         r  u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.478    -0.416 r  u2/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.768     0.352    u2/hCount[3]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.295     0.647 r  u2/HS_i_3/O
                         net (fo=1, routed)           1.235     1.882    u2/HS_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     2.006 r  u2/HS_i_1/O
                         net (fo=1, routed)           0.760     2.766    u2/HS0
    SLICE_X0Y29          FDRE                                         r  u2/HS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.508    38.513    u2/clk_out1
    SLICE_X0Y29          FDRE                                         r  u2/HS_reg/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.091    38.985    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    38.556    u2/HS_reg
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                 35.790    

Slack (MET) :             35.831ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.091    38.993    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    38.469    u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.831    

Slack (MET) :             35.926ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[7]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.091    38.993    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.564    u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.926    

Slack (MET) :             35.926ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[8]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.091    38.993    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.564    u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.926    

Slack (MET) :             35.926ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[9]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.091    38.993    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.564    u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/hcounter_reg[9]/Q
                         net (fo=5, routed)           0.089    -0.369    u2/hCount[9]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.324    u2/plusOp[10]
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.120    -0.466    u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X0Y25          FDRE                                         r  u2/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  u2/vcounter_reg[9]/Q
                         net (fo=4, routed)           0.091    -0.380    u2/vCount[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.099    -0.281 r  u2/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.281    u2/plusOp__0[10]
    SLICE_X0Y25          FDRE                                         r  u2/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X0Y25          FDRE                                         r  u2/vcounter_reg[10]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.092    -0.507    u2/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  u3/SEL_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.259    u3/SEL[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.043    -0.216 r  u3/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    u3/SEL[1]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[1]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131    -0.467    u3/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.279    u2/vCount[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.042    -0.237 r  u2/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    u2/plusOp__0[1]
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[1]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.107    -0.492    u2/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.277    u2/vCount[0]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.043    -0.234 r  u2/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u2/plusOp__0[3]
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[3]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.107    -0.492    u2/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X0Y24          FDRE                                         r  u2/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.185    -0.274    u2/vCount[6]
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.042    -0.232 r  u2/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    u2/plusOp__0[7]
    SLICE_X0Y24          FDRE                                         r  u2/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X0Y24          FDRE                                         r  u2/vcounter_reg[7]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.107    -0.492    u2/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.246ns (58.901%)  route 0.172ns (41.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X2Y24          FDRE                                         r  u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  u2/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.172    -0.280    u2/hCount[3]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.098    -0.182 r  u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    u2/plusOp[5]
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.121    -0.443    u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X62Y26         FDRE                                         r  u3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  u3/counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.273    u3/counter[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.042    -0.231 r  u3/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u3/counter_0[0]
    SLICE_X62Y26         FDRE                                         r  u3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X62Y26         FDRE                                         r  u3/counter_reg[0]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105    -0.493    u3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  u3/SEL_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.259    u3/SEL[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  u3/SEL[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    u3/SEL[0]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120    -0.478    u3/SEL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.585    -0.596    u3/clk_out1
    SLICE_X63Y27         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.335    u3/counter[8]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  u3/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.227    u3/data0[8]
    SLICE_X63Y27         FDRE                                         r  u3/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.853    -0.837    u3/clk_out1
    SLICE_X63Y27         FDRE                                         r  u3/counter_reg[8]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105    -0.491    u3/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y29      u2/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y29      u2/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y26      u2/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y25      u2/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y26      u2/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y24      u2/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y24      u2/hcounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y26      u2/hcounter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      u2/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      u2/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      u2/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      u2/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26      u2/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      u2/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      u2/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26      u2/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y24      u2/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y24      u2/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      u2/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      u2/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      u2/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      u2/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26      u2/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26      u2/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      u2/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25      u2/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26      u2/hcounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y26      u2/hcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.706ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[0]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.095    39.014    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.490    u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.706    

Slack (MET) :             35.706ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[1]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.095    39.014    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.490    u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.706    

Slack (MET) :             35.706ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.095    39.014    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.490    u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.706    

Slack (MET) :             35.706ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[6]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.095    39.014    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.490    u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.706    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X3Y26          FDRE                                         r  u2/hcounter_reg[4]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    38.563    u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.787ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/HS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.897ns (24.512%)  route 2.762ns (75.488%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.618    -0.894    u2/clk_out1
    SLICE_X2Y24          FDRE                                         r  u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.478    -0.416 r  u2/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.768     0.352    u2/hCount[3]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.295     0.647 r  u2/HS_i_3/O
                         net (fo=1, routed)           1.235     1.882    u2/HS_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     2.006 r  u2/HS_i_1/O
                         net (fo=1, routed)           0.760     2.766    u2/HS0
    SLICE_X0Y29          FDRE                                         r  u2/HS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.508    38.513    u2/clk_out1
    SLICE_X0Y29          FDRE                                         r  u2/HS_reg/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.095    38.982    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    38.553    u2/HS_reg
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                 35.787    

Slack (MET) :             35.828ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    38.466    u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.828    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[7]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.561    u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[8]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.561    u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[9]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.561    u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/hcounter_reg[9]/Q
                         net (fo=5, routed)           0.089    -0.369    u2/hCount[9]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.324    u2/plusOp[10]
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.120    -0.372    u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X0Y25          FDRE                                         r  u2/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  u2/vcounter_reg[9]/Q
                         net (fo=4, routed)           0.091    -0.380    u2/vCount[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.099    -0.281 r  u2/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.281    u2/plusOp__0[10]
    SLICE_X0Y25          FDRE                                         r  u2/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X0Y25          FDRE                                         r  u2/vcounter_reg[10]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.095    -0.505    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.092    -0.413    u2/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  u3/SEL_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.259    u3/SEL[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.043    -0.216 r  u3/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    u3/SEL[1]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[1]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.095    -0.504    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131    -0.373    u3/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.279    u2/vCount[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.042    -0.237 r  u2/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    u2/plusOp__0[1]
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[1]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.095    -0.505    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.107    -0.398    u2/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.277    u2/vCount[0]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.043    -0.234 r  u2/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u2/plusOp__0[3]
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[3]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.095    -0.505    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.107    -0.398    u2/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X0Y24          FDRE                                         r  u2/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.185    -0.274    u2/vCount[6]
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.042    -0.232 r  u2/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    u2/plusOp__0[7]
    SLICE_X0Y24          FDRE                                         r  u2/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X0Y24          FDRE                                         r  u2/vcounter_reg[7]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.095    -0.505    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.107    -0.398    u2/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.246ns (58.901%)  route 0.172ns (41.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X2Y24          FDRE                                         r  u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  u2/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.172    -0.280    u2/hCount[3]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.098    -0.182 r  u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    u2/plusOp[5]
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.095    -0.470    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.121    -0.349    u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X62Y26         FDRE                                         r  u3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  u3/counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.273    u3/counter[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.042    -0.231 r  u3/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u3/counter_0[0]
    SLICE_X62Y26         FDRE                                         r  u3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X62Y26         FDRE                                         r  u3/counter_reg[0]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.095    -0.504    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105    -0.399    u3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  u3/SEL_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.259    u3/SEL[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  u3/SEL[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    u3/SEL[0]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.095    -0.504    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120    -0.384    u3/SEL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.585    -0.596    u3/clk_out1
    SLICE_X63Y27         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.335    u3/counter[8]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  u3/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.227    u3/data0[8]
    SLICE_X63Y27         FDRE                                         r  u3/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.853    -0.837    u3/clk_out1
    SLICE_X63Y27         FDRE                                         r  u3/counter_reg[8]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.095    -0.502    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105    -0.397    u3/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.706ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[0]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.095    39.014    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.490    u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.706    

Slack (MET) :             35.706ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[1]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.095    39.014    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.490    u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.706    

Slack (MET) :             35.706ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.095    39.014    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.490    u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.706    

Slack (MET) :             35.706ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[6]/C
                         clock pessimism              0.600    39.108    
                         clock uncertainty           -0.095    39.014    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    38.490    u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.706    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.018ns (27.697%)  route 2.658ns (72.303%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.954     2.784    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.504    38.509    u2/clk_out1
    SLICE_X3Y26          FDRE                                         r  u2/hcounter_reg[4]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    38.563    u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.787ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/HS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.897ns (24.512%)  route 2.762ns (75.488%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.618    -0.894    u2/clk_out1
    SLICE_X2Y24          FDRE                                         r  u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.478    -0.416 r  u2/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.768     0.352    u2/hCount[3]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.295     0.647 r  u2/HS_i_3/O
                         net (fo=1, routed)           1.235     1.882    u2/HS_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     2.006 r  u2/HS_i_1/O
                         net (fo=1, routed)           0.760     2.766    u2/HS0
    SLICE_X0Y29          FDRE                                         r  u2/HS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.508    38.513    u2/clk_out1
    SLICE_X0Y29          FDRE                                         r  u2/HS_reg/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.095    38.982    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    38.553    u2/HS_reg
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                 35.787    

Slack (MET) :             35.828ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    38.466    u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.828    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[7]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.561    u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[8]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.561    u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 u2/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.018ns (28.841%)  route 2.512ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.620    -0.892    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u2/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.861     0.488    u2/hCount[5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.640 r  u2/hcounter[10]_i_4/O
                         net (fo=1, routed)           0.843     1.482    u2/hcounter[10]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.348     1.830 r  u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.808     2.638    u2/hcounter[10]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          1.502    38.507    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[9]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X3Y25          FDRE (Setup_fdre_C_R)       -0.429    38.561    u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 35.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X3Y25          FDRE                                         r  u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/hcounter_reg[9]/Q
                         net (fo=5, routed)           0.089    -0.369    u2/hCount[9]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.324    u2/plusOp[10]
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X2Y25          FDRE                                         r  u2/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.120    -0.372    u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X0Y25          FDRE                                         r  u2/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  u2/vcounter_reg[9]/Q
                         net (fo=4, routed)           0.091    -0.380    u2/vCount[9]
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.099    -0.281 r  u2/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.281    u2/plusOp__0[10]
    SLICE_X0Y25          FDRE                                         r  u2/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X0Y25          FDRE                                         r  u2/vcounter_reg[10]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.095    -0.505    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.092    -0.413    u2/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  u3/SEL_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.259    u3/SEL[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.043    -0.216 r  u3/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    u3/SEL[1]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[1]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.095    -0.504    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131    -0.373    u3/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.279    u2/vCount[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.042    -0.237 r  u2/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    u2/plusOp__0[1]
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[1]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.095    -0.505    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.107    -0.398    u2/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.277    u2/vCount[0]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.043    -0.234 r  u2/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u2/plusOp__0[3]
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X1Y24          FDRE                                         r  u2/vcounter_reg[3]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.095    -0.505    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.107    -0.398    u2/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u2/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X0Y24          FDRE                                         r  u2/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u2/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.185    -0.274    u2/vCount[6]
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.042    -0.232 r  u2/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    u2/plusOp__0[7]
    SLICE_X0Y24          FDRE                                         r  u2/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.840    u2/clk_out1
    SLICE_X0Y24          FDRE                                         r  u2/vcounter_reg[7]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.095    -0.505    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.107    -0.398    u2/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.246ns (58.901%)  route 0.172ns (41.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.599    u2/clk_out1
    SLICE_X2Y24          FDRE                                         r  u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  u2/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.172    -0.280    u2/hCount[3]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.098    -0.182 r  u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    u2/plusOp[5]
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u2/clk_out1
    SLICE_X2Y26          FDRE                                         r  u2/hcounter_reg[5]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.095    -0.470    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.121    -0.349    u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X62Y26         FDRE                                         r  u3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  u3/counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.273    u3/counter[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.042    -0.231 r  u3/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u3/counter_0[0]
    SLICE_X62Y26         FDRE                                         r  u3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X62Y26         FDRE                                         r  u3/counter_reg[0]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.095    -0.504    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105    -0.399    u3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  u3/SEL_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.259    u3/SEL[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  u3/SEL[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    u3/SEL[0]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X64Y26         FDRE                                         r  u3/SEL_reg[0]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.095    -0.504    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120    -0.384    u3/SEL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.585    -0.596    u3/clk_out1
    SLICE_X63Y27         FDRE                                         r  u3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u3/counter_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.335    u3/counter[8]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  u3/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.227    u3/data0[8]
    SLICE_X63Y27         FDRE                                         r  u3/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=43, routed)          0.853    -0.837    u3/clk_out1
    SLICE_X63Y27         FDRE                                         r  u3/counter_reg[8]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.095    -0.502    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105    -0.397    u3/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.170    





