Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'Coarse' [C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/top.v:142]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/top.v" Line 3. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/Edge.v" Line 10. Module Edge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/Fine.v" Line 13. Module Fine(NUM=240) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/DecodeStart.v" Line 13. Module DecodeStart(NUM_FF=240) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/DecodeStop.v" Line 13. Module DecodeStop(NUM_FF=240) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/Coarse.v" Line 15. Module Coarse(C_DIG=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/merging.v" Line 14. Module merging doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/top.v" Line 3. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/Edge.v" Line 10. Module Edge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/Fine.v" Line 13. Module Fine(NUM=240) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/DecodeStart.v" Line 13. Module DecodeStart(NUM_FF=240) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/DecodeStop.v" Line 13. Module DecodeStop(NUM_FF=240) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/Coarse.v" Line 15. Module Coarse(C_DIG=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/merging.v" Line 14. Module merging doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.Edge
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Fine(NUM=240)
Compiling module xil_defaultlib.DecodeStart(NUM_FF=240)
Compiling module xil_defaultlib.DecodeStop(NUM_FF=240)
Compiling module xil_defaultlib.Coarse(C_DIG=16)
Compiling module xil_defaultlib.merging
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
