# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

do run.do
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:21:43 on Dec 22,2023
# vlog -reportprogress 300 deep.sv 
# -- Compiling package deep_sv_unit
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:21:43 on Dec 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -voptargs=""+acc"" top 
# Start time: 15:21:43 on Dec 22,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.deep_sv_unit(fast)
# Loading work.top(fast)
# 
# --- Lion 1 ---
# Age: 2
# babies in litter: 2
# Gender: Female
# Name: Agnes
# numb_tricks: 2
# 
# --- Lion 2 before copy ---
# Age: 0
# babies in litter: 0
# Gender: Male
# Name: 
# numb_tricks: 0
# 
# --- Lion 2 after copy ---
# Age: 2
# babies in litter: 2
# Gender: Female
# Name: Agnes
# numb_tricks: 2
quit -sim
# End time: 15:33:02 on Dec 22,2023, Elapsed time: 0:11:19
# Errors: 12, Warnings: 0
cd ..;ls
# 02_Conventional_Testbench        15_Talking_Objects                  
# 03_Interfaces_and_BFMs           16_Analysis_Ports_In_the_Testbench  
# 05_Classes_and_Extension         17_Interthread_Communication        
# 06_Polymorphism                  18_Put_and_Get_in_Action            
# 07_Static_Methods                19_UVM_Reporting                    
# 08_Parameterized_Classes         20_Deep_Operations                  
# 09_Factory_Pattern               21_UVM_Transactions                 
# 10_An_Object_Oriented_Testbench  22_UVM_Agents                       
# 11_UVM_Test                      23_UVM_Sequences                    
# 12_UVM_Components                LICENSE-2.0.txt                     
# 13_UVM_Environments              README.txt                          
cd 21_UVM_Transactions
ls
# .DS_Store  tb.f            tinyalu_dut         top.sv  
# dut.f      tb_classes      tinyalu_macros.svh          
# run.do     tinyalu_bfm.sv  tinyalu_pkg.sv              
do run.do
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:33:41 on Dec 22,2023
# vcom -reportprogress 300 -f dut.f 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity single_cycle
# -- Compiling architecture add_and_xor of single_cycle
# -- Compiling entity three_cycle
# -- Compiling architecture mult of three_cycle
# -- Compiling entity tinyalu
# -- Compiling architecture rtl of tinyalu
# -- Loading entity single_cycle
# -- Loading entity three_cycle
# End time: 15:33:41 on Dec 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:33:42 on Dec 22,2023
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package tinyalu_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) tinyalu_pkg.sv(18): Using implicit +incdir+D:/Xilinx/modelsim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface tinyalu_bfm
# -- Importing package tinyalu_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:33:42 on Dec 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vopt 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:33:42 on Dec 22,2023
# vopt -reportprogress 300 top -o top_optimized "+acc" "+cover=sbfec+tinyalu(rtl)." 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package tinyalu_pkg
# -- Loading interface tinyalu_bfm
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading entity tinyalu
# -- Loading architecture rtl of tinyalu
# -- Loading entity single_cycle
# -- Loading entity three_cycle
# -- Loading architecture add_and_xor of single_cycle
# -- Loading architecture mult of three_cycle
# -- Loading package mtiUvm.questa_uvm_pkg
# Optimizing 9 design-units (inlining 0/2 module instances, 0/3 architecture instances):
# -- Optimizing architecture add_and_xor of single_cycle
# -- Optimizing architecture mult of three_cycle
# -- Optimizing architecture rtl of tinyalu
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package tinyalu_pkg(fast)
# -- Optimizing interface tinyalu_bfm(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface tinyalu_bfm(fast)
# Optimized design name is top_optimized
# End time: 15:33:44 on Dec 22,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=random_test" 
# Start time: 15:33:44 on Dec 22,2023
# Loading sv_std.std
# Loading work.tinyalu_bfm(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.tinyalu_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.tinyalu_bfm(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tinyalu(rtl)#1
# Loading work.single_cycle(add_and_xor)#1
# Loading work.three_cycle(mult)#1
# Loading D:/Xilinx/modelsim/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 70: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 28  B: 3b op: and_op ==>  Actual result: 0028/Predicted result: 0028
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 110: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 08  B: 7f op: and_op ==>  Actual result: 0008/Predicted result: 0008
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 150: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 50  B: 70 op: add_op ==>  Actual result: 00c0/Predicted result: 00c0
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 250: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 58  B: 89 op: mul_op ==>  Actual result: 2f18/Predicted result: 2f18
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 290: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 05  B: c8 op: xor_op ==>  Actual result: 00cd/Predicted result: 00cd
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 390: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: e7  B: 06 op: xor_op ==>  Actual result: 00e1/Predicted result: 00e1
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 430: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 06  B: ae op: and_op ==>  Actual result: 0006/Predicted result: 0006
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 470: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 06  B: ae op: and_op ==>  Actual result: 0006/Predicted result: 0006
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 570: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: ff  B: ff op: mul_op ==>  Actual result: fe01/Predicted result: fe01
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 920: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   13
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SELF CHECKER]     9
# [TEST_DONE]     1
# ** Note: $finish    : D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 920 ns  Iteration: 56  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 15:33:59 on Dec 22,2023, Elapsed time: 0:00:15
# Errors: 8, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=add_test" -uvmcontrol=debug 
# Start time: 15:34:00 on Dec 22,2023
# Loading sv_std.std
# Loading work.tinyalu_bfm(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.tinyalu_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.tinyalu_bfm(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tinyalu(rtl)#1
# Loading work.single_cycle(add_and_xor)#1
# Loading work.three_cycle(mult)#1
# Loading D:/Xilinx/modelsim/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+debug)
# UVM_INFO @ 0: reporter [RNTST] Running test add_test...
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 70: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 28  B: 3b op: add_op ==>  Actual result: 0063/Predicted result: 0063
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 110: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 08  B: 7f op: add_op ==>  Actual result: 0087/Predicted result: 0087
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 150: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 50  B: 70 op: add_op ==>  Actual result: 00c0/Predicted result: 00c0
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 190: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 58  B: 89 op: add_op ==>  Actual result: 00e1/Predicted result: 00e1
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 230: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 05  B: c8 op: add_op ==>  Actual result: 00cd/Predicted result: 00cd
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 270: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: a4  B: f9 op: add_op ==>  Actual result: 019d/Predicted result: 019d
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 310: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: ff  B: 43 op: add_op ==>  Actual result: 0142/Predicted result: 0142
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 350: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: e7  B: 06 op: add_op ==>  Actual result: 00ed/Predicted result: 00ed
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 390: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 06  B: ae op: add_op ==>  Actual result: 00b4/Predicted result: 00b4
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 430: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: 06  B: ae op: add_op ==>  Actual result: 00b4/Predicted result: 00b4
# UVM_INFO ./tb_classes/scoreboard.svh(67) @ 530: uvm_test_top.env.scoreboard_h [SELF CHECKER] PASS: A: ff  B: ff op: mul_op ==>  Actual result: fe01/Predicted result: fe01
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 880: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   15
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SELF CHECKER]    11
# [TEST_DONE]     1
# ** Note: $finish    : D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 880 ns  Iteration: 56  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430

quit -sim
# End time: 16:49:48 on Dec 22,2023, Elapsed time: 1:15:48
# Errors: 290, Warnings: 0



cd ..
ls
# 02_Conventional_Testbench        15_Talking_Objects                  
# 03_Interfaces_and_BFMs           16_Analysis_Ports_In_the_Testbench  
# 05_Classes_and_Extension         17_Interthread_Communication        
# 06_Polymorphism                  18_Put_and_Get_in_Action            
# 07_Static_Methods                19_UVM_Reporting                    
# 08_Parameterized_Classes         20_Deep_Operations                  
# 09_Factory_Pattern               21_UVM_Transactions                 
# 10_An_Object_Oriented_Testbench  22_UVM_Agents                       
# 11_UVM_Test                      23_UVM_Sequences                    
# 12_UVM_Components                LICENSE-2.0.txt                     
# 13_UVM_Environments              README.txt                          
cd 23_UVM_Sequences
ls
# .DS_Store  tb.f            tinyalu_dut         top.sv  
# dut.f      tb_classes      tinyalu_macros.svh          
# run.do     tinyalu_bfm.sv  tinyalu_pkg.sv              
do run.do
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:50:23 on Dec 22,2023
# vcom -reportprogress 300 -f dut.f 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity single_cycle
# -- Compiling architecture add_and_xor of single_cycle
# -- Compiling entity three_cycle
# -- Compiling architecture mult of three_cycle
# -- Compiling entity tinyalu
# -- Compiling architecture rtl of tinyalu
# -- Loading entity single_cycle
# -- Loading entity three_cycle
# End time: 16:50:23 on Dec 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:50:23 on Dec 22,2023
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package tinyalu_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface tinyalu_bfm
# -- Importing package tinyalu_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:50:23 on Dec 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vopt 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:50:24 on Dec 22,2023
# vopt -reportprogress 300 top -o top_optimized "+acc" "+cover=sbfec+tinyalu(rtl)." 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package tinyalu_pkg
# -- Loading interface tinyalu_bfm
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading entity tinyalu
# -- Loading architecture rtl of tinyalu
# -- Loading entity single_cycle
# -- Loading entity three_cycle
# -- Loading architecture add_and_xor of single_cycle
# -- Loading architecture mult of three_cycle
# -- Loading package mtiUvm.questa_uvm_pkg
# Optimizing 9 design-units (inlining 0/2 module instances, 0/3 architecture instances):
# -- Optimizing architecture add_and_xor of single_cycle
# -- Optimizing architecture mult of three_cycle
# -- Optimizing architecture rtl of tinyalu
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package tinyalu_pkg(fast)
# -- Optimizing interface tinyalu_bfm(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface tinyalu_bfm(fast)
# Optimized design name is top_optimized
# End time: 16:50:26 on Dec 22,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=fibonacci_test" 
# Start time: 16:50:26 on Dec 22,2023
# Loading sv_std.std
# Loading work.tinyalu_bfm(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.tinyalu_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.tinyalu_bfm(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tinyalu(rtl)#1
# Loading work.single_cycle(add_and_xor)#1
# Loading work.three_cycle(mult)#1
# Loading D:/Xilinx/modelsim/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test fibonacci_test...
# UVM_INFO tb_classes/fibonacci_sequence.svh(35) @ 31: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI]  Fib(01) = 00
# UVM_INFO tb_classes/fibonacci_sequence.svh(36) @ 31: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI]  Fib(02) = 01
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 60: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 3) =  1
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 100: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 4) =  2
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 140: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 5) =  3
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 180: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 6) =  5
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 220: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 7) =  8
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 260: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 8) = 13
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 300: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 9) = 21
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 340: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib(10) = 34
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 380: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib(11) = 55
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 420: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib(12) = 89
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 460: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib(13) = 144
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 500: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib(14) = 233
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [FIBONACCI]    14
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 500 ns  Iteration: 61  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# coverage exclude -src tinyalu_dut/single_cycle_add_and_xor.vhd -scope /top/DUT/add_and_xor -line 49 -code b
# ** Warning: (vsim-4036) The 'coverage exclude' command had no effect on some/all objects because
# no matching coverage data was found.
# 
# End time: 16:50:45 on Dec 22,2023, Elapsed time: 0:00:19
# Errors: 149, Warnings: 1
# vsim top_optimized -coverage "+UVM_TESTNAME=parallel_test" 
# Start time: 16:50:46 on Dec 22,2023
# Loading sv_std.std
# Loading work.tinyalu_bfm(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.tinyalu_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.tinyalu_bfm(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tinyalu(rtl)#1
# Loading work.single_cycle(add_and_xor)#1
# Loading work.three_cycle(mult)#1
# Loading D:/Xilinx/modelsim/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test parallel_test...
# UVM_INFO tb_classes/fibonacci_sequence.svh(35) @ 71: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI]  Fib(01) = 00
# UVM_INFO tb_classes/fibonacci_sequence.svh(36) @ 71: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI]  Fib(02) = 01
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 71: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: 03  B: 12   op: mul_op = 0000
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 200: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 3) =  1
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 200: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: 63  B: 13   op: xor_op = 0000
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 280: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 4) =  2
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 280: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: c4  B: 90   op: mul_op = 0000
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 420: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 5) =  3
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 420: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: af  B: 57   op: xor_op = 0000
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 500: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 6) =  5
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 500: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: 3d  B: 5c   op: and_op = 0000
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 580: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 7) =  8
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 580: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: ed  B: 36   op: add_op = 0000
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 660: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 8) = 13
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 660: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: e9  B: 00   op: add_op = 0000
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 740: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib( 9) = 21
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 740: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: e5  B: 88   op: mul_op = 0000
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 880: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib(10) = 34
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 880: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: 03  B: d5   op: mul_op = 0000
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 1020: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib(11) = 55
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 1020: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: e5  B: f8   op: mul_op = 0000
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 1160: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib(12) = 89
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 1160: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: ec  B: 25   op: mul_op = 0000
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 1300: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib(13) = 144
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 1300: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: ec  B: 63   op: add_op = 0000
# UVM_INFO tb_classes/fibonacci_sequence.svh(45) @ 1380: uvm_test_top.env_h.sequencer_h@@fibonacci [FIBONACCI] Fib(14) = 233
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 1380: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: f3  B: 19   op: xor_op = 0000
# UVM_INFO tb_classes/short_random_sequence.svh(32) @ 1420: uvm_test_top.env_h.sequencer_h@@short_random [SHORT RANDOM] random command: A: 27  B: d7   op: and_op = 0000
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1460: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   32
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [FIBONACCI]    14
# [Questa UVM]     2
# [RNTST]     1
# [SHORT RANDOM]    14
# [TEST_DONE]     1
# ** Note: $finish    : D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1460 ns  Iteration: 66  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# coverage exclude -src tinyalu_dut/single_cycle_add_and_xor.vhd -scope /top/DUT/add_and_xor -line 49 -code b
# ** Warning: (vsim-4036) The 'coverage exclude' command had no effect on some/all objects because
# no matching coverage data was found.
# 
# End time: 16:51:03 on Dec 22,2023, Elapsed time: 0:00:17
# Errors: 149, Warnings: 1
# vsim top_optimized -coverage "+UVM_TESTNAME=full_test" 
# Start time: 16:51:04 on Dec 22,2023
# Loading sv_std.std
# Loading work.tinyalu_bfm(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.tinyalu_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.tinyalu_bfm(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tinyalu(rtl)#1
# Loading work.single_cycle(add_and_xor)#1
# Loading work.three_cycle(mult)#1
# Loading D:/Xilinx/modelsim/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test full_test...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 260760: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 260760 ns  Iteration: 66  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# coverage exclude -src tinyalu_dut/single_cycle_add_and_xor.vhd -scope /top/DUT/add_and_xor -line 49 -code b
# ** Warning: (vsim-4036) The 'coverage exclude' command had no effect on some/all objects because
# no matching coverage data was found.
# 
# Model Technology ModelSim SE-64 vcover 2019.2 Coverage Utility 2019.04 Apr 17 2019
# Start time: 16:51:23 on Dec 22,2023
# vcover merge tinyalu.ucdb fibonacci_test.ucdb parallel_test.ucdb full_test.ucdb 
# Model Technology ModelSim SE-64 vcover 2019.2 Coverage Utility 2019.04 Apr 17 2019
# Merging file fibonacci_test.ucdb
# Merging file parallel_test.ucdb
# Merging file full_test.ucdb
# Writing merged result to tinyalu.ucdb
# 
# End time: 16:51:23 on Dec 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcover 2019.2 Coverage Utility 2019.04 Apr 17 2019
# Start time: 16:51:23 on Dec 22,2023
# vcover report tinyalu.ucdb -cvg -details 
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /tinyalu_pkg
# === Design Unit: work.tinyalu_pkg
# =================================================================================
# 
# Covergroup Coverage:
#     Covergroups                      2        na        na   100.00%
#         Coverpoints/Crosses          5        na        na        na
#             Covergroup Bins         42        42         0   100.00%
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /tinyalu_pkg/coverage/op_cov                    100.00%        100          -    Covered              
#     covered/total bins:                                    23         23          -                      
#     missing/total bins:                                     0         23          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint op_set                                 100.00%        100          -    Covered              
#         covered/total bins:                                23         23          -                      
#         missing/total bins:                                 0         23          -                      
#         % Hit:                                        100.00%        100          -                      
#  Covergroup instance \/tinyalu_pkg::coverage::op_cov  
#                                                       100.00%        100          -    Covered              
#     covered/total bins:                                    23         23          -                      
#     missing/total bins:                                     0         23          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint op_set                                 100.00%        100          -    Covered              
#         covered/total bins:                                23         23          -                      
#         missing/total bins:                                 0         23          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin single_cycle[no_op]                           215          1          -    Covered              
#         bin single_cycle[add_op]                         1133          1          -    Covered              
#         bin single_cycle[and_op]                         1161          1          -    Covered              
#         bin single_cycle[xor_op]                         1168          1          -    Covered              
#         bin single_cycle[rst_op]                          209          1          -    Covered              
#         bin multi_cycle                                  1154          1          -    Covered              
#         bin opn_rst[add_op=>rst_op]                        44          1          -    Covered              
#         bin opn_rst[no_op=>rst_op]                          7          1          -    Covered              
#         bin rst_opn[rst_op=>add_op]                        47          1          -    Covered              
#         bin rst_opn[rst_op=>no_op]                          7          1          -    Covered              
#         bin sngl_mul[xor_op=>mul_op]                      276          1          -    Covered              
#         bin sngl_mul[and_op=>mul_op]                      280          1          -    Covered              
#         bin sngl_mul[add_op=>mul_op]                      259          1          -    Covered              
#         bin sngl_mul[no_op=>mul_op]                        48          1          -    Covered              
#         bin mul_sngl[mul_op=>xor_op]                      256          1          -    Covered              
#         bin mul_sngl[mul_op=>and_op]                      269          1          -    Covered              
#         bin mul_sngl[mul_op=>add_op]                      280          1          -    Covered              
#         bin mul_sngl[mul_op=>no_op]                        49          1          -    Covered              
#         bin twoops[add_op[*2]]                            272          1          -    Covered              
#         bin twoops[no_op[*2]]                               6          1          -    Covered              
#         bin manymult                                       41          1          -    Covered              
#         bin rstmulrst                                      25          1          -    Covered              
#         bin rstmulrstim                                    10          1          -    Covered              
#  TYPE /tinyalu_pkg/coverage/zeros_or_ones_on_ops      100.00%        100          -    Covered              
#     covered/total bins:                                    19         19          -                      
#     missing/total bins:                                     0         19          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint all_ops                                100.00%        100          -    Covered              
#         covered/total bins:                                 4          4          -                      
#         missing/total bins:                                 0          4          -                      
#         % Hit:                                        100.00%        100          -                      
#         ignore_bin null_ops                               424                     -    Occurred             
#         bin auto[add_op]                                 1133          1          -    Covered              
#         bin auto[and_op]                                 1161          1          -    Covered              
#         bin auto[xor_op]                                 1168          1          -    Covered              
#         bin auto[mul_op]                                 1154          1          -    Covered              
#     Coverpoint a_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zeros                                          17          1          -    Covered              
#         bin others                                       5002          1          -    Covered              
#         bin ones                                           21          1          -    Covered              
#     Coverpoint b_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zeros                                         225          1          -    Covered              
#         bin others                                       4791          1          -    Covered              
#         bin ones                                           24          1          -    Covered              
#     Cross op_00_FF                                    100.00%        100          -    Covered              
#         covered/total bins:                                 9          9          -                      
#         missing/total bins:                                 0          9          -                      
#         % Hit:                                        100.00%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin add_00                                     14          1          -    Covered              
#             bin add_FF                                     12          1          -    Covered              
#             bin and_00                                      6          1          -    Covered              
#             bin and_FF                                     10          1          -    Covered              
#             bin xor_00                                      5          1          -    Covered              
#             bin xor_FF                                      8          1          -    Covered              
#             bin mul_00                                      6          1          -    Covered              
#             bin mul_FF                                     12          1          -    Covered              
#             bin mul_max                                     1          1          -    Covered              
#         Illegal and Ignore Bins:
#             ignore_bin others_only                       4543                     -    Occurred             
# 
# COVERGROUP COVERAGE:
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /tinyalu_pkg/coverage/op_cov                    100.00%        100          -    Covered              
#     covered/total bins:                                    23         23          -                      
#     missing/total bins:                                     0         23          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint op_set                                 100.00%        100          -    Covered              
#         covered/total bins:                                23         23          -                      
#         missing/total bins:                                 0         23          -                      
#         % Hit:                                        100.00%        100          -                      
#  Covergroup instance \/tinyalu_pkg::coverage::op_cov  
#                                                       100.00%        100          -    Covered              
#     covered/total bins:                                    23         23          -                      
#     missing/total bins:                                     0         23          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint op_set                                 100.00%        100          -    Covered              
#         covered/total bins:                                23         23          -                      
#         missing/total bins:                                 0         23          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin single_cycle[no_op]                           215          1          -    Covered              
#         bin single_cycle[add_op]                         1133          1          -    Covered              
#         bin single_cycle[and_op]                         1161          1          -    Covered              
#         bin single_cycle[xor_op]                         1168          1          -    Covered              
#         bin single_cycle[rst_op]                          209          1          -    Covered              
#         bin multi_cycle                                  1154          1          -    Covered              
#         bin opn_rst[add_op=>rst_op]                        44          1          -    Covered              
#         bin opn_rst[no_op=>rst_op]                          7          1          -    Covered              
#         bin rst_opn[rst_op=>add_op]                        47          1          -    Covered              
#         bin rst_opn[rst_op=>no_op]                          7          1          -    Covered              
#         bin sngl_mul[xor_op=>mul_op]                      276          1          -    Covered              
#         bin sngl_mul[and_op=>mul_op]                      280          1          -    Covered              
#         bin sngl_mul[add_op=>mul_op]                      259          1          -    Covered              
#         bin sngl_mul[no_op=>mul_op]                        48          1          -    Covered              
#         bin mul_sngl[mul_op=>xor_op]                      256          1          -    Covered              
#         bin mul_sngl[mul_op=>and_op]                      269          1          -    Covered              
#         bin mul_sngl[mul_op=>add_op]                      280          1          -    Covered              
#         bin mul_sngl[mul_op=>no_op]                        49          1          -    Covered              
#         bin twoops[add_op[*2]]                            272          1          -    Covered              
#         bin twoops[no_op[*2]]                               6          1          -    Covered              
#         bin manymult                                       41          1          -    Covered              
#         bin rstmulrst                                      25          1          -    Covered              
#         bin rstmulrstim                                    10          1          -    Covered              
#  TYPE /tinyalu_pkg/coverage/zeros_or_ones_on_ops      100.00%        100          -    Covered              
#     covered/total bins:                                    19         19          -                      
#     missing/total bins:                                     0         19          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint all_ops                                100.00%        100          -    Covered              
#         covered/total bins:                                 4          4          -                      
#         missing/total bins:                                 0          4          -                      
#         % Hit:                                        100.00%        100          -                      
#         ignore_bin null_ops                               424                     -    Occurred             
#         bin auto[add_op]                                 1133          1          -    Covered              
#         bin auto[and_op]                                 1161          1          -    Covered              
#         bin auto[xor_op]                                 1168          1          -    Covered              
#         bin auto[mul_op]                                 1154          1          -    Covered              
#     Coverpoint a_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zeros                                          17          1          -    Covered              
#         bin others                                       5002          1          -    Covered              
#         bin ones                                           21          1          -    Covered              
#     Coverpoint b_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zeros                                         225          1          -    Covered              
#         bin others                                       4791          1          -    Covered              
#         bin ones                                           24          1          -    Covered              
#     Cross op_00_FF                                    100.00%        100          -    Covered              
#         covered/total bins:                                 9          9          -                      
#         missing/total bins:                                 0          9          -                      
#         % Hit:                                        100.00%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin add_00                                     14          1          -    Covered              
#             bin add_FF                                     12          1          -    Covered              
#             bin and_00                                      6          1          -    Covered              
#             bin and_FF                                     10          1          -    Covered              
#             bin xor_00                                      5          1          -    Covered              
#             bin xor_FF                                      8          1          -    Covered              
#             bin mul_00                                      6          1          -    Covered              
#             bin mul_FF                                     12          1          -    Covered              
#             bin mul_max                                     1          1          -    Covered              
#         Illegal and Ignore Bins:
#             ignore_bin others_only                       4543                     -    Occurred             
# 
# TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 2
# 
# Total Coverage By Instance (filtered view): 100.00%
# 
# End time: 16:51:23 on Dec 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0



quit -sim
# End time: 19:13:26 on Dec 22,2023, Elapsed time: 2:22:22
# Errors: 1127, Warnings: 1

cd ../02_Conventional_Testbench

ls
# dut.f  run.do  tinyalu_dut  tinyalu_tb.sv  wave.do  work  
