F:/Maven_Training/Verilog/Verilog_labs/lab6/rtl/seq_det.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab6/rtl/seq_det.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module seq_det

Top level modules:
	seq_det

} {} {}} F:/Maven_Training/Verilog/Verilog_labs/lab6/tb/seq_det_tb.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab6/tb/seq_det_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module seq_det_tb

Top level modules:
	seq_det_tb

} {} {}}
