`include "B_CMACE4_defines.vh"

reg [`CMACE4_DATA_SZ-1:0] ATTR [0:`CMACE4_ADDR_N-1];
reg [`CMACE4__CTL_PTP_TRANSPCLK_MODE_SZ:1] CTL_PTP_TRANSPCLK_MODE_REG = CTL_PTP_TRANSPCLK_MODE;
reg [`CMACE4__CTL_RX_CHECK_ACK_SZ:1] CTL_RX_CHECK_ACK_REG = CTL_RX_CHECK_ACK;
reg [`CMACE4__CTL_RX_CHECK_PREAMBLE_SZ:1] CTL_RX_CHECK_PREAMBLE_REG = CTL_RX_CHECK_PREAMBLE;
reg [`CMACE4__CTL_RX_CHECK_SFD_SZ:1] CTL_RX_CHECK_SFD_REG = CTL_RX_CHECK_SFD;
reg [`CMACE4__CTL_RX_DELETE_FCS_SZ:1] CTL_RX_DELETE_FCS_REG = CTL_RX_DELETE_FCS;
reg [`CMACE4__CTL_RX_ETYPE_GCP_SZ-1:0] CTL_RX_ETYPE_GCP_REG = CTL_RX_ETYPE_GCP;
reg [`CMACE4__CTL_RX_ETYPE_GPP_SZ-1:0] CTL_RX_ETYPE_GPP_REG = CTL_RX_ETYPE_GPP;
reg [`CMACE4__CTL_RX_ETYPE_PCP_SZ-1:0] CTL_RX_ETYPE_PCP_REG = CTL_RX_ETYPE_PCP;
reg [`CMACE4__CTL_RX_ETYPE_PPP_SZ-1:0] CTL_RX_ETYPE_PPP_REG = CTL_RX_ETYPE_PPP;
reg [`CMACE4__CTL_RX_FORWARD_CONTROL_SZ:1] CTL_RX_FORWARD_CONTROL_REG = CTL_RX_FORWARD_CONTROL;
reg [`CMACE4__CTL_RX_IGNORE_FCS_SZ:1] CTL_RX_IGNORE_FCS_REG = CTL_RX_IGNORE_FCS;
reg [`CMACE4__CTL_RX_MAX_PACKET_LEN_SZ-1:0] CTL_RX_MAX_PACKET_LEN_REG = CTL_RX_MAX_PACKET_LEN;
reg [`CMACE4__CTL_RX_MIN_PACKET_LEN_SZ-1:0] CTL_RX_MIN_PACKET_LEN_REG = CTL_RX_MIN_PACKET_LEN;
reg [`CMACE4__CTL_RX_OPCODE_GPP_SZ-1:0] CTL_RX_OPCODE_GPP_REG = CTL_RX_OPCODE_GPP;
reg [`CMACE4__CTL_RX_OPCODE_MAX_GCP_SZ-1:0] CTL_RX_OPCODE_MAX_GCP_REG = CTL_RX_OPCODE_MAX_GCP;
reg [`CMACE4__CTL_RX_OPCODE_MAX_PCP_SZ-1:0] CTL_RX_OPCODE_MAX_PCP_REG = CTL_RX_OPCODE_MAX_PCP;
reg [`CMACE4__CTL_RX_OPCODE_MIN_GCP_SZ-1:0] CTL_RX_OPCODE_MIN_GCP_REG = CTL_RX_OPCODE_MIN_GCP;
reg [`CMACE4__CTL_RX_OPCODE_MIN_PCP_SZ-1:0] CTL_RX_OPCODE_MIN_PCP_REG = CTL_RX_OPCODE_MIN_PCP;
reg [`CMACE4__CTL_RX_OPCODE_PPP_SZ-1:0] CTL_RX_OPCODE_PPP_REG = CTL_RX_OPCODE_PPP;
reg [`CMACE4__CTL_RX_PAUSE_DA_MCAST_SZ-1:0] CTL_RX_PAUSE_DA_MCAST_REG = CTL_RX_PAUSE_DA_MCAST;
reg [`CMACE4__CTL_RX_PAUSE_DA_UCAST_SZ-1:0] CTL_RX_PAUSE_DA_UCAST_REG = CTL_RX_PAUSE_DA_UCAST;
reg [`CMACE4__CTL_RX_PAUSE_SA_SZ-1:0] CTL_RX_PAUSE_SA_REG = CTL_RX_PAUSE_SA;
reg [`CMACE4__CTL_RX_PROCESS_LFI_SZ:1] CTL_RX_PROCESS_LFI_REG = CTL_RX_PROCESS_LFI;
reg [`CMACE4__CTL_RX_RSFEC_AM_THRESHOLD_SZ-1:0] CTL_RX_RSFEC_AM_THRESHOLD_REG = CTL_RX_RSFEC_AM_THRESHOLD;
reg [`CMACE4__CTL_RX_RSFEC_FILL_ADJUST_SZ-1:0] CTL_RX_RSFEC_FILL_ADJUST_REG = CTL_RX_RSFEC_FILL_ADJUST;
reg [`CMACE4__CTL_RX_VL_LENGTH_MINUS1_SZ-1:0] CTL_RX_VL_LENGTH_MINUS1_REG = CTL_RX_VL_LENGTH_MINUS1;
reg [`CMACE4__CTL_RX_VL_MARKER_ID0_SZ-1:0] CTL_RX_VL_MARKER_ID0_REG = CTL_RX_VL_MARKER_ID0;
reg [`CMACE4__CTL_RX_VL_MARKER_ID1_SZ-1:0] CTL_RX_VL_MARKER_ID1_REG = CTL_RX_VL_MARKER_ID1;
reg [`CMACE4__CTL_RX_VL_MARKER_ID10_SZ-1:0] CTL_RX_VL_MARKER_ID10_REG = CTL_RX_VL_MARKER_ID10;
reg [`CMACE4__CTL_RX_VL_MARKER_ID11_SZ-1:0] CTL_RX_VL_MARKER_ID11_REG = CTL_RX_VL_MARKER_ID11;
reg [`CMACE4__CTL_RX_VL_MARKER_ID12_SZ-1:0] CTL_RX_VL_MARKER_ID12_REG = CTL_RX_VL_MARKER_ID12;
reg [`CMACE4__CTL_RX_VL_MARKER_ID13_SZ-1:0] CTL_RX_VL_MARKER_ID13_REG = CTL_RX_VL_MARKER_ID13;
reg [`CMACE4__CTL_RX_VL_MARKER_ID14_SZ-1:0] CTL_RX_VL_MARKER_ID14_REG = CTL_RX_VL_MARKER_ID14;
reg [`CMACE4__CTL_RX_VL_MARKER_ID15_SZ-1:0] CTL_RX_VL_MARKER_ID15_REG = CTL_RX_VL_MARKER_ID15;
reg [`CMACE4__CTL_RX_VL_MARKER_ID16_SZ-1:0] CTL_RX_VL_MARKER_ID16_REG = CTL_RX_VL_MARKER_ID16;
reg [`CMACE4__CTL_RX_VL_MARKER_ID17_SZ-1:0] CTL_RX_VL_MARKER_ID17_REG = CTL_RX_VL_MARKER_ID17;
reg [`CMACE4__CTL_RX_VL_MARKER_ID18_SZ-1:0] CTL_RX_VL_MARKER_ID18_REG = CTL_RX_VL_MARKER_ID18;
reg [`CMACE4__CTL_RX_VL_MARKER_ID19_SZ-1:0] CTL_RX_VL_MARKER_ID19_REG = CTL_RX_VL_MARKER_ID19;
reg [`CMACE4__CTL_RX_VL_MARKER_ID2_SZ-1:0] CTL_RX_VL_MARKER_ID2_REG = CTL_RX_VL_MARKER_ID2;
reg [`CMACE4__CTL_RX_VL_MARKER_ID3_SZ-1:0] CTL_RX_VL_MARKER_ID3_REG = CTL_RX_VL_MARKER_ID3;
reg [`CMACE4__CTL_RX_VL_MARKER_ID4_SZ-1:0] CTL_RX_VL_MARKER_ID4_REG = CTL_RX_VL_MARKER_ID4;
reg [`CMACE4__CTL_RX_VL_MARKER_ID5_SZ-1:0] CTL_RX_VL_MARKER_ID5_REG = CTL_RX_VL_MARKER_ID5;
reg [`CMACE4__CTL_RX_VL_MARKER_ID6_SZ-1:0] CTL_RX_VL_MARKER_ID6_REG = CTL_RX_VL_MARKER_ID6;
reg [`CMACE4__CTL_RX_VL_MARKER_ID7_SZ-1:0] CTL_RX_VL_MARKER_ID7_REG = CTL_RX_VL_MARKER_ID7;
reg [`CMACE4__CTL_RX_VL_MARKER_ID8_SZ-1:0] CTL_RX_VL_MARKER_ID8_REG = CTL_RX_VL_MARKER_ID8;
reg [`CMACE4__CTL_RX_VL_MARKER_ID9_SZ-1:0] CTL_RX_VL_MARKER_ID9_REG = CTL_RX_VL_MARKER_ID9;
reg [`CMACE4__CTL_TEST_MODE_PIN_CHAR_SZ:1] CTL_TEST_MODE_PIN_CHAR_REG = CTL_TEST_MODE_PIN_CHAR;
reg [`CMACE4__CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`CMACE4__CTL_TX_DA_GPP_SZ-1:0] CTL_TX_DA_GPP_REG = CTL_TX_DA_GPP;
reg [`CMACE4__CTL_TX_DA_PPP_SZ-1:0] CTL_TX_DA_PPP_REG = CTL_TX_DA_PPP;
reg [`CMACE4__CTL_TX_ETHERTYPE_GPP_SZ-1:0] CTL_TX_ETHERTYPE_GPP_REG = CTL_TX_ETHERTYPE_GPP;
reg [`CMACE4__CTL_TX_ETHERTYPE_PPP_SZ-1:0] CTL_TX_ETHERTYPE_PPP_REG = CTL_TX_ETHERTYPE_PPP;
reg [`CMACE4__CTL_TX_FCS_INS_ENABLE_SZ:1] CTL_TX_FCS_INS_ENABLE_REG = CTL_TX_FCS_INS_ENABLE;
reg [`CMACE4__CTL_TX_IGNORE_FCS_SZ:1] CTL_TX_IGNORE_FCS_REG = CTL_TX_IGNORE_FCS;
reg [`CMACE4__CTL_TX_IPG_VALUE_SZ-1:0] CTL_TX_IPG_VALUE_REG = CTL_TX_IPG_VALUE;
reg [`CMACE4__CTL_TX_OPCODE_GPP_SZ-1:0] CTL_TX_OPCODE_GPP_REG = CTL_TX_OPCODE_GPP;
reg [`CMACE4__CTL_TX_OPCODE_PPP_SZ-1:0] CTL_TX_OPCODE_PPP_REG = CTL_TX_OPCODE_PPP;
reg [`CMACE4__CTL_TX_PTP_1STEP_ENABLE_SZ:1] CTL_TX_PTP_1STEP_ENABLE_REG = CTL_TX_PTP_1STEP_ENABLE;
reg [`CMACE4__CTL_TX_PTP_LATENCY_ADJUST_SZ-1:0] CTL_TX_PTP_LATENCY_ADJUST_REG = CTL_TX_PTP_LATENCY_ADJUST;
reg [`CMACE4__CTL_TX_SA_GPP_SZ-1:0] CTL_TX_SA_GPP_REG = CTL_TX_SA_GPP;
reg [`CMACE4__CTL_TX_SA_PPP_SZ-1:0] CTL_TX_SA_PPP_REG = CTL_TX_SA_PPP;
reg [`CMACE4__CTL_TX_VL_LENGTH_MINUS1_SZ-1:0] CTL_TX_VL_LENGTH_MINUS1_REG = CTL_TX_VL_LENGTH_MINUS1;
reg [`CMACE4__CTL_TX_VL_MARKER_ID0_SZ-1:0] CTL_TX_VL_MARKER_ID0_REG = CTL_TX_VL_MARKER_ID0;
reg [`CMACE4__CTL_TX_VL_MARKER_ID1_SZ-1:0] CTL_TX_VL_MARKER_ID1_REG = CTL_TX_VL_MARKER_ID1;
reg [`CMACE4__CTL_TX_VL_MARKER_ID10_SZ-1:0] CTL_TX_VL_MARKER_ID10_REG = CTL_TX_VL_MARKER_ID10;
reg [`CMACE4__CTL_TX_VL_MARKER_ID11_SZ-1:0] CTL_TX_VL_MARKER_ID11_REG = CTL_TX_VL_MARKER_ID11;
reg [`CMACE4__CTL_TX_VL_MARKER_ID12_SZ-1:0] CTL_TX_VL_MARKER_ID12_REG = CTL_TX_VL_MARKER_ID12;
reg [`CMACE4__CTL_TX_VL_MARKER_ID13_SZ-1:0] CTL_TX_VL_MARKER_ID13_REG = CTL_TX_VL_MARKER_ID13;
reg [`CMACE4__CTL_TX_VL_MARKER_ID14_SZ-1:0] CTL_TX_VL_MARKER_ID14_REG = CTL_TX_VL_MARKER_ID14;
reg [`CMACE4__CTL_TX_VL_MARKER_ID15_SZ-1:0] CTL_TX_VL_MARKER_ID15_REG = CTL_TX_VL_MARKER_ID15;
reg [`CMACE4__CTL_TX_VL_MARKER_ID16_SZ-1:0] CTL_TX_VL_MARKER_ID16_REG = CTL_TX_VL_MARKER_ID16;
reg [`CMACE4__CTL_TX_VL_MARKER_ID17_SZ-1:0] CTL_TX_VL_MARKER_ID17_REG = CTL_TX_VL_MARKER_ID17;
reg [`CMACE4__CTL_TX_VL_MARKER_ID18_SZ-1:0] CTL_TX_VL_MARKER_ID18_REG = CTL_TX_VL_MARKER_ID18;
reg [`CMACE4__CTL_TX_VL_MARKER_ID19_SZ-1:0] CTL_TX_VL_MARKER_ID19_REG = CTL_TX_VL_MARKER_ID19;
reg [`CMACE4__CTL_TX_VL_MARKER_ID2_SZ-1:0] CTL_TX_VL_MARKER_ID2_REG = CTL_TX_VL_MARKER_ID2;
reg [`CMACE4__CTL_TX_VL_MARKER_ID3_SZ-1:0] CTL_TX_VL_MARKER_ID3_REG = CTL_TX_VL_MARKER_ID3;
reg [`CMACE4__CTL_TX_VL_MARKER_ID4_SZ-1:0] CTL_TX_VL_MARKER_ID4_REG = CTL_TX_VL_MARKER_ID4;
reg [`CMACE4__CTL_TX_VL_MARKER_ID5_SZ-1:0] CTL_TX_VL_MARKER_ID5_REG = CTL_TX_VL_MARKER_ID5;
reg [`CMACE4__CTL_TX_VL_MARKER_ID6_SZ-1:0] CTL_TX_VL_MARKER_ID6_REG = CTL_TX_VL_MARKER_ID6;
reg [`CMACE4__CTL_TX_VL_MARKER_ID7_SZ-1:0] CTL_TX_VL_MARKER_ID7_REG = CTL_TX_VL_MARKER_ID7;
reg [`CMACE4__CTL_TX_VL_MARKER_ID8_SZ-1:0] CTL_TX_VL_MARKER_ID8_REG = CTL_TX_VL_MARKER_ID8;
reg [`CMACE4__CTL_TX_VL_MARKER_ID9_SZ-1:0] CTL_TX_VL_MARKER_ID9_REG = CTL_TX_VL_MARKER_ID9;
reg [`CMACE4__SIM_DEVICE_SZ:1] SIM_DEVICE_REG = SIM_DEVICE;
reg [`CMACE4__TEST_MODE_PIN_CHAR_SZ:1] TEST_MODE_PIN_CHAR_REG = TEST_MODE_PIN_CHAR;

initial begin
  ATTR[`CMACE4__CTL_PTP_TRANSPCLK_MODE] = CTL_PTP_TRANSPCLK_MODE;
  ATTR[`CMACE4__CTL_RX_CHECK_ACK] = CTL_RX_CHECK_ACK;
  ATTR[`CMACE4__CTL_RX_CHECK_PREAMBLE] = CTL_RX_CHECK_PREAMBLE;
  ATTR[`CMACE4__CTL_RX_CHECK_SFD] = CTL_RX_CHECK_SFD;
  ATTR[`CMACE4__CTL_RX_DELETE_FCS] = CTL_RX_DELETE_FCS;
  ATTR[`CMACE4__CTL_RX_ETYPE_GCP] = CTL_RX_ETYPE_GCP;
  ATTR[`CMACE4__CTL_RX_ETYPE_GPP] = CTL_RX_ETYPE_GPP;
  ATTR[`CMACE4__CTL_RX_ETYPE_PCP] = CTL_RX_ETYPE_PCP;
  ATTR[`CMACE4__CTL_RX_ETYPE_PPP] = CTL_RX_ETYPE_PPP;
  ATTR[`CMACE4__CTL_RX_FORWARD_CONTROL] = CTL_RX_FORWARD_CONTROL;
  ATTR[`CMACE4__CTL_RX_IGNORE_FCS] = CTL_RX_IGNORE_FCS;
  ATTR[`CMACE4__CTL_RX_MAX_PACKET_LEN] = CTL_RX_MAX_PACKET_LEN;
  ATTR[`CMACE4__CTL_RX_MIN_PACKET_LEN] = CTL_RX_MIN_PACKET_LEN;
  ATTR[`CMACE4__CTL_RX_OPCODE_GPP] = CTL_RX_OPCODE_GPP;
  ATTR[`CMACE4__CTL_RX_OPCODE_MAX_GCP] = CTL_RX_OPCODE_MAX_GCP;
  ATTR[`CMACE4__CTL_RX_OPCODE_MAX_PCP] = CTL_RX_OPCODE_MAX_PCP;
  ATTR[`CMACE4__CTL_RX_OPCODE_MIN_GCP] = CTL_RX_OPCODE_MIN_GCP;
  ATTR[`CMACE4__CTL_RX_OPCODE_MIN_PCP] = CTL_RX_OPCODE_MIN_PCP;
  ATTR[`CMACE4__CTL_RX_OPCODE_PPP] = CTL_RX_OPCODE_PPP;
  ATTR[`CMACE4__CTL_RX_PAUSE_DA_MCAST] = CTL_RX_PAUSE_DA_MCAST;
  ATTR[`CMACE4__CTL_RX_PAUSE_DA_UCAST] = CTL_RX_PAUSE_DA_UCAST;
  ATTR[`CMACE4__CTL_RX_PAUSE_SA] = CTL_RX_PAUSE_SA;
  ATTR[`CMACE4__CTL_RX_PROCESS_LFI] = CTL_RX_PROCESS_LFI;
  ATTR[`CMACE4__CTL_RX_RSFEC_AM_THRESHOLD] = CTL_RX_RSFEC_AM_THRESHOLD;
  ATTR[`CMACE4__CTL_RX_RSFEC_FILL_ADJUST] = CTL_RX_RSFEC_FILL_ADJUST;
  ATTR[`CMACE4__CTL_RX_VL_LENGTH_MINUS1] = CTL_RX_VL_LENGTH_MINUS1;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID0] = CTL_RX_VL_MARKER_ID0;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID10] = CTL_RX_VL_MARKER_ID10;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID11] = CTL_RX_VL_MARKER_ID11;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID12] = CTL_RX_VL_MARKER_ID12;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID13] = CTL_RX_VL_MARKER_ID13;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID14] = CTL_RX_VL_MARKER_ID14;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID15] = CTL_RX_VL_MARKER_ID15;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID16] = CTL_RX_VL_MARKER_ID16;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID17] = CTL_RX_VL_MARKER_ID17;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID18] = CTL_RX_VL_MARKER_ID18;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID19] = CTL_RX_VL_MARKER_ID19;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID1] = CTL_RX_VL_MARKER_ID1;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID2] = CTL_RX_VL_MARKER_ID2;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID3] = CTL_RX_VL_MARKER_ID3;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID4] = CTL_RX_VL_MARKER_ID4;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID5] = CTL_RX_VL_MARKER_ID5;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID6] = CTL_RX_VL_MARKER_ID6;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID7] = CTL_RX_VL_MARKER_ID7;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID8] = CTL_RX_VL_MARKER_ID8;
  ATTR[`CMACE4__CTL_RX_VL_MARKER_ID9] = CTL_RX_VL_MARKER_ID9;
  ATTR[`CMACE4__CTL_TEST_MODE_PIN_CHAR] = CTL_TEST_MODE_PIN_CHAR;
  ATTR[`CMACE4__CTL_TX_CUSTOM_PREAMBLE_ENABLE] = CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`CMACE4__CTL_TX_DA_GPP] = CTL_TX_DA_GPP;
  ATTR[`CMACE4__CTL_TX_DA_PPP] = CTL_TX_DA_PPP;
  ATTR[`CMACE4__CTL_TX_ETHERTYPE_GPP] = CTL_TX_ETHERTYPE_GPP;
  ATTR[`CMACE4__CTL_TX_ETHERTYPE_PPP] = CTL_TX_ETHERTYPE_PPP;
  ATTR[`CMACE4__CTL_TX_FCS_INS_ENABLE] = CTL_TX_FCS_INS_ENABLE;
  ATTR[`CMACE4__CTL_TX_IGNORE_FCS] = CTL_TX_IGNORE_FCS;
  ATTR[`CMACE4__CTL_TX_IPG_VALUE] = CTL_TX_IPG_VALUE;
  ATTR[`CMACE4__CTL_TX_OPCODE_GPP] = CTL_TX_OPCODE_GPP;
  ATTR[`CMACE4__CTL_TX_OPCODE_PPP] = CTL_TX_OPCODE_PPP;
  ATTR[`CMACE4__CTL_TX_PTP_1STEP_ENABLE] = CTL_TX_PTP_1STEP_ENABLE;
  ATTR[`CMACE4__CTL_TX_PTP_LATENCY_ADJUST] = CTL_TX_PTP_LATENCY_ADJUST;
  ATTR[`CMACE4__CTL_TX_SA_GPP] = CTL_TX_SA_GPP;
  ATTR[`CMACE4__CTL_TX_SA_PPP] = CTL_TX_SA_PPP;
  ATTR[`CMACE4__CTL_TX_VL_LENGTH_MINUS1] = CTL_TX_VL_LENGTH_MINUS1;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID0] = CTL_TX_VL_MARKER_ID0;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID10] = CTL_TX_VL_MARKER_ID10;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID11] = CTL_TX_VL_MARKER_ID11;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID12] = CTL_TX_VL_MARKER_ID12;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID13] = CTL_TX_VL_MARKER_ID13;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID14] = CTL_TX_VL_MARKER_ID14;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID15] = CTL_TX_VL_MARKER_ID15;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID16] = CTL_TX_VL_MARKER_ID16;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID17] = CTL_TX_VL_MARKER_ID17;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID18] = CTL_TX_VL_MARKER_ID18;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID19] = CTL_TX_VL_MARKER_ID19;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID1] = CTL_TX_VL_MARKER_ID1;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID2] = CTL_TX_VL_MARKER_ID2;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID3] = CTL_TX_VL_MARKER_ID3;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID4] = CTL_TX_VL_MARKER_ID4;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID5] = CTL_TX_VL_MARKER_ID5;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID6] = CTL_TX_VL_MARKER_ID6;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID7] = CTL_TX_VL_MARKER_ID7;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID8] = CTL_TX_VL_MARKER_ID8;
  ATTR[`CMACE4__CTL_TX_VL_MARKER_ID9] = CTL_TX_VL_MARKER_ID9;
  ATTR[`CMACE4__SIM_DEVICE] = SIM_DEVICE;
  ATTR[`CMACE4__TEST_MODE_PIN_CHAR] = TEST_MODE_PIN_CHAR;
end

always @(trig_attr) begin
  CTL_PTP_TRANSPCLK_MODE_REG = ATTR[`CMACE4__CTL_PTP_TRANSPCLK_MODE];
  CTL_RX_CHECK_ACK_REG = ATTR[`CMACE4__CTL_RX_CHECK_ACK];
  CTL_RX_CHECK_PREAMBLE_REG = ATTR[`CMACE4__CTL_RX_CHECK_PREAMBLE];
  CTL_RX_CHECK_SFD_REG = ATTR[`CMACE4__CTL_RX_CHECK_SFD];
  CTL_RX_DELETE_FCS_REG = ATTR[`CMACE4__CTL_RX_DELETE_FCS];
  CTL_RX_ETYPE_GCP_REG = ATTR[`CMACE4__CTL_RX_ETYPE_GCP];
  CTL_RX_ETYPE_GPP_REG = ATTR[`CMACE4__CTL_RX_ETYPE_GPP];
  CTL_RX_ETYPE_PCP_REG = ATTR[`CMACE4__CTL_RX_ETYPE_PCP];
  CTL_RX_ETYPE_PPP_REG = ATTR[`CMACE4__CTL_RX_ETYPE_PPP];
  CTL_RX_FORWARD_CONTROL_REG = ATTR[`CMACE4__CTL_RX_FORWARD_CONTROL];
  CTL_RX_IGNORE_FCS_REG = ATTR[`CMACE4__CTL_RX_IGNORE_FCS];
  CTL_RX_MAX_PACKET_LEN_REG = ATTR[`CMACE4__CTL_RX_MAX_PACKET_LEN];
  CTL_RX_MIN_PACKET_LEN_REG = ATTR[`CMACE4__CTL_RX_MIN_PACKET_LEN];
  CTL_RX_OPCODE_GPP_REG = ATTR[`CMACE4__CTL_RX_OPCODE_GPP];
  CTL_RX_OPCODE_MAX_GCP_REG = ATTR[`CMACE4__CTL_RX_OPCODE_MAX_GCP];
  CTL_RX_OPCODE_MAX_PCP_REG = ATTR[`CMACE4__CTL_RX_OPCODE_MAX_PCP];
  CTL_RX_OPCODE_MIN_GCP_REG = ATTR[`CMACE4__CTL_RX_OPCODE_MIN_GCP];
  CTL_RX_OPCODE_MIN_PCP_REG = ATTR[`CMACE4__CTL_RX_OPCODE_MIN_PCP];
  CTL_RX_OPCODE_PPP_REG = ATTR[`CMACE4__CTL_RX_OPCODE_PPP];
  CTL_RX_PAUSE_DA_MCAST_REG = ATTR[`CMACE4__CTL_RX_PAUSE_DA_MCAST];
  CTL_RX_PAUSE_DA_UCAST_REG = ATTR[`CMACE4__CTL_RX_PAUSE_DA_UCAST];
  CTL_RX_PAUSE_SA_REG = ATTR[`CMACE4__CTL_RX_PAUSE_SA];
  CTL_RX_PROCESS_LFI_REG = ATTR[`CMACE4__CTL_RX_PROCESS_LFI];
  CTL_RX_RSFEC_AM_THRESHOLD_REG = ATTR[`CMACE4__CTL_RX_RSFEC_AM_THRESHOLD];
  CTL_RX_RSFEC_FILL_ADJUST_REG = ATTR[`CMACE4__CTL_RX_RSFEC_FILL_ADJUST];
  CTL_RX_VL_LENGTH_MINUS1_REG = ATTR[`CMACE4__CTL_RX_VL_LENGTH_MINUS1];
  CTL_RX_VL_MARKER_ID0_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID0];
  CTL_RX_VL_MARKER_ID10_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID10];
  CTL_RX_VL_MARKER_ID11_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID11];
  CTL_RX_VL_MARKER_ID12_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID12];
  CTL_RX_VL_MARKER_ID13_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID13];
  CTL_RX_VL_MARKER_ID14_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID14];
  CTL_RX_VL_MARKER_ID15_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID15];
  CTL_RX_VL_MARKER_ID16_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID16];
  CTL_RX_VL_MARKER_ID17_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID17];
  CTL_RX_VL_MARKER_ID18_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID18];
  CTL_RX_VL_MARKER_ID19_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID19];
  CTL_RX_VL_MARKER_ID1_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID1];
  CTL_RX_VL_MARKER_ID2_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID2];
  CTL_RX_VL_MARKER_ID3_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID3];
  CTL_RX_VL_MARKER_ID4_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID4];
  CTL_RX_VL_MARKER_ID5_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID5];
  CTL_RX_VL_MARKER_ID6_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID6];
  CTL_RX_VL_MARKER_ID7_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID7];
  CTL_RX_VL_MARKER_ID8_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID8];
  CTL_RX_VL_MARKER_ID9_REG = ATTR[`CMACE4__CTL_RX_VL_MARKER_ID9];
  CTL_TEST_MODE_PIN_CHAR_REG = ATTR[`CMACE4__CTL_TEST_MODE_PIN_CHAR];
  CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`CMACE4__CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  CTL_TX_DA_GPP_REG = ATTR[`CMACE4__CTL_TX_DA_GPP];
  CTL_TX_DA_PPP_REG = ATTR[`CMACE4__CTL_TX_DA_PPP];
  CTL_TX_ETHERTYPE_GPP_REG = ATTR[`CMACE4__CTL_TX_ETHERTYPE_GPP];
  CTL_TX_ETHERTYPE_PPP_REG = ATTR[`CMACE4__CTL_TX_ETHERTYPE_PPP];
  CTL_TX_FCS_INS_ENABLE_REG = ATTR[`CMACE4__CTL_TX_FCS_INS_ENABLE];
  CTL_TX_IGNORE_FCS_REG = ATTR[`CMACE4__CTL_TX_IGNORE_FCS];
  CTL_TX_IPG_VALUE_REG = ATTR[`CMACE4__CTL_TX_IPG_VALUE];
  CTL_TX_OPCODE_GPP_REG = ATTR[`CMACE4__CTL_TX_OPCODE_GPP];
  CTL_TX_OPCODE_PPP_REG = ATTR[`CMACE4__CTL_TX_OPCODE_PPP];
  CTL_TX_PTP_1STEP_ENABLE_REG = ATTR[`CMACE4__CTL_TX_PTP_1STEP_ENABLE];
  CTL_TX_PTP_LATENCY_ADJUST_REG = ATTR[`CMACE4__CTL_TX_PTP_LATENCY_ADJUST];
  CTL_TX_SA_GPP_REG = ATTR[`CMACE4__CTL_TX_SA_GPP];
  CTL_TX_SA_PPP_REG = ATTR[`CMACE4__CTL_TX_SA_PPP];
  CTL_TX_VL_LENGTH_MINUS1_REG = ATTR[`CMACE4__CTL_TX_VL_LENGTH_MINUS1];
  CTL_TX_VL_MARKER_ID0_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID0];
  CTL_TX_VL_MARKER_ID10_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID10];
  CTL_TX_VL_MARKER_ID11_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID11];
  CTL_TX_VL_MARKER_ID12_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID12];
  CTL_TX_VL_MARKER_ID13_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID13];
  CTL_TX_VL_MARKER_ID14_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID14];
  CTL_TX_VL_MARKER_ID15_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID15];
  CTL_TX_VL_MARKER_ID16_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID16];
  CTL_TX_VL_MARKER_ID17_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID17];
  CTL_TX_VL_MARKER_ID18_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID18];
  CTL_TX_VL_MARKER_ID19_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID19];
  CTL_TX_VL_MARKER_ID1_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID1];
  CTL_TX_VL_MARKER_ID2_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID2];
  CTL_TX_VL_MARKER_ID3_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID3];
  CTL_TX_VL_MARKER_ID4_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID4];
  CTL_TX_VL_MARKER_ID5_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID5];
  CTL_TX_VL_MARKER_ID6_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID6];
  CTL_TX_VL_MARKER_ID7_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID7];
  CTL_TX_VL_MARKER_ID8_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID8];
  CTL_TX_VL_MARKER_ID9_REG = ATTR[`CMACE4__CTL_TX_VL_MARKER_ID9];
  SIM_DEVICE_REG = ATTR[`CMACE4__SIM_DEVICE];
  TEST_MODE_PIN_CHAR_REG = ATTR[`CMACE4__TEST_MODE_PIN_CHAR];
end

// procedures to override, read attribute values

task write_attr;
  input  [`CMACE4_ADDR_SZ-1:0] addr;
  input  [`CMACE4_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`CMACE4_DATA_SZ-1:0] read_attr;
  input  [`CMACE4_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
