#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Nov 29 10:09:30 2025
# Process ID: 28720
# Current directory: C:/Users/Arjun/Dual_MCP3313
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6980 C:\Users\Arjun\Dual_MCP3313\Dual_MCP3313.xpr
# Log file: C:/Users/Arjun/Dual_MCP3313/vivado.log
# Journal file: C:/Users/Arjun/Dual_MCP3313\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.xpr
reset_run impl_1
_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_ADC1_Data[15]} {o_ADC1_Data[14]} {o_ADC1_Data[13]} {o_ADC1_Data[12]} {o_ADC1_Data[11]} {o_ADC1_Data[10]} {o_ADC1_Data[9]} {o_ADC1_Data[8]} {o_ADC1_Data[7]} {o_ADC1_Data[6]} {o_ADC1_Data[5]} {o_ADC1_Data[4]} {o_ADC1_Data[3]} {o_ADC1_Data[2]} {o_ADC1_Data[1]} {o_ADC1_Data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_ADC2_Data[15]} {o_ADC2_Data[14]} {o_ADC2_Data[13]} {o_ADC2_Data[12]} {o_ADC2_Data[11]} {o_ADC2_Data[10]} {o_ADC2_Data[9]} {o_ADC2_Data[8]} {o_ADC2_Data[7]} {o_ADC2_Data[6]} {o_ADC2_Data[5]} {o_ADC2_Data[4]} {o_ADC2_Data[3]} {o_ADC2_Data[2]} {o_ADC2_Data[1]} {o_ADC2_Data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list i_Clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list i_Rst_L]]
set_property IOSTANDARD LVCMOS33 [get_ports [list i_SPI_MISO_1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list i_SPI_MISO_2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list i_Start_Conversion]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_Busy]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_Data_Valid]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_SPI_CS1_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_SPI_CS2_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_SPI_MOSI]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_SPI_SCLK1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_SPI_SCLK2]]
place_ports i_Clk L16
place_ports i_Rst_L L14
place_ports i_Rst_L L15
place_ports i_SPI_MISO_1 W15
place_ports i_SPI_MISO_2 U20
set_property package_pin "" [get_ports [list  o_SPI_CS2_n]]
place_ports o_SPI_CS1_n V15
place_ports o_SPI_CS2_n T20
place_ports o_SPI_SCLK1 T11
place_ports o_SPI_SCLK2 V20
place_ports o_SPI_MOSI W19
place_ports i_Start_Conversion A20
place_ports o_Busy B19
place_ports o_Data_Valid B20
file mkdir C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/constrs_1/new
close [ open C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
create_bd_design "ILA"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
reset_run impl_1
set_property location {1.5 290 -162} [get_bd_cells ila_0]
set_property -dict [list CONFIG.C_DATA_DEPTH {4096}] [get_bd_cells ila_0]
startgroup
set_property -dict [list CONFIG.C_PROBE2_WIDTH {16} CONFIG.C_PROBE1_WIDTH {16} CONFIG.C_NUM_OF_PROBES {3} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_ADV_TRIGGER {true} CONFIG.C_MONITOR_TYPE {Native} CONFIG.C_PROBE2_MU_CNT {2} CONFIG.C_PROBE1_MU_CNT {2} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2} CONFIG.C_ENABLE_ILA_AXI_MON {false}] [get_bd_cells ila_0]
endgroup
close [ open C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/Top_ADC_System.v w ]
add_files C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/Top_ADC_System.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Top_ADC_System [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
open_bd_design {C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd}
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
launch_runs impl_1 -to_step write_bitstream -jobs 8
startgroup
set_property -dict [list CONFIG.C_PROBE2_WIDTH {1} CONFIG.C_PROBE0_WIDTH {16}] [get_bd_cells ila_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {0.5 -53 152} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins ila_0/clk]
open_bd_design {C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd}
create_bd_cell -type module -reference Dual_MCP3313 Dual_MCP3313_0
set_property location {1 -125 383} [get_bd_cells Dual_MCP3313_0]
connect_bd_net [get_bd_pins Dual_MCP3313_0/o_ADC1_Data] [get_bd_pins ila_0/probe0]
connect_bd_net [get_bd_pins Dual_MCP3313_0/o_ADC2_Data] [get_bd_pins ila_0/probe1]
connect_bd_net [get_bd_pins Dual_MCP3313_0/o_Data_Valid] [get_bd_pins ila_0/probe2]
connect_bd_net [get_bd_pins Dual_MCP3313_0/i_Clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins Dual_MCP3313_0/i_Rst_L]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 -204 373} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Dual_MCP3313_0/i_Start_Conversion]
startgroup
create_bd_port -dir O o_SPI_CS2_n
connect_bd_net [get_bd_pins /Dual_MCP3313_0/o_SPI_CS2_n] [get_bd_ports o_SPI_CS2_n]
create_bd_port -dir O o_SPI_SCLK1
connect_bd_net [get_bd_pins /Dual_MCP3313_0/o_SPI_SCLK1] [get_bd_ports o_SPI_SCLK1]
create_bd_port -dir I i_SPI_MISO_1
connect_bd_net [get_bd_pins /Dual_MCP3313_0/i_SPI_MISO_1] [get_bd_ports i_SPI_MISO_1]
create_bd_port -dir I i_SPI_MISO_2
connect_bd_net [get_bd_pins /Dual_MCP3313_0/i_SPI_MISO_2] [get_bd_ports i_SPI_MISO_2]
create_bd_port -dir O o_SPI_SCLK2
connect_bd_net [get_bd_pins /Dual_MCP3313_0/o_SPI_SCLK2] [get_bd_ports o_SPI_SCLK2]
create_bd_port -dir O o_SPI_CS1_n
connect_bd_net [get_bd_pins /Dual_MCP3313_0/o_SPI_CS1_n] [get_bd_ports o_SPI_CS1_n]
create_bd_port -dir O o_SPI_MOSI
connect_bd_net [get_bd_pins /Dual_MCP3313_0/o_SPI_MOSI] [get_bd_ports o_SPI_MOSI]
endgroup
save_bd_design
make_wrapper -files [get_files C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd] -top
open_bd_design {C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd}
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
make_wrapper -files [get_files C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd] -top
add_files -norecurse C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/hdl/ILA_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
reset_run ILA_xlconstant_0_1_synth_1
