
stepper_closed.loop.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bce8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  0800bdf4  0800bdf4  0000cdf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c00c  0800c00c  0000e1cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c00c  0800c00c  0000d00c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c014  0800c014  0000e1cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c014  0800c014  0000d014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c018  0800c018  0000d018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001cc  20000000  0800c01c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014a0  200001cc  0800c1e8  0000e1cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000166c  0800c1e8  0000e66c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e1cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015d4c  00000000  00000000  0000e1f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039d2  00000000  00000000  00023f41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a8  00000000  00000000  00027918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f12  00000000  00000000  00028cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001afea  00000000  00000000  00029bd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019b98  00000000  00000000  00044bbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000905ee  00000000  00000000  0005e754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eed42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ba4  00000000  00000000  000eed88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  000f492c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001cc 	.word	0x200001cc
 8000128:	00000000 	.word	0x00000000
 800012c:	0800bddc 	.word	0x0800bddc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001d0 	.word	0x200001d0
 8000148:	0800bddc 	.word	0x0800bddc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	@ 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	3a01      	subs	r2, #1
 8000216:	bf28      	it	cs
 8000218:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800021c:	d2ed      	bcs.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ca:	2afd      	cmp	r2, #253	@ 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	@ 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	@ 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	@ 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__gesf2>:
 8000618:	f04f 3cff 	mov.w	ip, #4294967295
 800061c:	e006      	b.n	800062c <__cmpsf2+0x4>
 800061e:	bf00      	nop

08000620 <__lesf2>:
 8000620:	f04f 0c01 	mov.w	ip, #1
 8000624:	e002      	b.n	800062c <__cmpsf2+0x4>
 8000626:	bf00      	nop

08000628 <__cmpsf2>:
 8000628:	f04f 0c01 	mov.w	ip, #1
 800062c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000630:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000634:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000638:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800063c:	bf18      	it	ne
 800063e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000642:	d011      	beq.n	8000668 <__cmpsf2+0x40>
 8000644:	b001      	add	sp, #4
 8000646:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800064a:	bf18      	it	ne
 800064c:	ea90 0f01 	teqne	r0, r1
 8000650:	bf58      	it	pl
 8000652:	ebb2 0003 	subspl.w	r0, r2, r3
 8000656:	bf88      	it	hi
 8000658:	17c8      	asrhi	r0, r1, #31
 800065a:	bf38      	it	cc
 800065c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000660:	bf18      	it	ne
 8000662:	f040 0001 	orrne.w	r0, r0, #1
 8000666:	4770      	bx	lr
 8000668:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800066c:	d102      	bne.n	8000674 <__cmpsf2+0x4c>
 800066e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000672:	d105      	bne.n	8000680 <__cmpsf2+0x58>
 8000674:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000678:	d1e4      	bne.n	8000644 <__cmpsf2+0x1c>
 800067a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800067e:	d0e1      	beq.n	8000644 <__cmpsf2+0x1c>
 8000680:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <__aeabi_cfrcmple>:
 8000688:	4684      	mov	ip, r0
 800068a:	4608      	mov	r0, r1
 800068c:	4661      	mov	r1, ip
 800068e:	e7ff      	b.n	8000690 <__aeabi_cfcmpeq>

08000690 <__aeabi_cfcmpeq>:
 8000690:	b50f      	push	{r0, r1, r2, r3, lr}
 8000692:	f7ff ffc9 	bl	8000628 <__cmpsf2>
 8000696:	2800      	cmp	r0, #0
 8000698:	bf48      	it	mi
 800069a:	f110 0f00 	cmnmi.w	r0, #0
 800069e:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006a0 <__aeabi_fcmpeq>:
 80006a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a4:	f7ff fff4 	bl	8000690 <__aeabi_cfcmpeq>
 80006a8:	bf0c      	ite	eq
 80006aa:	2001      	moveq	r0, #1
 80006ac:	2000      	movne	r0, #0
 80006ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b2:	bf00      	nop

080006b4 <__aeabi_fcmplt>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff ffea 	bl	8000690 <__aeabi_cfcmpeq>
 80006bc:	bf34      	ite	cc
 80006be:	2001      	movcc	r0, #1
 80006c0:	2000      	movcs	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmple>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffe0 	bl	8000690 <__aeabi_cfcmpeq>
 80006d0:	bf94      	ite	ls
 80006d2:	2001      	movls	r0, #1
 80006d4:	2000      	movhi	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmpge>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffd2 	bl	8000688 <__aeabi_cfrcmple>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpgt>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffc8 	bl	8000688 <__aeabi_cfrcmple>
 80006f8:	bf34      	ite	cc
 80006fa:	2001      	movcc	r0, #1
 80006fc:	2000      	movcs	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_f2iz>:
 8000704:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000708:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800070c:	d30f      	bcc.n	800072e <__aeabi_f2iz+0x2a>
 800070e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000712:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000716:	d90d      	bls.n	8000734 <__aeabi_f2iz+0x30>
 8000718:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800071c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000720:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000724:	fa23 f002 	lsr.w	r0, r3, r2
 8000728:	bf18      	it	ne
 800072a:	4240      	negne	r0, r0
 800072c:	4770      	bx	lr
 800072e:	f04f 0000 	mov.w	r0, #0
 8000732:	4770      	bx	lr
 8000734:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000738:	d101      	bne.n	800073e <__aeabi_f2iz+0x3a>
 800073a:	0242      	lsls	r2, r0, #9
 800073c:	d105      	bne.n	800074a <__aeabi_f2iz+0x46>
 800073e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000742:	bf08      	it	eq
 8000744:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr

08000750 <__aeabi_f2uiz>:
 8000750:	0042      	lsls	r2, r0, #1
 8000752:	d20e      	bcs.n	8000772 <__aeabi_f2uiz+0x22>
 8000754:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000758:	d30b      	bcc.n	8000772 <__aeabi_f2uiz+0x22>
 800075a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800075e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000762:	d409      	bmi.n	8000778 <__aeabi_f2uiz+0x28>
 8000764:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000768:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800076c:	fa23 f002 	lsr.w	r0, r3, r2
 8000770:	4770      	bx	lr
 8000772:	f04f 0000 	mov.w	r0, #0
 8000776:	4770      	bx	lr
 8000778:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800077c:	d101      	bne.n	8000782 <__aeabi_f2uiz+0x32>
 800077e:	0242      	lsls	r2, r0, #9
 8000780:	d102      	bne.n	8000788 <__aeabi_f2uiz+0x38>
 8000782:	f04f 30ff 	mov.w	r0, #4294967295
 8000786:	4770      	bx	lr
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop

08000790 <__aeabi_uldivmod>:
 8000790:	b953      	cbnz	r3, 80007a8 <__aeabi_uldivmod+0x18>
 8000792:	b94a      	cbnz	r2, 80007a8 <__aeabi_uldivmod+0x18>
 8000794:	2900      	cmp	r1, #0
 8000796:	bf08      	it	eq
 8000798:	2800      	cmpeq	r0, #0
 800079a:	bf1c      	itt	ne
 800079c:	f04f 31ff 	movne.w	r1, #4294967295
 80007a0:	f04f 30ff 	movne.w	r0, #4294967295
 80007a4:	f000 b98c 	b.w	8000ac0 <__aeabi_idiv0>
 80007a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80007ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80007b0:	f000 f806 	bl	80007c0 <__udivmoddi4>
 80007b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007bc:	b004      	add	sp, #16
 80007be:	4770      	bx	lr

080007c0 <__udivmoddi4>:
 80007c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007c4:	9d08      	ldr	r5, [sp, #32]
 80007c6:	468e      	mov	lr, r1
 80007c8:	4604      	mov	r4, r0
 80007ca:	4688      	mov	r8, r1
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d14a      	bne.n	8000866 <__udivmoddi4+0xa6>
 80007d0:	428a      	cmp	r2, r1
 80007d2:	4617      	mov	r7, r2
 80007d4:	d962      	bls.n	800089c <__udivmoddi4+0xdc>
 80007d6:	fab2 f682 	clz	r6, r2
 80007da:	b14e      	cbz	r6, 80007f0 <__udivmoddi4+0x30>
 80007dc:	f1c6 0320 	rsb	r3, r6, #32
 80007e0:	fa01 f806 	lsl.w	r8, r1, r6
 80007e4:	fa20 f303 	lsr.w	r3, r0, r3
 80007e8:	40b7      	lsls	r7, r6
 80007ea:	ea43 0808 	orr.w	r8, r3, r8
 80007ee:	40b4      	lsls	r4, r6
 80007f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007f4:	fbb8 f1fe 	udiv	r1, r8, lr
 80007f8:	fa1f fc87 	uxth.w	ip, r7
 80007fc:	fb0e 8811 	mls	r8, lr, r1, r8
 8000800:	fb01 f20c 	mul.w	r2, r1, ip
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080a:	429a      	cmp	r2, r3
 800080c:	d909      	bls.n	8000822 <__udivmoddi4+0x62>
 800080e:	18fb      	adds	r3, r7, r3
 8000810:	f101 30ff 	add.w	r0, r1, #4294967295
 8000814:	f080 80eb 	bcs.w	80009ee <__udivmoddi4+0x22e>
 8000818:	429a      	cmp	r2, r3
 800081a:	f240 80e8 	bls.w	80009ee <__udivmoddi4+0x22e>
 800081e:	3902      	subs	r1, #2
 8000820:	443b      	add	r3, r7
 8000822:	1a9a      	subs	r2, r3, r2
 8000824:	fbb2 f0fe 	udiv	r0, r2, lr
 8000828:	fb0e 2210 	mls	r2, lr, r0, r2
 800082c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000830:	b2a3      	uxth	r3, r4
 8000832:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000836:	459c      	cmp	ip, r3
 8000838:	d909      	bls.n	800084e <__udivmoddi4+0x8e>
 800083a:	18fb      	adds	r3, r7, r3
 800083c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000840:	f080 80d7 	bcs.w	80009f2 <__udivmoddi4+0x232>
 8000844:	459c      	cmp	ip, r3
 8000846:	f240 80d4 	bls.w	80009f2 <__udivmoddi4+0x232>
 800084a:	443b      	add	r3, r7
 800084c:	3802      	subs	r0, #2
 800084e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000852:	2100      	movs	r1, #0
 8000854:	eba3 030c 	sub.w	r3, r3, ip
 8000858:	b11d      	cbz	r5, 8000862 <__udivmoddi4+0xa2>
 800085a:	2200      	movs	r2, #0
 800085c:	40f3      	lsrs	r3, r6
 800085e:	e9c5 3200 	strd	r3, r2, [r5]
 8000862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000866:	428b      	cmp	r3, r1
 8000868:	d905      	bls.n	8000876 <__udivmoddi4+0xb6>
 800086a:	b10d      	cbz	r5, 8000870 <__udivmoddi4+0xb0>
 800086c:	e9c5 0100 	strd	r0, r1, [r5]
 8000870:	2100      	movs	r1, #0
 8000872:	4608      	mov	r0, r1
 8000874:	e7f5      	b.n	8000862 <__udivmoddi4+0xa2>
 8000876:	fab3 f183 	clz	r1, r3
 800087a:	2900      	cmp	r1, #0
 800087c:	d146      	bne.n	800090c <__udivmoddi4+0x14c>
 800087e:	4573      	cmp	r3, lr
 8000880:	d302      	bcc.n	8000888 <__udivmoddi4+0xc8>
 8000882:	4282      	cmp	r2, r0
 8000884:	f200 8108 	bhi.w	8000a98 <__udivmoddi4+0x2d8>
 8000888:	1a84      	subs	r4, r0, r2
 800088a:	eb6e 0203 	sbc.w	r2, lr, r3
 800088e:	2001      	movs	r0, #1
 8000890:	4690      	mov	r8, r2
 8000892:	2d00      	cmp	r5, #0
 8000894:	d0e5      	beq.n	8000862 <__udivmoddi4+0xa2>
 8000896:	e9c5 4800 	strd	r4, r8, [r5]
 800089a:	e7e2      	b.n	8000862 <__udivmoddi4+0xa2>
 800089c:	2a00      	cmp	r2, #0
 800089e:	f000 8091 	beq.w	80009c4 <__udivmoddi4+0x204>
 80008a2:	fab2 f682 	clz	r6, r2
 80008a6:	2e00      	cmp	r6, #0
 80008a8:	f040 80a5 	bne.w	80009f6 <__udivmoddi4+0x236>
 80008ac:	1a8a      	subs	r2, r1, r2
 80008ae:	2101      	movs	r1, #1
 80008b0:	0c03      	lsrs	r3, r0, #16
 80008b2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008b6:	b280      	uxth	r0, r0
 80008b8:	b2bc      	uxth	r4, r7
 80008ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80008be:	fb0e 221c 	mls	r2, lr, ip, r2
 80008c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008c6:	fb04 f20c 	mul.w	r2, r4, ip
 80008ca:	429a      	cmp	r2, r3
 80008cc:	d907      	bls.n	80008de <__udivmoddi4+0x11e>
 80008ce:	18fb      	adds	r3, r7, r3
 80008d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008d4:	d202      	bcs.n	80008dc <__udivmoddi4+0x11c>
 80008d6:	429a      	cmp	r2, r3
 80008d8:	f200 80e3 	bhi.w	8000aa2 <__udivmoddi4+0x2e2>
 80008dc:	46c4      	mov	ip, r8
 80008de:	1a9b      	subs	r3, r3, r2
 80008e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80008e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80008e8:	fb02 f404 	mul.w	r4, r2, r4
 80008ec:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f0:	429c      	cmp	r4, r3
 80008f2:	d907      	bls.n	8000904 <__udivmoddi4+0x144>
 80008f4:	18fb      	adds	r3, r7, r3
 80008f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80008fa:	d202      	bcs.n	8000902 <__udivmoddi4+0x142>
 80008fc:	429c      	cmp	r4, r3
 80008fe:	f200 80cd 	bhi.w	8000a9c <__udivmoddi4+0x2dc>
 8000902:	4602      	mov	r2, r0
 8000904:	1b1b      	subs	r3, r3, r4
 8000906:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800090a:	e7a5      	b.n	8000858 <__udivmoddi4+0x98>
 800090c:	f1c1 0620 	rsb	r6, r1, #32
 8000910:	408b      	lsls	r3, r1
 8000912:	fa22 f706 	lsr.w	r7, r2, r6
 8000916:	431f      	orrs	r7, r3
 8000918:	fa2e fa06 	lsr.w	sl, lr, r6
 800091c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000920:	fbba f8f9 	udiv	r8, sl, r9
 8000924:	fa0e fe01 	lsl.w	lr, lr, r1
 8000928:	fa20 f306 	lsr.w	r3, r0, r6
 800092c:	fb09 aa18 	mls	sl, r9, r8, sl
 8000930:	fa1f fc87 	uxth.w	ip, r7
 8000934:	ea43 030e 	orr.w	r3, r3, lr
 8000938:	fa00 fe01 	lsl.w	lr, r0, r1
 800093c:	fb08 f00c 	mul.w	r0, r8, ip
 8000940:	0c1c      	lsrs	r4, r3, #16
 8000942:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000946:	42a0      	cmp	r0, r4
 8000948:	fa02 f201 	lsl.w	r2, r2, r1
 800094c:	d90a      	bls.n	8000964 <__udivmoddi4+0x1a4>
 800094e:	193c      	adds	r4, r7, r4
 8000950:	f108 3aff 	add.w	sl, r8, #4294967295
 8000954:	f080 809e 	bcs.w	8000a94 <__udivmoddi4+0x2d4>
 8000958:	42a0      	cmp	r0, r4
 800095a:	f240 809b 	bls.w	8000a94 <__udivmoddi4+0x2d4>
 800095e:	f1a8 0802 	sub.w	r8, r8, #2
 8000962:	443c      	add	r4, r7
 8000964:	1a24      	subs	r4, r4, r0
 8000966:	b298      	uxth	r0, r3
 8000968:	fbb4 f3f9 	udiv	r3, r4, r9
 800096c:	fb09 4413 	mls	r4, r9, r3, r4
 8000970:	fb03 fc0c 	mul.w	ip, r3, ip
 8000974:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000978:	45a4      	cmp	ip, r4
 800097a:	d909      	bls.n	8000990 <__udivmoddi4+0x1d0>
 800097c:	193c      	adds	r4, r7, r4
 800097e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000982:	f080 8085 	bcs.w	8000a90 <__udivmoddi4+0x2d0>
 8000986:	45a4      	cmp	ip, r4
 8000988:	f240 8082 	bls.w	8000a90 <__udivmoddi4+0x2d0>
 800098c:	3b02      	subs	r3, #2
 800098e:	443c      	add	r4, r7
 8000990:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000994:	eba4 040c 	sub.w	r4, r4, ip
 8000998:	fba0 8c02 	umull	r8, ip, r0, r2
 800099c:	4564      	cmp	r4, ip
 800099e:	4643      	mov	r3, r8
 80009a0:	46e1      	mov	r9, ip
 80009a2:	d364      	bcc.n	8000a6e <__udivmoddi4+0x2ae>
 80009a4:	d061      	beq.n	8000a6a <__udivmoddi4+0x2aa>
 80009a6:	b15d      	cbz	r5, 80009c0 <__udivmoddi4+0x200>
 80009a8:	ebbe 0203 	subs.w	r2, lr, r3
 80009ac:	eb64 0409 	sbc.w	r4, r4, r9
 80009b0:	fa04 f606 	lsl.w	r6, r4, r6
 80009b4:	fa22 f301 	lsr.w	r3, r2, r1
 80009b8:	431e      	orrs	r6, r3
 80009ba:	40cc      	lsrs	r4, r1
 80009bc:	e9c5 6400 	strd	r6, r4, [r5]
 80009c0:	2100      	movs	r1, #0
 80009c2:	e74e      	b.n	8000862 <__udivmoddi4+0xa2>
 80009c4:	fbb1 fcf2 	udiv	ip, r1, r2
 80009c8:	0c01      	lsrs	r1, r0, #16
 80009ca:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009ce:	b280      	uxth	r0, r0
 80009d0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009d4:	463b      	mov	r3, r7
 80009d6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009da:	4638      	mov	r0, r7
 80009dc:	463c      	mov	r4, r7
 80009de:	46b8      	mov	r8, r7
 80009e0:	46be      	mov	lr, r7
 80009e2:	2620      	movs	r6, #32
 80009e4:	eba2 0208 	sub.w	r2, r2, r8
 80009e8:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009ec:	e765      	b.n	80008ba <__udivmoddi4+0xfa>
 80009ee:	4601      	mov	r1, r0
 80009f0:	e717      	b.n	8000822 <__udivmoddi4+0x62>
 80009f2:	4610      	mov	r0, r2
 80009f4:	e72b      	b.n	800084e <__udivmoddi4+0x8e>
 80009f6:	f1c6 0120 	rsb	r1, r6, #32
 80009fa:	fa2e fc01 	lsr.w	ip, lr, r1
 80009fe:	40b7      	lsls	r7, r6
 8000a00:	fa0e fe06 	lsl.w	lr, lr, r6
 8000a04:	fa20 f101 	lsr.w	r1, r0, r1
 8000a08:	ea41 010e 	orr.w	r1, r1, lr
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	fbbc f8fe 	udiv	r8, ip, lr
 8000a14:	b2bc      	uxth	r4, r7
 8000a16:	fb0e cc18 	mls	ip, lr, r8, ip
 8000a1a:	fb08 f904 	mul.w	r9, r8, r4
 8000a1e:	0c0a      	lsrs	r2, r1, #16
 8000a20:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000a24:	40b0      	lsls	r0, r6
 8000a26:	4591      	cmp	r9, r2
 8000a28:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2c:	b280      	uxth	r0, r0
 8000a2e:	d93e      	bls.n	8000aae <__udivmoddi4+0x2ee>
 8000a30:	18ba      	adds	r2, r7, r2
 8000a32:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a36:	d201      	bcs.n	8000a3c <__udivmoddi4+0x27c>
 8000a38:	4591      	cmp	r9, r2
 8000a3a:	d81f      	bhi.n	8000a7c <__udivmoddi4+0x2bc>
 8000a3c:	eba2 0209 	sub.w	r2, r2, r9
 8000a40:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a44:	fb09 f804 	mul.w	r8, r9, r4
 8000a48:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000a4c:	b28a      	uxth	r2, r1
 8000a4e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000a52:	4542      	cmp	r2, r8
 8000a54:	d229      	bcs.n	8000aaa <__udivmoddi4+0x2ea>
 8000a56:	18ba      	adds	r2, r7, r2
 8000a58:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5c:	d2c2      	bcs.n	80009e4 <__udivmoddi4+0x224>
 8000a5e:	4542      	cmp	r2, r8
 8000a60:	d2c0      	bcs.n	80009e4 <__udivmoddi4+0x224>
 8000a62:	f1a9 0102 	sub.w	r1, r9, #2
 8000a66:	443a      	add	r2, r7
 8000a68:	e7bc      	b.n	80009e4 <__udivmoddi4+0x224>
 8000a6a:	45c6      	cmp	lr, r8
 8000a6c:	d29b      	bcs.n	80009a6 <__udivmoddi4+0x1e6>
 8000a6e:	ebb8 0302 	subs.w	r3, r8, r2
 8000a72:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a76:	3801      	subs	r0, #1
 8000a78:	46e1      	mov	r9, ip
 8000a7a:	e794      	b.n	80009a6 <__udivmoddi4+0x1e6>
 8000a7c:	eba7 0909 	sub.w	r9, r7, r9
 8000a80:	444a      	add	r2, r9
 8000a82:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a86:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a8a:	fb09 f804 	mul.w	r8, r9, r4
 8000a8e:	e7db      	b.n	8000a48 <__udivmoddi4+0x288>
 8000a90:	4603      	mov	r3, r0
 8000a92:	e77d      	b.n	8000990 <__udivmoddi4+0x1d0>
 8000a94:	46d0      	mov	r8, sl
 8000a96:	e765      	b.n	8000964 <__udivmoddi4+0x1a4>
 8000a98:	4608      	mov	r0, r1
 8000a9a:	e6fa      	b.n	8000892 <__udivmoddi4+0xd2>
 8000a9c:	443b      	add	r3, r7
 8000a9e:	3a02      	subs	r2, #2
 8000aa0:	e730      	b.n	8000904 <__udivmoddi4+0x144>
 8000aa2:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa6:	443b      	add	r3, r7
 8000aa8:	e719      	b.n	80008de <__udivmoddi4+0x11e>
 8000aaa:	4649      	mov	r1, r9
 8000aac:	e79a      	b.n	80009e4 <__udivmoddi4+0x224>
 8000aae:	eba2 0209 	sub.w	r2, r2, r9
 8000ab2:	fbb2 f9fe 	udiv	r9, r2, lr
 8000ab6:	46c4      	mov	ip, r8
 8000ab8:	fb09 f804 	mul.w	r8, r9, r4
 8000abc:	e7c4      	b.n	8000a48 <__udivmoddi4+0x288>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <AS5600_Init>:
#include "as5600.h"

// Optional init (currently does nothing special, placeholder)
HAL_StatusTypeDef AS5600_Init(I2C_HandleTypeDef *hi2c) {
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
    // Could check device by reading a register or set configurations if needed

    // no standard who-am-i register for AS5600 — just return HAL_OK
    (void)hi2c;
    return HAL_OK;
 8000acc:	2300      	movs	r3, #0
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bc80      	pop	{r7}
 8000ad6:	4770      	bx	lr

08000ad8 <AS5600_ReadAngle_deg>:

HAL_StatusTypeDef AS5600_ReadAngle_deg(I2C_HandleTypeDef *hi2c, float *angle_deg) {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b088      	sub	sp, #32
 8000adc:	af04      	add	r7, sp, #16
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	6039      	str	r1, [r7, #0]
    uint8_t buf[2];
    HAL_StatusTypeDef res;

    // Read low and high bytes
    res = HAL_I2C_Mem_Read(hi2c, AS5600_I2C_ADDR, AS5600_RAW_ANGLE_L, I2C_MEMADD_SIZE_8BIT, &buf[0], 1, HAL_MAX_DELAY);
 8000ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae6:	9302      	str	r3, [sp, #8]
 8000ae8:	2301      	movs	r3, #1
 8000aea:	9301      	str	r3, [sp, #4]
 8000aec:	f107 0308 	add.w	r3, r7, #8
 8000af0:	9300      	str	r3, [sp, #0]
 8000af2:	2301      	movs	r3, #1
 8000af4:	220d      	movs	r2, #13
 8000af6:	216c      	movs	r1, #108	@ 0x6c
 8000af8:	6878      	ldr	r0, [r7, #4]
 8000afa:	f001 fd4d 	bl	8002598 <HAL_I2C_Mem_Read>
 8000afe:	4603      	mov	r3, r0
 8000b00:	73fb      	strb	r3, [r7, #15]
    if (res != HAL_OK)
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <AS5600_ReadAngle_deg+0x34>
    	return HAL_ERROR;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	e030      	b.n	8000b6e <AS5600_ReadAngle_deg+0x96>

    res = HAL_I2C_Mem_Read(hi2c, AS5600_I2C_ADDR, AS5600_RAW_ANGLE_H,I2C_MEMADD_SIZE_8BIT, &buf[1], 1, HAL_MAX_DELAY);
 8000b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b10:	9302      	str	r3, [sp, #8]
 8000b12:	2301      	movs	r3, #1
 8000b14:	9301      	str	r3, [sp, #4]
 8000b16:	f107 0308 	add.w	r3, r7, #8
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	9300      	str	r3, [sp, #0]
 8000b1e:	2301      	movs	r3, #1
 8000b20:	220c      	movs	r2, #12
 8000b22:	216c      	movs	r1, #108	@ 0x6c
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f001 fd37 	bl	8002598 <HAL_I2C_Mem_Read>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	73fb      	strb	r3, [r7, #15]
    if (res != HAL_OK)
 8000b2e:	7bfb      	ldrb	r3, [r7, #15]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <AS5600_ReadAngle_deg+0x60>
    	return HAL_ERROR;
 8000b34:	2301      	movs	r3, #1
 8000b36:	e01a      	b.n	8000b6e <AS5600_ReadAngle_deg+0x96>

    uint16_t raw = ((uint16_t)buf[1] << 8) | buf[0];
 8000b38:	7a7b      	ldrb	r3, [r7, #9]
 8000b3a:	b21b      	sxth	r3, r3
 8000b3c:	021b      	lsls	r3, r3, #8
 8000b3e:	b21a      	sxth	r2, r3
 8000b40:	7a3b      	ldrb	r3, [r7, #8]
 8000b42:	b21b      	sxth	r3, r3
 8000b44:	4313      	orrs	r3, r2
 8000b46:	b21b      	sxth	r3, r3
 8000b48:	81bb      	strh	r3, [r7, #12]

    // AS5600 angle is 12-bit, mask to keep lower 12 bits
    raw &= 0x0FFFu; // 0..4095
 8000b4a:	89bb      	ldrh	r3, [r7, #12]
 8000b4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000b50:	81bb      	strh	r3, [r7, #12]

    // Convert to degrees: 360 / 4096 = 0.087890625
    *angle_deg = (float)raw * 0.087890625f;
 8000b52:	89bb      	ldrh	r3, [r7, #12]
 8000b54:	4618      	mov	r0, r3
 8000b56:	f7ff fbb7 	bl	80002c8 <__aeabi_ui2f>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	4906      	ldr	r1, [pc, #24]	@ (8000b78 <AS5600_ReadAngle_deg+0xa0>)
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f7ff fc0a 	bl	8000378 <__aeabi_fmul>
 8000b64:	4603      	mov	r3, r0
 8000b66:	461a      	mov	r2, r3
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8000b6c:	2300      	movs	r3, #0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3710      	adds	r7, #16
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	3db40000 	.word	0x3db40000

08000b7c <Stepper_SetupConfig>:

}*/



void Stepper_SetupConfig(void) {
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
    stepper_cfg.hi2c = &hi2c1;               // I2C handle for AS5600
 8000b80:	4b16      	ldr	r3, [pc, #88]	@ (8000bdc <Stepper_SetupConfig+0x60>)
 8000b82:	4a17      	ldr	r2, [pc, #92]	@ (8000be0 <Stepper_SetupConfig+0x64>)
 8000b84:	611a      	str	r2, [r3, #16]
    stepper_cfg.htim_step = &htim2;          // Timer for PWM step generation
 8000b86:	4b15      	ldr	r3, [pc, #84]	@ (8000bdc <Stepper_SetupConfig+0x60>)
 8000b88:	4a16      	ldr	r2, [pc, #88]	@ (8000be4 <Stepper_SetupConfig+0x68>)
 8000b8a:	601a      	str	r2, [r3, #0]
    stepper_cfg.step_channel = TIM_CHANNEL_1;// Step pin channel
 8000b8c:	4b13      	ldr	r3, [pc, #76]	@ (8000bdc <Stepper_SetupConfig+0x60>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	605a      	str	r2, [r3, #4]

    stepper_cfg.dir_port = GPIOA;            // Direction pin port
 8000b92:	4b12      	ldr	r3, [pc, #72]	@ (8000bdc <Stepper_SetupConfig+0x60>)
 8000b94:	4a14      	ldr	r2, [pc, #80]	@ (8000be8 <Stepper_SetupConfig+0x6c>)
 8000b96:	609a      	str	r2, [r3, #8]
    stepper_cfg.dir_pin = GPIO_PIN_1;        // Direction pin (example: PA1)
 8000b98:	4b10      	ldr	r3, [pc, #64]	@ (8000bdc <Stepper_SetupConfig+0x60>)
 8000b9a:	2202      	movs	r2, #2
 8000b9c:	819a      	strh	r2, [r3, #12]

    stepper_cfg.kp = 2.0f;                   // PID proportional gain
 8000b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bdc <Stepper_SetupConfig+0x60>)
 8000ba0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ba4:	61da      	str	r2, [r3, #28]
    stepper_cfg.ki = 0.5f;                   // PID integral gain
 8000ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8000bdc <Stepper_SetupConfig+0x60>)
 8000ba8:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8000bac:	621a      	str	r2, [r3, #32]
    stepper_cfg.kd = 0.1f;                   // PID derivative gain
 8000bae:	4b0b      	ldr	r3, [pc, #44]	@ (8000bdc <Stepper_SetupConfig+0x60>)
 8000bb0:	4a0e      	ldr	r2, [pc, #56]	@ (8000bec <Stepper_SetupConfig+0x70>)
 8000bb2:	625a      	str	r2, [r3, #36]	@ 0x24

    stepper_cfg.steps_per_rev = 200.0f;      // Motor steps per revolution
 8000bb4:	4b09      	ldr	r3, [pc, #36]	@ (8000bdc <Stepper_SetupConfig+0x60>)
 8000bb6:	4a0e      	ldr	r2, [pc, #56]	@ (8000bf0 <Stepper_SetupConfig+0x74>)
 8000bb8:	619a      	str	r2, [r3, #24]
    stepper_cfg.max_steps_per_sec = 500.0f; // Max stepping speed
 8000bba:	4b08      	ldr	r3, [pc, #32]	@ (8000bdc <Stepper_SetupConfig+0x60>)
 8000bbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000bf4 <Stepper_SetupConfig+0x78>)
 8000bbe:	629a      	str	r2, [r3, #40]	@ 0x28
    stepper_cfg.angle_tolerance_deg = 1.0f;  // Stop when within 1 degree
 8000bc0:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <Stepper_SetupConfig+0x60>)
 8000bc2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000bc6:	62da      	str	r2, [r3, #44]	@ 0x2c
    stepper_cfg.control_interval_ms = 10;    // PID update every 10 ms
 8000bc8:	4b04      	ldr	r3, [pc, #16]	@ (8000bdc <Stepper_SetupConfig+0x60>)
 8000bca:	220a      	movs	r2, #10
 8000bcc:	631a      	str	r2, [r3, #48]	@ 0x30

    stepper_cfg.target_angle_deg = 90.0f;    // Target position (initially 90°)
 8000bce:	4b03      	ldr	r3, [pc, #12]	@ (8000bdc <Stepper_SetupConfig+0x60>)
 8000bd0:	4a09      	ldr	r2, [pc, #36]	@ (8000bf8 <Stepper_SetupConfig+0x7c>)
 8000bd2:	615a      	str	r2, [r3, #20]
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bc80      	pop	{r7}
 8000bda:	4770      	bx	lr
 8000bdc:	20000288 	.word	0x20000288
 8000be0:	200001ec 	.word	0x200001ec
 8000be4:	20000240 	.word	0x20000240
 8000be8:	40010800 	.word	0x40010800
 8000bec:	3dcccccd 	.word	0x3dcccccd
 8000bf0:	43480000 	.word	0x43480000
 8000bf4:	43fa0000 	.word	0x43fa0000
 8000bf8:	42b40000 	.word	0x42b40000

08000bfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b09c      	sub	sp, #112	@ 0x70
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c02:	f000 feab 	bl	800195c <HAL_Init>

  /* USER CODE BEGIN Init */
  AS5600_Init(&hi2c1);
 8000c06:	485a      	ldr	r0, [pc, #360]	@ (8000d70 <main+0x174>)
 8000c08:	f7ff ff5c 	bl	8000ac4 <AS5600_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c0c:	f000 f8d2 	bl	8000db4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c10:	f000 f9b0 	bl	8000f74 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000c14:	f000 f928 	bl	8000e68 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000c18:	f000 f954 	bl	8000ec4 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8000c1c:	f009 facc 	bl	800a1b8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000c20:	4b54      	ldr	r3, [pc, #336]	@ (8000d74 <main+0x178>)
 8000c22:	68db      	ldr	r3, [r3, #12]
 8000c24:	4a53      	ldr	r2, [pc, #332]	@ (8000d74 <main+0x178>)
 8000c26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000c2a:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000c2c:	4b52      	ldr	r3, [pc, #328]	@ (8000d78 <main+0x17c>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a51      	ldr	r2, [pc, #324]	@ (8000d78 <main+0x17c>)
 8000c32:	f043 0301 	orr.w	r3, r3, #1
 8000c36:	6013      	str	r3, [r2, #0]
  char buffer[32];
 float angle = 0.0f;
 8000c38:	f04f 0300 	mov.w	r3, #0
 8000c3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 static uint8_t fail_count = 0;
 //char usb_rx_buffer[64];
 //float received_angle_deg = 0;
  Stepper_SetupConfig();
 8000c3e:	f7ff ff9d 	bl	8000b7c <Stepper_SetupConfig>
   Stepper_Init(&stepper_cfg, &stepper_state);
 8000c42:	494e      	ldr	r1, [pc, #312]	@ (8000d7c <main+0x180>)
 8000c44:	484e      	ldr	r0, [pc, #312]	@ (8000d80 <main+0x184>)
 8000c46:	f000 faef 	bl	8001228 <Stepper_Init>

   HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	484d      	ldr	r0, [pc, #308]	@ (8000d84 <main+0x188>)
 8000c4e:	f004 ff71 	bl	8005b34 <HAL_TIM_PWM_Start>
   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000c52:	2201      	movs	r2, #1
 8000c54:	2108      	movs	r1, #8
 8000c56:	484c      	ldr	r0, [pc, #304]	@ (8000d88 <main+0x18c>)
 8000c58:	f001 fafe 	bl	8002258 <HAL_GPIO_WritePin>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Read angle from AS5600
	  	  if (AS5600_ReadAngle_deg(&hi2c1, &angle) == HAL_OK)
 8000c5c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000c60:	4619      	mov	r1, r3
 8000c62:	4843      	ldr	r0, [pc, #268]	@ (8000d70 <main+0x174>)
 8000c64:	f7ff ff38 	bl	8000ad8 <AS5600_ReadAngle_deg>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d12b      	bne.n	8000cc6 <main+0xca>
	  	      {
	  	          //Stepper_SetTarget(&stepper_cfg, angle);
	  		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2104      	movs	r1, #4
 8000c72:	4846      	ldr	r0, [pc, #280]	@ (8000d8c <main+0x190>)
 8000c74:	f001 faf0 	bl	8002258 <HAL_GPIO_WritePin>
	  	   fail_count = 0;
 8000c78:	4b45      	ldr	r3, [pc, #276]	@ (8000d90 <main+0x194>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]

	  	          stepper_cfg.target_angle_deg = (float)received_angle_deg;     // follow magnet
 8000c7e:	4b45      	ldr	r3, [pc, #276]	@ (8000d94 <main+0x198>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4618      	mov	r0, r3
 8000c84:	f7ff fb24 	bl	80002d0 <__aeabi_i2f>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	4a3d      	ldr	r2, [pc, #244]	@ (8000d80 <main+0x184>)
 8000c8c:	6153      	str	r3, [r2, #20]
	  	          Stepper_Update(&stepper_cfg, &stepper_state);
 8000c8e:	493b      	ldr	r1, [pc, #236]	@ (8000d7c <main+0x180>)
 8000c90:	483b      	ldr	r0, [pc, #236]	@ (8000d80 <main+0x184>)
 8000c92:	f000 fae9 	bl	8001268 <Stepper_Update>


	  	           // Convert to integer (no decimals)
	  	           int int_angle = (int)angle;
 8000c96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff fd33 	bl	8000704 <__aeabi_f2iz>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	66fb      	str	r3, [r7, #108]	@ 0x6c

	  	           // Combine text + value into one single message
	  	           char msg[32];
	  	           sprintf(msg, "Sensor Value: %d\r\n", int_angle);
 8000ca2:	1d3b      	adds	r3, r7, #4
 8000ca4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000ca6:	493c      	ldr	r1, [pc, #240]	@ (8000d98 <main+0x19c>)
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f009 ff41 	bl	800ab30 <siprintf>

	  	           // Send in one go (prevents empty lines)
	  	           CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 8000cae:	1d3b      	adds	r3, r7, #4
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff fa4b 	bl	800014c <strlen>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	b29a      	uxth	r2, r3
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	4611      	mov	r1, r2
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f009 fb58 	bl	800a374 <CDC_Transmit_FS>
 8000cc4:	e018      	b.n	8000cf8 <main+0xfc>
	  	               CDC_Transmit_FS((uint8_t*)buffer, strlen(buffer));*/

	  	      }
	  	else
	  	        {
	  		fail_count++;
 8000cc6:	4b32      	ldr	r3, [pc, #200]	@ (8000d90 <main+0x194>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	b2da      	uxtb	r2, r3
 8000cce:	4b30      	ldr	r3, [pc, #192]	@ (8000d90 <main+0x194>)
 8000cd0:	701a      	strb	r2, [r3, #0]
	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	2104      	movs	r1, #4
 8000cd6:	482d      	ldr	r0, [pc, #180]	@ (8000d8c <main+0x190>)
 8000cd8:	f001 fabe 	bl	8002258 <HAL_GPIO_WritePin>
	  	            CDC_Transmit_FS((uint8_t*)"Sensor Error\r\n", 14);
 8000cdc:	210e      	movs	r1, #14
 8000cde:	482f      	ldr	r0, [pc, #188]	@ (8000d9c <main+0x1a0>)
 8000ce0:	f009 fb48 	bl	800a374 <CDC_Transmit_FS>
	  	          if (fail_count > 3) {   // after 3 consecutive failures
 8000ce4:	4b2a      	ldr	r3, [pc, #168]	@ (8000d90 <main+0x194>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	2b03      	cmp	r3, #3
 8000cea:	d905      	bls.n	8000cf8 <main+0xfc>
	  	        	I2C_Reset_Bus(&hi2c1);
 8000cec:	4820      	ldr	r0, [pc, #128]	@ (8000d70 <main+0x174>)
 8000cee:	f000 f9c3 	bl	8001078 <I2C_Reset_Bus>
	  	                  fail_count = 0;
 8000cf2:	4b27      	ldr	r3, [pc, #156]	@ (8000d90 <main+0x194>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]
	  	        }
	  	        }
	  	 if( AS5600_ReadAngle_deg(&hi2c1, &angle) == HAL_ERROR)
 8000cf8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	481c      	ldr	r0, [pc, #112]	@ (8000d70 <main+0x174>)
 8000d00:	f7ff feea 	bl	8000ad8 <AS5600_ReadAngle_deg>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d104      	bne.n	8000d14 <main+0x118>
	  	        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	2104      	movs	r1, #4
 8000d0e:	481f      	ldr	r0, [pc, #124]	@ (8000d8c <main+0x190>)
 8000d10:	f001 faa2 	bl	8002258 <HAL_GPIO_WritePin>

	  	 if (usb_rx_flag)
 8000d14:	4b22      	ldr	r3, [pc, #136]	@ (8000da0 <main+0x1a4>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d09e      	beq.n	8000c5c <main+0x60>
	  	    {
	  	        usb_rx_flag = 0;  // clear flag after processing
 8000d1e:	4b20      	ldr	r3, [pc, #128]	@ (8000da0 <main+0x1a4>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	701a      	strb	r2, [r3, #0]

	  	        int val;

	  	        // ✅ Try parsing integer
	  	        if (sscanf((char*)usb_rx_buffer, "%d", &val) == 1)
 8000d24:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000d28:	461a      	mov	r2, r3
 8000d2a:	491e      	ldr	r1, [pc, #120]	@ (8000da4 <main+0x1a8>)
 8000d2c:	481e      	ldr	r0, [pc, #120]	@ (8000da8 <main+0x1ac>)
 8000d2e:	f009 ff21 	bl	800ab74 <siscanf>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d115      	bne.n	8000d64 <main+0x168>
	  	        {
	  	            received_angle_deg = val;
 8000d38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d3a:	4a16      	ldr	r2, [pc, #88]	@ (8000d94 <main+0x198>)
 8000d3c:	6013      	str	r3, [r2, #0]

	  	            char msg[64];
	  	            sprintf(msg, "Angle set: %d\r\n", received_angle_deg);
 8000d3e:	4b15      	ldr	r3, [pc, #84]	@ (8000d94 <main+0x198>)
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	1d3b      	adds	r3, r7, #4
 8000d44:	4919      	ldr	r1, [pc, #100]	@ (8000dac <main+0x1b0>)
 8000d46:	4618      	mov	r0, r3
 8000d48:	f009 fef2 	bl	800ab30 <siprintf>
	  	            CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 8000d4c:	1d3b      	adds	r3, r7, #4
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f7ff f9fc 	bl	800014c <strlen>
 8000d54:	4603      	mov	r3, r0
 8000d56:	b29a      	uxth	r2, r3
 8000d58:	1d3b      	adds	r3, r7, #4
 8000d5a:	4611      	mov	r1, r2
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f009 fb09 	bl	800a374 <CDC_Transmit_FS>
 8000d62:	e77b      	b.n	8000c5c <main+0x60>
	  	        }
	  	        else
	  	        {
	  	            CDC_Transmit_FS((uint8_t*)"Invalid input\r\n", 15);
 8000d64:	210f      	movs	r1, #15
 8000d66:	4812      	ldr	r0, [pc, #72]	@ (8000db0 <main+0x1b4>)
 8000d68:	f009 fb04 	bl	800a374 <CDC_Transmit_FS>
	  	  if (AS5600_ReadAngle_deg(&hi2c1, &angle) == HAL_OK)
 8000d6c:	e776      	b.n	8000c5c <main+0x60>
 8000d6e:	bf00      	nop
 8000d70:	200001ec 	.word	0x200001ec
 8000d74:	e000edf0 	.word	0xe000edf0
 8000d78:	e0001000 	.word	0xe0001000
 8000d7c:	200002bc 	.word	0x200002bc
 8000d80:	20000288 	.word	0x20000288
 8000d84:	20000240 	.word	0x20000240
 8000d88:	40010800 	.word	0x40010800
 8000d8c:	40010c00 	.word	0x40010c00
 8000d90:	200002d0 	.word	0x200002d0
 8000d94:	200001e8 	.word	0x200001e8
 8000d98:	0800bdf4 	.word	0x0800bdf4
 8000d9c:	0800be08 	.word	0x0800be08
 8000da0:	20000628 	.word	0x20000628
 8000da4:	0800be18 	.word	0x0800be18
 8000da8:	200005a4 	.word	0x200005a4
 8000dac:	0800be1c 	.word	0x0800be1c
 8000db0:	0800be2c 	.word	0x0800be2c

08000db4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b094      	sub	sp, #80	@ 0x50
 8000db8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dbe:	2228      	movs	r2, #40	@ 0x28
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f009 ff04 	bl	800abd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dc8:	f107 0314 	add.w	r3, r7, #20
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dd8:	1d3b      	adds	r3, r7, #4
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	605a      	str	r2, [r3, #4]
 8000de0:	609a      	str	r2, [r3, #8]
 8000de2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000de4:	2301      	movs	r3, #1
 8000de6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000de8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000dee:	2300      	movs	r3, #0
 8000df0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000df2:	2301      	movs	r3, #1
 8000df4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000df6:	2302      	movs	r3, #2
 8000df8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dfa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dfe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e00:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e04:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e06:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f004 f990 	bl	8005130 <HAL_RCC_OscConfig>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000e16:	f000 f9b9 	bl	800118c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e1a:	230f      	movs	r3, #15
 8000e1c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e22:	2300      	movs	r3, #0
 8000e24:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e2a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e30:	f107 0314 	add.w	r3, r7, #20
 8000e34:	2102      	movs	r1, #2
 8000e36:	4618      	mov	r0, r3
 8000e38:	f004 fbfc 	bl	8005634 <HAL_RCC_ClockConfig>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000e42:	f000 f9a3 	bl	800118c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000e46:	2310      	movs	r3, #16
 8000e48:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e4e:	1d3b      	adds	r3, r7, #4
 8000e50:	4618      	mov	r0, r3
 8000e52:	f004 fd69 	bl	8005928 <HAL_RCCEx_PeriphCLKConfig>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000e5c:	f000 f996 	bl	800118c <Error_Handler>
  }
}
 8000e60:	bf00      	nop
 8000e62:	3750      	adds	r7, #80	@ 0x50
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e6c:	4b12      	ldr	r3, [pc, #72]	@ (8000eb8 <MX_I2C1_Init+0x50>)
 8000e6e:	4a13      	ldr	r2, [pc, #76]	@ (8000ebc <MX_I2C1_Init+0x54>)
 8000e70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 80000;
 8000e72:	4b11      	ldr	r3, [pc, #68]	@ (8000eb8 <MX_I2C1_Init+0x50>)
 8000e74:	4a12      	ldr	r2, [pc, #72]	@ (8000ec0 <MX_I2C1_Init+0x58>)
 8000e76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e78:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb8 <MX_I2C1_Init+0x50>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb8 <MX_I2C1_Init+0x50>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e84:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb8 <MX_I2C1_Init+0x50>)
 8000e86:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb8 <MX_I2C1_Init+0x50>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e92:	4b09      	ldr	r3, [pc, #36]	@ (8000eb8 <MX_I2C1_Init+0x50>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e98:	4b07      	ldr	r3, [pc, #28]	@ (8000eb8 <MX_I2C1_Init+0x50>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e9e:	4b06      	ldr	r3, [pc, #24]	@ (8000eb8 <MX_I2C1_Init+0x50>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ea4:	4804      	ldr	r0, [pc, #16]	@ (8000eb8 <MX_I2C1_Init+0x50>)
 8000ea6:	f001 f9ef 	bl	8002288 <HAL_I2C_Init>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000eb0:	f000 f96c 	bl	800118c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000eb4:	bf00      	nop
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	200001ec 	.word	0x200001ec
 8000ebc:	40005400 	.word	0x40005400
 8000ec0:	00013880 	.word	0x00013880

08000ec4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08a      	sub	sp, #40	@ 0x28
 8000ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eca:	f107 0320 	add.w	r3, r7, #32
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	605a      	str	r2, [r3, #4]
 8000edc:	609a      	str	r2, [r3, #8]
 8000ede:	60da      	str	r2, [r3, #12]
 8000ee0:	611a      	str	r2, [r3, #16]
 8000ee2:	615a      	str	r2, [r3, #20]
 8000ee4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ee6:	4b22      	ldr	r3, [pc, #136]	@ (8000f70 <MX_TIM2_Init+0xac>)
 8000ee8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000eec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000eee:	4b20      	ldr	r3, [pc, #128]	@ (8000f70 <MX_TIM2_Init+0xac>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8000f70 <MX_TIM2_Init+0xac>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000efa:	4b1d      	ldr	r3, [pc, #116]	@ (8000f70 <MX_TIM2_Init+0xac>)
 8000efc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f00:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f02:	4b1b      	ldr	r3, [pc, #108]	@ (8000f70 <MX_TIM2_Init+0xac>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f08:	4b19      	ldr	r3, [pc, #100]	@ (8000f70 <MX_TIM2_Init+0xac>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000f0e:	4818      	ldr	r0, [pc, #96]	@ (8000f70 <MX_TIM2_Init+0xac>)
 8000f10:	f004 fdc0 	bl	8005a94 <HAL_TIM_PWM_Init>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000f1a:	f000 f937 	bl	800118c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f22:	2300      	movs	r3, #0
 8000f24:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f26:	f107 0320 	add.w	r3, r7, #32
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4810      	ldr	r0, [pc, #64]	@ (8000f70 <MX_TIM2_Init+0xac>)
 8000f2e:	f005 f9e3 	bl	80062f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000f38:	f000 f928 	bl	800118c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f3c:	2360      	movs	r3, #96	@ 0x60
 8000f3e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f40:	2300      	movs	r3, #0
 8000f42:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f44:	2300      	movs	r3, #0
 8000f46:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	2200      	movs	r2, #0
 8000f50:	4619      	mov	r1, r3
 8000f52:	4807      	ldr	r0, [pc, #28]	@ (8000f70 <MX_TIM2_Init+0xac>)
 8000f54:	f004 fef4 	bl	8005d40 <HAL_TIM_PWM_ConfigChannel>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000f5e:	f000 f915 	bl	800118c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f62:	4803      	ldr	r0, [pc, #12]	@ (8000f70 <MX_TIM2_Init+0xac>)
 8000f64:	f000 fc28 	bl	80017b8 <HAL_TIM_MspPostInit>

}
 8000f68:	bf00      	nop
 8000f6a:	3728      	adds	r7, #40	@ 0x28
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20000240 	.word	0x20000240

08000f74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7a:	f107 0310 	add.w	r3, r7, #16
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f88:	4b37      	ldr	r3, [pc, #220]	@ (8001068 <MX_GPIO_Init+0xf4>)
 8000f8a:	699b      	ldr	r3, [r3, #24]
 8000f8c:	4a36      	ldr	r2, [pc, #216]	@ (8001068 <MX_GPIO_Init+0xf4>)
 8000f8e:	f043 0310 	orr.w	r3, r3, #16
 8000f92:	6193      	str	r3, [r2, #24]
 8000f94:	4b34      	ldr	r3, [pc, #208]	@ (8001068 <MX_GPIO_Init+0xf4>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	f003 0310 	and.w	r3, r3, #16
 8000f9c:	60fb      	str	r3, [r7, #12]
 8000f9e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fa0:	4b31      	ldr	r3, [pc, #196]	@ (8001068 <MX_GPIO_Init+0xf4>)
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	4a30      	ldr	r2, [pc, #192]	@ (8001068 <MX_GPIO_Init+0xf4>)
 8000fa6:	f043 0320 	orr.w	r3, r3, #32
 8000faa:	6193      	str	r3, [r2, #24]
 8000fac:	4b2e      	ldr	r3, [pc, #184]	@ (8001068 <MX_GPIO_Init+0xf4>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	f003 0320 	and.w	r3, r3, #32
 8000fb4:	60bb      	str	r3, [r7, #8]
 8000fb6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8001068 <MX_GPIO_Init+0xf4>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	4a2a      	ldr	r2, [pc, #168]	@ (8001068 <MX_GPIO_Init+0xf4>)
 8000fbe:	f043 0304 	orr.w	r3, r3, #4
 8000fc2:	6193      	str	r3, [r2, #24]
 8000fc4:	4b28      	ldr	r3, [pc, #160]	@ (8001068 <MX_GPIO_Init+0xf4>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	f003 0304 	and.w	r3, r3, #4
 8000fcc:	607b      	str	r3, [r7, #4]
 8000fce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd0:	4b25      	ldr	r3, [pc, #148]	@ (8001068 <MX_GPIO_Init+0xf4>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	4a24      	ldr	r2, [pc, #144]	@ (8001068 <MX_GPIO_Init+0xf4>)
 8000fd6:	f043 0308 	orr.w	r3, r3, #8
 8000fda:	6193      	str	r3, [r2, #24]
 8000fdc:	4b22      	ldr	r3, [pc, #136]	@ (8001068 <MX_GPIO_Init+0xf4>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	f003 0308 	and.w	r3, r3, #8
 8000fe4:	603b      	str	r3, [r7, #0]
 8000fe6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fee:	481f      	ldr	r0, [pc, #124]	@ (800106c <MX_GPIO_Init+0xf8>)
 8000ff0:	f001 f932 	bl	8002258 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4, GPIO_PIN_RESET);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	2112      	movs	r1, #18
 8000ff8:	481d      	ldr	r0, [pc, #116]	@ (8001070 <MX_GPIO_Init+0xfc>)
 8000ffa:	f001 f92d 	bl	8002258 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000ffe:	2200      	movs	r2, #0
 8001000:	2104      	movs	r1, #4
 8001002:	481c      	ldr	r0, [pc, #112]	@ (8001074 <MX_GPIO_Init+0x100>)
 8001004:	f001 f928 	bl	8002258 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001008:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800100c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800100e:	2301      	movs	r3, #1
 8001010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001016:	2302      	movs	r3, #2
 8001018:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800101a:	f107 0310 	add.w	r3, r7, #16
 800101e:	4619      	mov	r1, r3
 8001020:	4812      	ldr	r0, [pc, #72]	@ (800106c <MX_GPIO_Init+0xf8>)
 8001022:	f000 fed9 	bl	8001dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 8001026:	2312      	movs	r3, #18
 8001028:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102a:	2301      	movs	r3, #1
 800102c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001032:	2302      	movs	r3, #2
 8001034:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001036:	f107 0310 	add.w	r3, r7, #16
 800103a:	4619      	mov	r1, r3
 800103c:	480c      	ldr	r0, [pc, #48]	@ (8001070 <MX_GPIO_Init+0xfc>)
 800103e:	f000 fecb 	bl	8001dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001042:	2304      	movs	r3, #4
 8001044:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001046:	2301      	movs	r3, #1
 8001048:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104e:	2302      	movs	r3, #2
 8001050:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001052:	f107 0310 	add.w	r3, r7, #16
 8001056:	4619      	mov	r1, r3
 8001058:	4806      	ldr	r0, [pc, #24]	@ (8001074 <MX_GPIO_Init+0x100>)
 800105a:	f000 febd 	bl	8001dd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800105e:	bf00      	nop
 8001060:	3720      	adds	r7, #32
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40021000 	.word	0x40021000
 800106c:	40011000 	.word	0x40011000
 8001070:	40010800 	.word	0x40010800
 8001074:	40010c00 	.word	0x40010c00

08001078 <I2C_Reset_Bus>:

/* USER CODE BEGIN 4 */
void I2C_Reset_Bus(I2C_HandleTypeDef *hi2c)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b088      	sub	sp, #32
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
    // 1. De-initialize the I2C peripheral
    HAL_I2C_DeInit(hi2c);
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f001 fa45 	bl	8002510 <HAL_I2C_DeInit>

    // 2. Reconfigure the GPIO pins manually to release stuck lines
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001086:	f107 030c 	add.w	r3, r7, #12
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	609a      	str	r2, [r3, #8]
 8001092:	60da      	str	r2, [r3, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001094:	4b28      	ldr	r3, [pc, #160]	@ (8001138 <I2C_Reset_Bus+0xc0>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	4a27      	ldr	r2, [pc, #156]	@ (8001138 <I2C_Reset_Bus+0xc0>)
 800109a:	f043 0308 	orr.w	r3, r3, #8
 800109e:	6193      	str	r3, [r2, #24]
 80010a0:	4b25      	ldr	r3, [pc, #148]	@ (8001138 <I2C_Reset_Bus+0xc0>)
 80010a2:	699b      	ldr	r3, [r3, #24]
 80010a4:	f003 0308 	and.w	r3, r3, #8
 80010a8:	60bb      	str	r3, [r7, #8]
 80010aa:	68bb      	ldr	r3, [r7, #8]

    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80010ac:	2311      	movs	r3, #17
 80010ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010b0:	2301      	movs	r3, #1
 80010b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b4:	2302      	movs	r3, #2
 80010b6:	61bb      	str	r3, [r7, #24]

    // SDA = PB7, SCL = PB6
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 80010b8:	23c0      	movs	r3, #192	@ 0xc0
 80010ba:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010bc:	f107 030c 	add.w	r3, r7, #12
 80010c0:	4619      	mov	r1, r3
 80010c2:	481e      	ldr	r0, [pc, #120]	@ (800113c <I2C_Reset_Bus+0xc4>)
 80010c4:	f000 fe88 	bl	8001dd8 <HAL_GPIO_Init>

    // 3. Toggle SCL manually to release SDA (9 clock pulses)
    for (int i = 0; i < 9; i++) {
 80010c8:	2300      	movs	r3, #0
 80010ca:	61fb      	str	r3, [r7, #28]
 80010cc:	e012      	b.n	80010f4 <I2C_Reset_Bus+0x7c>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80010ce:	2201      	movs	r2, #1
 80010d0:	2140      	movs	r1, #64	@ 0x40
 80010d2:	481a      	ldr	r0, [pc, #104]	@ (800113c <I2C_Reset_Bus+0xc4>)
 80010d4:	f001 f8c0 	bl	8002258 <HAL_GPIO_WritePin>
        HAL_Delay(1);
 80010d8:	2001      	movs	r0, #1
 80010da:	f000 fca1 	bl	8001a20 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80010de:	2200      	movs	r2, #0
 80010e0:	2140      	movs	r1, #64	@ 0x40
 80010e2:	4816      	ldr	r0, [pc, #88]	@ (800113c <I2C_Reset_Bus+0xc4>)
 80010e4:	f001 f8b8 	bl	8002258 <HAL_GPIO_WritePin>
        HAL_Delay(1);
 80010e8:	2001      	movs	r0, #1
 80010ea:	f000 fc99 	bl	8001a20 <HAL_Delay>
    for (int i = 0; i < 9; i++) {
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	3301      	adds	r3, #1
 80010f2:	61fb      	str	r3, [r7, #28]
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	2b08      	cmp	r3, #8
 80010f8:	dde9      	ble.n	80010ce <I2C_Reset_Bus+0x56>
    }

    // 4. Generate a STOP condition
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80010fa:	2200      	movs	r2, #0
 80010fc:	2180      	movs	r1, #128	@ 0x80
 80010fe:	480f      	ldr	r0, [pc, #60]	@ (800113c <I2C_Reset_Bus+0xc4>)
 8001100:	f001 f8aa 	bl	8002258 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001104:	2001      	movs	r0, #1
 8001106:	f000 fc8b 	bl	8001a20 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800110a:	2201      	movs	r2, #1
 800110c:	2140      	movs	r1, #64	@ 0x40
 800110e:	480b      	ldr	r0, [pc, #44]	@ (800113c <I2C_Reset_Bus+0xc4>)
 8001110:	f001 f8a2 	bl	8002258 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001114:	2001      	movs	r0, #1
 8001116:	f000 fc83 	bl	8001a20 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800111a:	2201      	movs	r2, #1
 800111c:	2180      	movs	r1, #128	@ 0x80
 800111e:	4807      	ldr	r0, [pc, #28]	@ (800113c <I2C_Reset_Bus+0xc4>)
 8001120:	f001 f89a 	bl	8002258 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001124:	2001      	movs	r0, #1
 8001126:	f000 fc7b 	bl	8001a20 <HAL_Delay>

    // 5. Re-initialize I2C
    HAL_I2C_Init(hi2c);
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f001 f8ac 	bl	8002288 <HAL_I2C_Init>
}
 8001130:	bf00      	nop
 8001132:	3720      	adds	r7, #32
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40021000 	.word	0x40021000
 800113c:	40010c00 	.word	0x40010c00

08001140 <delay_us>:

void delay_us(uint32_t us) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
    uint32_t cycles_per_us = HAL_RCC_GetHCLKFreq() / 1000000; // SysClk MHz
 8001148:	f004 fbb2 	bl	80058b0 <HAL_RCC_GetHCLKFreq>
 800114c:	4603      	mov	r3, r0
 800114e:	4a0d      	ldr	r2, [pc, #52]	@ (8001184 <delay_us+0x44>)
 8001150:	fba2 2303 	umull	r2, r3, r2, r3
 8001154:	0c9b      	lsrs	r3, r3, #18
 8001156:	617b      	str	r3, [r7, #20]
    uint32_t start = DWT->CYCCNT;
 8001158:	4b0b      	ldr	r3, [pc, #44]	@ (8001188 <delay_us+0x48>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	613b      	str	r3, [r7, #16]
    uint32_t delay_cycles = us * cycles_per_us;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	697a      	ldr	r2, [r7, #20]
 8001162:	fb02 f303 	mul.w	r3, r2, r3
 8001166:	60fb      	str	r3, [r7, #12]
    while ((DWT->CYCCNT - start) < delay_cycles);
 8001168:	bf00      	nop
 800116a:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <delay_us+0x48>)
 800116c:	685a      	ldr	r2, [r3, #4]
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	429a      	cmp	r2, r3
 8001176:	d8f8      	bhi.n	800116a <delay_us+0x2a>
}
 8001178:	bf00      	nop
 800117a:	bf00      	nop
 800117c:	3718      	adds	r7, #24
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	431bde83 	.word	0x431bde83
 8001188:	e0001000 	.word	0xe0001000

0800118c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001190:	b672      	cpsid	i
}
 8001192:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <Error_Handler+0x8>

08001198 <normalize_angle_error>:
#include "stepper.h"
#include <math.h>
extern void delay_us(uint32_t us);
static float normalize_angle_error(float err) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
    // normalize to [-180, +180)
    while (err > 180.0f)
 80011a0:	e005      	b.n	80011ae <normalize_angle_error+0x16>
    	err -= 360.0f;
 80011a2:	4910      	ldr	r1, [pc, #64]	@ (80011e4 <normalize_angle_error+0x4c>)
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f7fe ffdd 	bl	8000164 <__aeabi_fsub>
 80011aa:	4603      	mov	r3, r0
 80011ac:	607b      	str	r3, [r7, #4]
    while (err > 180.0f)
 80011ae:	490e      	ldr	r1, [pc, #56]	@ (80011e8 <normalize_angle_error+0x50>)
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f7ff fa9d 	bl	80006f0 <__aeabi_fcmpgt>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d1f2      	bne.n	80011a2 <normalize_angle_error+0xa>
    while (err <= -180.0f)
 80011bc:	e005      	b.n	80011ca <normalize_angle_error+0x32>
    	err += 360.0f;
 80011be:	4909      	ldr	r1, [pc, #36]	@ (80011e4 <normalize_angle_error+0x4c>)
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f7fe ffd1 	bl	8000168 <__addsf3>
 80011c6:	4603      	mov	r3, r0
 80011c8:	607b      	str	r3, [r7, #4]
    while (err <= -180.0f)
 80011ca:	4908      	ldr	r1, [pc, #32]	@ (80011ec <normalize_angle_error+0x54>)
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff fa7b 	bl	80006c8 <__aeabi_fcmple>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1f2      	bne.n	80011be <normalize_angle_error+0x26>
    return err;
 80011d8:	687b      	ldr	r3, [r7, #4]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	43b40000 	.word	0x43b40000
 80011e8:	43340000 	.word	0x43340000
 80011ec:	c3340000 	.word	0xc3340000

080011f0 <Stepper_GetTimerClockHz>:

// NOTE: This helper assumes TIM2 (APB1) for timer clock calculation. If using APB2 timers or different MCU,
// update to compute timer clock properly. For generality we compute by checking which bus TIM is on.
static uint32_t Stepper_GetTimerClockHz(TIM_HandleTypeDef *htim) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
    // Simplified: TIM2 is on PCLK1 for many STM32 families. Adjust if needed.
    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 80011f8:	f004 fb64 	bl	80058c4 <HAL_RCC_GetPCLK1Freq>
 80011fc:	60f8      	str	r0, [r7, #12]
    // If APB1 prescaler != 1, timer clocks run at 2x PCLK1.
    // The HAL function does not provide prescaler value, but we can check RCC registers (portable-ish).
    // For simplicity we assume timer clock equals pclk1 * (APB prescaler == 1 ? 1 : 2).
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE1) ? 2u : 1u; // crude; on some MCUs different masks; adjust if wrong.
 80011fe:	4b09      	ldr	r3, [pc, #36]	@ (8001224 <Stepper_GetTimerClockHz+0x34>)
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <Stepper_GetTimerClockHz+0x1e>
 800120a:	2302      	movs	r3, #2
 800120c:	e000      	b.n	8001210 <Stepper_GetTimerClockHz+0x20>
 800120e:	2301      	movs	r3, #1
 8001210:	60bb      	str	r3, [r7, #8]
    return pclk1 * presc;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	68ba      	ldr	r2, [r7, #8]
 8001216:	fb02 f303 	mul.w	r3, r2, r3
}
 800121a:	4618      	mov	r0, r3
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	40021000 	.word	0x40021000

08001228 <Stepper_Init>:

void Stepper_Init(const Stepper_Config_t *cfg, Stepper_State_t *state) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	6039      	str	r1, [r7, #0]
    (void)cfg;
    if (state) {
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d013      	beq.n	8001260 <Stepper_Init+0x38>
        state->integral = 0.0f;
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	f04f 0200 	mov.w	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
        state->previous_angle_deg = 0.0f;
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	f04f 0200 	mov.w	r2, #0
 8001246:	605a      	str	r2, [r3, #4]
        state->previous_error = 0.0f;
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
        state->last_tick = HAL_GetTick();
 8001250:	f000 fbdc 	bl	8001a0c <HAL_GetTick>
 8001254:	4602      	mov	r2, r0
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	60da      	str	r2, [r3, #12]
        state->current_dir = 0;
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	2200      	movs	r2, #0
 800125e:	741a      	strb	r2, [r3, #16]
    }
}
 8001260:	bf00      	nop
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}

08001268 <Stepper_Update>:

// Main non-blocking update: call from while(1)
HAL_StatusTypeDef Stepper_Update(const Stepper_Config_t *cfg, Stepper_State_t *state) {
 8001268:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800126c:	b095      	sub	sp, #84	@ 0x54
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	6039      	str	r1, [r7, #0]
    if (!cfg || !state)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d002      	beq.n	8001280 <Stepper_Update+0x18>
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d101      	bne.n	8001284 <Stepper_Update+0x1c>
    	return HAL_ERROR;
 8001280:	2301      	movs	r3, #1
 8001282:	e1dc      	b.n	800163e <Stepper_Update+0x3d6>

    uint32_t now = HAL_GetTick();
 8001284:	f000 fbc2 	bl	8001a0c <HAL_GetTick>
 8001288:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t dt_ms = now - state->last_tick;
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	68db      	ldr	r3, [r3, #12]
 800128e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	633b      	str	r3, [r7, #48]	@ 0x30
    if (dt_ms < cfg->control_interval_ms)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800129a:	429a      	cmp	r2, r3
 800129c:	d201      	bcs.n	80012a2 <Stepper_Update+0x3a>
    	return HAL_OK; // not time yet
 800129e:	2300      	movs	r3, #0
 80012a0:	e1cd      	b.n	800163e <Stepper_Update+0x3d6>

    state->last_tick = now;
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80012a6:	60da      	str	r2, [r3, #12]
    float dt = (float)dt_ms / 1000.0f;
 80012a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80012aa:	f7ff f80d 	bl	80002c8 <__aeabi_ui2f>
 80012ae:	4603      	mov	r3, r0
 80012b0:	4981      	ldr	r1, [pc, #516]	@ (80014b8 <Stepper_Update+0x250>)
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff f914 	bl	80004e0 <__aeabi_fdiv>
 80012b8:	4603      	mov	r3, r0
 80012ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

    float measured_deg;
    HAL_StatusTypeDef res = AS5600_ReadAngle_deg(cfg->hi2c, &measured_deg);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	691b      	ldr	r3, [r3, #16]
 80012c0:	f107 020c 	add.w	r2, r7, #12
 80012c4:	4611      	mov	r1, r2
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff fc06 	bl	8000ad8 <AS5600_ReadAngle_deg>
 80012cc:	4603      	mov	r3, r0
 80012ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (res != HAL_OK) return res;
 80012d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d002      	beq.n	80012e0 <Stepper_Update+0x78>
 80012da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012de:	e1ae      	b.n	800163e <Stepper_Update+0x3d6>

    // compute shortest angle error
    float error = normalize_angle_error(cfg->target_angle_deg - measured_deg);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	695b      	ldr	r3, [r3, #20]
 80012e4:	68fa      	ldr	r2, [r7, #12]
 80012e6:	4611      	mov	r1, r2
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7fe ff3b 	bl	8000164 <__aeabi_fsub>
 80012ee:	4603      	mov	r3, r0
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff ff51 	bl	8001198 <normalize_angle_error>
 80012f6:	6278      	str	r0, [r7, #36]	@ 0x24
    state->previous_angle_deg = measured_deg;
 80012f8:	68fa      	ldr	r2, [r7, #12]
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	605a      	str	r2, [r3, #4]
    // if within tolerance => stop PWM and reset integral
    if (fabsf(error) <= cfg->angle_tolerance_deg) {
 80012fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001300:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001308:	4619      	mov	r1, r3
 800130a:	4610      	mov	r0, r2
 800130c:	f7ff f9dc 	bl	80006c8 <__aeabi_fcmple>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d010      	beq.n	8001338 <Stepper_Update+0xd0>
        // stop PWM output (safe stop)
        HAL_TIM_PWM_Stop(cfg->htim_step, cfg->step_channel);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	4619      	mov	r1, r3
 8001320:	4610      	mov	r0, r2
 8001322:	f004 fca9 	bl	8005c78 <HAL_TIM_PWM_Stop>
        state->integral = 0.0f;
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	f04f 0200 	mov.w	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
        state->previous_error = error;
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001332:	609a      	str	r2, [r3, #8]
        return HAL_OK;
 8001334:	2300      	movs	r3, #0
 8001336:	e182      	b.n	800163e <Stepper_Update+0x3d6>
    }

    // PID
    state->integral += error * dt;
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	681e      	ldr	r6, [r3, #0]
 800133c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800133e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001340:	f7ff f81a 	bl	8000378 <__aeabi_fmul>
 8001344:	4603      	mov	r3, r0
 8001346:	4619      	mov	r1, r3
 8001348:	4630      	mov	r0, r6
 800134a:	f7fe ff0d 	bl	8000168 <__addsf3>
 800134e:	4603      	mov	r3, r0
 8001350:	461a      	mov	r2, r3
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	601a      	str	r2, [r3, #0]
    // anti-windup clamp
    float i_max = cfg->max_steps_per_sec * 360.0f / cfg->steps_per_rev; // arbitrary scaling limit
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800135a:	4958      	ldr	r1, [pc, #352]	@ (80014bc <Stepper_Update+0x254>)
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff f80b 	bl	8000378 <__aeabi_fmul>
 8001362:	4603      	mov	r3, r0
 8001364:	461a      	mov	r2, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	699b      	ldr	r3, [r3, #24]
 800136a:	4619      	mov	r1, r3
 800136c:	4610      	mov	r0, r2
 800136e:	f7ff f8b7 	bl	80004e0 <__aeabi_fdiv>
 8001372:	4603      	mov	r3, r0
 8001374:	623b      	str	r3, [r7, #32]
    if (state->integral > i_max) state->integral = i_max;
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4619      	mov	r1, r3
 800137c:	6a38      	ldr	r0, [r7, #32]
 800137e:	f7ff f999 	bl	80006b4 <__aeabi_fcmplt>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d002      	beq.n	800138e <Stepper_Update+0x126>
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	6a3a      	ldr	r2, [r7, #32]
 800138c:	601a      	str	r2, [r3, #0]
    if (state->integral < -i_max) state->integral = -i_max;
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	6a3b      	ldr	r3, [r7, #32]
 8001394:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001398:	4619      	mov	r1, r3
 800139a:	4610      	mov	r0, r2
 800139c:	f7ff f98a 	bl	80006b4 <__aeabi_fcmplt>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d004      	beq.n	80013b0 <Stepper_Update+0x148>
 80013a6:	6a3b      	ldr	r3, [r7, #32]
 80013a8:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	601a      	str	r2, [r3, #0]

    float derivative = (error - state->previous_error) / dt;
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	4619      	mov	r1, r3
 80013b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013b8:	f7fe fed4 	bl	8000164 <__aeabi_fsub>
 80013bc:	4603      	mov	r3, r0
 80013be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff f88d 	bl	80004e0 <__aeabi_fdiv>
 80013c6:	4603      	mov	r3, r0
 80013c8:	61fb      	str	r3, [r7, #28]
    float pid_output = cfg->kp * error + cfg->ki * state->integral + cfg->kd * derivative;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7fe ffd1 	bl	8000378 <__aeabi_fmul>
 80013d6:	4603      	mov	r3, r0
 80013d8:	461e      	mov	r6, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6a1a      	ldr	r2, [r3, #32]
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4619      	mov	r1, r3
 80013e4:	4610      	mov	r0, r2
 80013e6:	f7fe ffc7 	bl	8000378 <__aeabi_fmul>
 80013ea:	4603      	mov	r3, r0
 80013ec:	4619      	mov	r1, r3
 80013ee:	4630      	mov	r0, r6
 80013f0:	f7fe feba 	bl	8000168 <__addsf3>
 80013f4:	4603      	mov	r3, r0
 80013f6:	461e      	mov	r6, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013fc:	69f9      	ldr	r1, [r7, #28]
 80013fe:	4618      	mov	r0, r3
 8001400:	f7fe ffba 	bl	8000378 <__aeabi_fmul>
 8001404:	4603      	mov	r3, r0
 8001406:	4619      	mov	r1, r3
 8001408:	4630      	mov	r0, r6
 800140a:	f7fe fead 	bl	8000168 <__addsf3>
 800140e:	4603      	mov	r3, r0
 8001410:	61bb      	str	r3, [r7, #24]
    state->previous_error = error;
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001416:	609a      	str	r2, [r3, #8]

    // pid_output is in degrees per second (interpretation). We'll map to steps/sec:
    // steps/sec = abs(pid_output) * steps_per_rev / 360
    float steps_per_sec = fabsf(pid_output) * cfg->steps_per_rev / 360.0f;
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	4619      	mov	r1, r3
 8001424:	4610      	mov	r0, r2
 8001426:	f7fe ffa7 	bl	8000378 <__aeabi_fmul>
 800142a:	4603      	mov	r3, r0
 800142c:	4923      	ldr	r1, [pc, #140]	@ (80014bc <Stepper_Update+0x254>)
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff f856 	bl	80004e0 <__aeabi_fdiv>
 8001434:	4603      	mov	r3, r0
 8001436:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // clamp
    if (steps_per_sec > cfg->max_steps_per_sec)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800143c:	4619      	mov	r1, r3
 800143e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001440:	f7ff f956 	bl	80006f0 <__aeabi_fcmpgt>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d002      	beq.n	8001450 <Stepper_Update+0x1e8>
    	steps_per_sec = cfg->max_steps_per_sec;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800144e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (steps_per_sec < 1.0f)
 8001450:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001454:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001456:	f7ff f92d 	bl	80006b4 <__aeabi_fcmplt>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d002      	beq.n	8001466 <Stepper_Update+0x1fe>
    	steps_per_sec = 1.0f;
 8001460:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001464:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // set direction
    if (pid_output >= 0.0f) {
 8001466:	f04f 0100 	mov.w	r1, #0
 800146a:	69b8      	ldr	r0, [r7, #24]
 800146c:	f7ff f936 	bl	80006dc <__aeabi_fcmpge>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d024      	beq.n	80014c0 <Stepper_Update+0x258>
    	if (state->current_dir != 1) {
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	f993 3010 	ldrsb.w	r3, [r3, #16]
 800147c:	2b01      	cmp	r3, #1
 800147e:	d043      	beq.n	8001508 <Stepper_Update+0x2a0>
    	    	        HAL_TIM_PWM_Stop(cfg->htim_step, TIM_CHANNEL_1);     // stop pulses
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2100      	movs	r1, #0
 8001486:	4618      	mov	r0, r3
 8001488:	f004 fbf6 	bl	8005c78 <HAL_TIM_PWM_Stop>
    	    	        HAL_GPIO_WritePin(cfg->dir_port, cfg->dir_pin, GPIO_PIN_SET); // set CW
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6898      	ldr	r0, [r3, #8]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	899b      	ldrh	r3, [r3, #12]
 8001494:	2201      	movs	r2, #1
 8001496:	4619      	mov	r1, r3
 8001498:	f000 fede 	bl	8002258 <HAL_GPIO_WritePin>
    	    	        delay_us(20);  // allow DIR to latch
 800149c:	2014      	movs	r0, #20
 800149e:	f7ff fe4f 	bl	8001140 <delay_us>
    	    	        HAL_TIM_PWM_Start(cfg->htim_step,TIM_CHANNEL_1);    // restart pulses
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2100      	movs	r1, #0
 80014a8:	4618      	mov	r0, r3
 80014aa:	f004 fb43 	bl	8005b34 <HAL_TIM_PWM_Start>
    	    	        state->current_dir = 1;
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	2201      	movs	r2, #1
 80014b2:	741a      	strb	r2, [r3, #16]
 80014b4:	e028      	b.n	8001508 <Stepper_Update+0x2a0>
 80014b6:	bf00      	nop
 80014b8:	447a0000 	.word	0x447a0000
 80014bc:	43b40000 	.word	0x43b40000
    	    	    }
    } else {
    	if (state->current_dir != -1) {
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80014c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ca:	d01d      	beq.n	8001508 <Stepper_Update+0x2a0>
    	    	        HAL_TIM_PWM_Stop(cfg->htim_step, cfg->step_channel);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	4619      	mov	r1, r3
 80014d6:	4610      	mov	r0, r2
 80014d8:	f004 fbce 	bl	8005c78 <HAL_TIM_PWM_Stop>
    	    	        HAL_GPIO_WritePin(cfg->dir_port, cfg->dir_pin, GPIO_PIN_RESET); // set CCW
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6898      	ldr	r0, [r3, #8]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	899b      	ldrh	r3, [r3, #12]
 80014e4:	2200      	movs	r2, #0
 80014e6:	4619      	mov	r1, r3
 80014e8:	f000 feb6 	bl	8002258 <HAL_GPIO_WritePin>
    	    	        delay_us(20);
 80014ec:	2014      	movs	r0, #20
 80014ee:	f7ff fe27 	bl	8001140 <delay_us>
    	    	        HAL_TIM_PWM_Start(cfg->htim_step, cfg->step_channel);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	4619      	mov	r1, r3
 80014fc:	4610      	mov	r0, r2
 80014fe:	f004 fb19 	bl	8005b34 <HAL_TIM_PWM_Start>
    	    	        state->current_dir = -1;
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	22ff      	movs	r2, #255	@ 0xff
 8001506:	741a      	strb	r2, [r3, #16]
    	    }
    }

    // compute timer ARR for desired frequency (steps_per_sec)
    // For PWM frequency = steps_per_sec, with 50% duty
    uint32_t timer_clock = Stepper_GetTimerClockHz(cfg->htim_step); // Hz
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff fe6f 	bl	80011f0 <Stepper_GetTimerClockHz>
 8001512:	6178      	str	r0, [r7, #20]
    uint32_t prescaler = cfg->htim_step->Instance->PSC; // we'll try keep existing PSC
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800151c:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (prescaler == 0)
 800151e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001520:	2b00      	cmp	r3, #0
 8001522:	d101      	bne.n	8001528 <Stepper_Update+0x2c0>
    	prescaler = 0; // if not set, assume 0
 8001524:	2300      	movs	r3, #0
 8001526:	64bb      	str	r3, [r7, #72]	@ 0x48

    // compute arr: frequency = timer_clock / ((PSC+1)*(ARR+1))
    // => ARR = (timer_clock / ((PSC+1)*frequency)) - 1
    uint32_t denom = (uint32_t)((prescaler + 1) * steps_per_sec);
 8001528:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800152a:	3301      	adds	r3, #1
 800152c:	4618      	mov	r0, r3
 800152e:	f7fe fecb 	bl	80002c8 <__aeabi_ui2f>
 8001532:	4603      	mov	r3, r0
 8001534:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001536:	4618      	mov	r0, r3
 8001538:	f7fe ff1e 	bl	8000378 <__aeabi_fmul>
 800153c:	4603      	mov	r3, r0
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff f906 	bl	8000750 <__aeabi_f2uiz>
 8001544:	4603      	mov	r3, r0
 8001546:	613b      	str	r3, [r7, #16]
    uint32_t arr;
    if (denom == 0)
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d103      	bne.n	8001556 <Stepper_Update+0x2ee>
    	arr = 0xFFFF;
 800154e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001552:	647b      	str	r3, [r7, #68]	@ 0x44
 8001554:	e020      	b.n	8001598 <Stepper_Update+0x330>
    else {
        uint64_t tmp = (uint64_t)timer_clock * 1ull;
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	2200      	movs	r2, #0
 800155a:	461c      	mov	r4, r3
 800155c:	4615      	mov	r5, r2
 800155e:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
        tmp = tmp / denom;
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	2200      	movs	r2, #0
 8001566:	4698      	mov	r8, r3
 8001568:	4691      	mov	r9, r2
 800156a:	4642      	mov	r2, r8
 800156c:	464b      	mov	r3, r9
 800156e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001572:	f7ff f90d 	bl	8000790 <__aeabi_uldivmod>
 8001576:	4602      	mov	r2, r0
 8001578:	460b      	mov	r3, r1
 800157a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
        if (tmp == 0) tmp = 1;
 800157e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001582:	4313      	orrs	r3, r2
 8001584:	d105      	bne.n	8001592 <Stepper_Update+0x32a>
 8001586:	f04f 0201 	mov.w	r2, #1
 800158a:	f04f 0300 	mov.w	r3, #0
 800158e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
        arr = (uint32_t)(tmp - 1);
 8001592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001594:	3b01      	subs	r3, #1
 8001596:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    if (arr > 0xFFFF)
 8001598:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800159a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800159e:	d302      	bcc.n	80015a6 <Stepper_Update+0x33e>
    	arr = 0xFFFF; // keep in 16-bit ARR range (or 32-bit depending on timer)
 80015a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015a4:	647b      	str	r3, [r7, #68]	@ 0x44
    if (arr < 10)
 80015a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80015a8:	2b09      	cmp	r3, #9
 80015aa:	d801      	bhi.n	80015b0 <Stepper_Update+0x348>
    	arr = 10;
 80015ac:	230a      	movs	r3, #10
 80015ae:	647b      	str	r3, [r7, #68]	@ 0x44

    // write ARR and CCRx
    // NOTE: ensure channel mapping; this code assumes TIM_CHANNEL_1 -> CCR1, etc.
    // We set CCR = ARR/2 for ~50% duty
    __HAL_TIM_DISABLE(cfg->htim_step);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	6a1a      	ldr	r2, [r3, #32]
 80015b8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80015bc:	4013      	ands	r3, r2
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d112      	bne.n	80015e8 <Stepper_Update+0x380>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	6a1a      	ldr	r2, [r3, #32]
 80015ca:	f240 4344 	movw	r3, #1092	@ 0x444
 80015ce:	4013      	ands	r3, r2
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d109      	bne.n	80015e8 <Stepper_Update+0x380>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f022 0201 	bic.w	r2, r2, #1
 80015e6:	601a      	str	r2, [r3, #0]
    cfg->htim_step->Instance->PSC = prescaler;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80015f0:	629a      	str	r2, [r3, #40]	@ 0x28
    cfg->htim_step->Instance->ARR = arr;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80015fa:	62da      	str	r2, [r3, #44]	@ 0x2c

    // set CCR for the configured channel
    // Set CCR1 for 50% duty cycle (pulse width)
    cfg->htim_step->Instance->CCR1 = arr / 2;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001604:	0852      	lsrs	r2, r2, #1
 8001606:	635a      	str	r2, [r3, #52]	@ 0x34

    // Re-enable timer
    __HAL_TIM_ENABLE(cfg->htim_step);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f042 0201 	orr.w	r2, r2, #1
 800161a:	601a      	str	r2, [r3, #0]

    __HAL_TIM_ENABLE(cfg->htim_step);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f042 0201 	orr.w	r2, r2, #1
 800162e:	601a      	str	r2, [r3, #0]

    // start PWM on channel (non-blocking)
   // HAL_TIM_PWM_Start(cfg->htim_step, cfg->step_channel);
    HAL_TIM_PWM_Start(cfg->htim_step, TIM_CHANNEL_1);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2100      	movs	r1, #0
 8001636:	4618      	mov	r0, r3
 8001638:	f004 fa7c 	bl	8005b34 <HAL_TIM_PWM_Start>
    return HAL_OK;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3754      	adds	r7, #84	@ 0x54
 8001642:	46bd      	mov	sp, r7
 8001644:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001648 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800164e:	4b15      	ldr	r3, [pc, #84]	@ (80016a4 <HAL_MspInit+0x5c>)
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	4a14      	ldr	r2, [pc, #80]	@ (80016a4 <HAL_MspInit+0x5c>)
 8001654:	f043 0301 	orr.w	r3, r3, #1
 8001658:	6193      	str	r3, [r2, #24]
 800165a:	4b12      	ldr	r3, [pc, #72]	@ (80016a4 <HAL_MspInit+0x5c>)
 800165c:	699b      	ldr	r3, [r3, #24]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001666:	4b0f      	ldr	r3, [pc, #60]	@ (80016a4 <HAL_MspInit+0x5c>)
 8001668:	69db      	ldr	r3, [r3, #28]
 800166a:	4a0e      	ldr	r2, [pc, #56]	@ (80016a4 <HAL_MspInit+0x5c>)
 800166c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001670:	61d3      	str	r3, [r2, #28]
 8001672:	4b0c      	ldr	r3, [pc, #48]	@ (80016a4 <HAL_MspInit+0x5c>)
 8001674:	69db      	ldr	r3, [r3, #28]
 8001676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800167e:	4b0a      	ldr	r3, [pc, #40]	@ (80016a8 <HAL_MspInit+0x60>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	4a04      	ldr	r2, [pc, #16]	@ (80016a8 <HAL_MspInit+0x60>)
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800169a:	bf00      	nop
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40010000 	.word	0x40010000

080016ac <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b088      	sub	sp, #32
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 0310 	add.w	r3, r7, #16
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a19      	ldr	r2, [pc, #100]	@ (800172c <HAL_I2C_MspInit+0x80>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d12b      	bne.n	8001724 <HAL_I2C_MspInit+0x78>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016cc:	4b18      	ldr	r3, [pc, #96]	@ (8001730 <HAL_I2C_MspInit+0x84>)
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	4a17      	ldr	r2, [pc, #92]	@ (8001730 <HAL_I2C_MspInit+0x84>)
 80016d2:	f043 0308 	orr.w	r3, r3, #8
 80016d6:	6193      	str	r3, [r2, #24]
 80016d8:	4b15      	ldr	r3, [pc, #84]	@ (8001730 <HAL_I2C_MspInit+0x84>)
 80016da:	699b      	ldr	r3, [r3, #24]
 80016dc:	f003 0308 	and.w	r3, r3, #8
 80016e0:	60fb      	str	r3, [r7, #12]
 80016e2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016e4:	23c0      	movs	r3, #192	@ 0xc0
 80016e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016e8:	2312      	movs	r3, #18
 80016ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016ec:	2303      	movs	r3, #3
 80016ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f0:	f107 0310 	add.w	r3, r7, #16
 80016f4:	4619      	mov	r1, r3
 80016f6:	480f      	ldr	r0, [pc, #60]	@ (8001734 <HAL_I2C_MspInit+0x88>)
 80016f8:	f000 fb6e 	bl	8001dd8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001730 <HAL_I2C_MspInit+0x84>)
 80016fe:	69db      	ldr	r3, [r3, #28]
 8001700:	4a0b      	ldr	r2, [pc, #44]	@ (8001730 <HAL_I2C_MspInit+0x84>)
 8001702:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001706:	61d3      	str	r3, [r2, #28]
 8001708:	4b09      	ldr	r3, [pc, #36]	@ (8001730 <HAL_I2C_MspInit+0x84>)
 800170a:	69db      	ldr	r3, [r3, #28]
 800170c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001714:	2200      	movs	r2, #0
 8001716:	2100      	movs	r1, #0
 8001718:	2020      	movs	r0, #32
 800171a:	f000 faa0 	bl	8001c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800171e:	2020      	movs	r0, #32
 8001720:	f000 fab9 	bl	8001c96 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001724:	bf00      	nop
 8001726:	3720      	adds	r7, #32
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40005400 	.word	0x40005400
 8001730:	40021000 	.word	0x40021000
 8001734:	40010c00 	.word	0x40010c00

08001738 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a0b      	ldr	r2, [pc, #44]	@ (8001774 <HAL_I2C_MspDeInit+0x3c>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d110      	bne.n	800176c <HAL_I2C_MspDeInit+0x34>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800174a:	4b0b      	ldr	r3, [pc, #44]	@ (8001778 <HAL_I2C_MspDeInit+0x40>)
 800174c:	69db      	ldr	r3, [r3, #28]
 800174e:	4a0a      	ldr	r2, [pc, #40]	@ (8001778 <HAL_I2C_MspDeInit+0x40>)
 8001750:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001754:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8001756:	2140      	movs	r1, #64	@ 0x40
 8001758:	4808      	ldr	r0, [pc, #32]	@ (800177c <HAL_I2C_MspDeInit+0x44>)
 800175a:	f000 fcc1 	bl	80020e0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800175e:	2180      	movs	r1, #128	@ 0x80
 8001760:	4806      	ldr	r0, [pc, #24]	@ (800177c <HAL_I2C_MspDeInit+0x44>)
 8001762:	f000 fcbd 	bl	80020e0 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8001766:	2020      	movs	r0, #32
 8001768:	f000 faa3 	bl	8001cb2 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800176c:	bf00      	nop
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40005400 	.word	0x40005400
 8001778:	40021000 	.word	0x40021000
 800177c:	40010c00 	.word	0x40010c00

08001780 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001790:	d10b      	bne.n	80017aa <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001792:	4b08      	ldr	r3, [pc, #32]	@ (80017b4 <HAL_TIM_PWM_MspInit+0x34>)
 8001794:	69db      	ldr	r3, [r3, #28]
 8001796:	4a07      	ldr	r2, [pc, #28]	@ (80017b4 <HAL_TIM_PWM_MspInit+0x34>)
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	61d3      	str	r3, [r2, #28]
 800179e:	4b05      	ldr	r3, [pc, #20]	@ (80017b4 <HAL_TIM_PWM_MspInit+0x34>)
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80017aa:	bf00      	nop
 80017ac:	3714      	adds	r7, #20
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr
 80017b4:	40021000 	.word	0x40021000

080017b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b088      	sub	sp, #32
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c0:	f107 0310 	add.w	r3, r7, #16
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]
 80017cc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017d6:	d117      	bne.n	8001808 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001810 <HAL_TIM_MspPostInit+0x58>)
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001810 <HAL_TIM_MspPostInit+0x58>)
 80017de:	f043 0304 	orr.w	r3, r3, #4
 80017e2:	6193      	str	r3, [r2, #24]
 80017e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001810 <HAL_TIM_MspPostInit+0x58>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	f003 0304 	and.w	r3, r3, #4
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017f0:	2301      	movs	r3, #1
 80017f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f4:	2302      	movs	r3, #2
 80017f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f8:	2302      	movs	r3, #2
 80017fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fc:	f107 0310 	add.w	r3, r7, #16
 8001800:	4619      	mov	r1, r3
 8001802:	4804      	ldr	r0, [pc, #16]	@ (8001814 <HAL_TIM_MspPostInit+0x5c>)
 8001804:	f000 fae8 	bl	8001dd8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001808:	bf00      	nop
 800180a:	3720      	adds	r7, #32
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40021000 	.word	0x40021000
 8001814:	40010800 	.word	0x40010800

08001818 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800181c:	bf00      	nop
 800181e:	e7fd      	b.n	800181c <NMI_Handler+0x4>

08001820 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001824:	bf00      	nop
 8001826:	e7fd      	b.n	8001824 <HardFault_Handler+0x4>

08001828 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800182c:	bf00      	nop
 800182e:	e7fd      	b.n	800182c <MemManage_Handler+0x4>

08001830 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001834:	bf00      	nop
 8001836:	e7fd      	b.n	8001834 <BusFault_Handler+0x4>

08001838 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800183c:	bf00      	nop
 800183e:	e7fd      	b.n	800183c <UsageFault_Handler+0x4>

08001840 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	bc80      	pop	{r7}
 800184a:	4770      	bx	lr

0800184c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr

08001858 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr

08001864 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001868:	f000 f8be 	bl	80019e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800186c:	bf00      	nop
 800186e:	bd80      	pop	{r7, pc}

08001870 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001874:	4802      	ldr	r0, [pc, #8]	@ (8001880 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001876:	f002 f816 	bl	80038a6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	2000102c 	.word	0x2000102c

08001884 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001888:	4802      	ldr	r0, [pc, #8]	@ (8001894 <I2C1_ER_IRQHandler+0x10>)
 800188a:	f001 f8f9 	bl	8002a80 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	200001ec 	.word	0x200001ec

08001898 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018a0:	4a14      	ldr	r2, [pc, #80]	@ (80018f4 <_sbrk+0x5c>)
 80018a2:	4b15      	ldr	r3, [pc, #84]	@ (80018f8 <_sbrk+0x60>)
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018ac:	4b13      	ldr	r3, [pc, #76]	@ (80018fc <_sbrk+0x64>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d102      	bne.n	80018ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018b4:	4b11      	ldr	r3, [pc, #68]	@ (80018fc <_sbrk+0x64>)
 80018b6:	4a12      	ldr	r2, [pc, #72]	@ (8001900 <_sbrk+0x68>)
 80018b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018ba:	4b10      	ldr	r3, [pc, #64]	@ (80018fc <_sbrk+0x64>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4413      	add	r3, r2
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d207      	bcs.n	80018d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018c8:	f009 f98a 	bl	800abe0 <__errno>
 80018cc:	4603      	mov	r3, r0
 80018ce:	220c      	movs	r2, #12
 80018d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018d2:	f04f 33ff 	mov.w	r3, #4294967295
 80018d6:	e009      	b.n	80018ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018d8:	4b08      	ldr	r3, [pc, #32]	@ (80018fc <_sbrk+0x64>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018de:	4b07      	ldr	r3, [pc, #28]	@ (80018fc <_sbrk+0x64>)
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4413      	add	r3, r2
 80018e6:	4a05      	ldr	r2, [pc, #20]	@ (80018fc <_sbrk+0x64>)
 80018e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ea:	68fb      	ldr	r3, [r7, #12]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3718      	adds	r7, #24
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	20005000 	.word	0x20005000
 80018f8:	00000400 	.word	0x00000400
 80018fc:	200002d4 	.word	0x200002d4
 8001900:	20001670 	.word	0x20001670

08001904 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001908:	bf00      	nop
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr

08001910 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001910:	f7ff fff8 	bl	8001904 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001914:	480b      	ldr	r0, [pc, #44]	@ (8001944 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001916:	490c      	ldr	r1, [pc, #48]	@ (8001948 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001918:	4a0c      	ldr	r2, [pc, #48]	@ (800194c <LoopFillZerobss+0x16>)
  movs r3, #0
 800191a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800191c:	e002      	b.n	8001924 <LoopCopyDataInit>

0800191e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800191e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001920:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001922:	3304      	adds	r3, #4

08001924 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001924:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001926:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001928:	d3f9      	bcc.n	800191e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800192a:	4a09      	ldr	r2, [pc, #36]	@ (8001950 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800192c:	4c09      	ldr	r4, [pc, #36]	@ (8001954 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800192e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001930:	e001      	b.n	8001936 <LoopFillZerobss>

08001932 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001932:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001934:	3204      	adds	r2, #4

08001936 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001936:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001938:	d3fb      	bcc.n	8001932 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800193a:	f009 f957 	bl	800abec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800193e:	f7ff f95d 	bl	8000bfc <main>
  bx lr
 8001942:	4770      	bx	lr
  ldr r0, =_sdata
 8001944:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001948:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 800194c:	0800c01c 	.word	0x0800c01c
  ldr r2, =_sbss
 8001950:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 8001954:	2000166c 	.word	0x2000166c

08001958 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001958:	e7fe      	b.n	8001958 <ADC1_2_IRQHandler>
	...

0800195c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001960:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <HAL_Init+0x28>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a07      	ldr	r2, [pc, #28]	@ (8001984 <HAL_Init+0x28>)
 8001966:	f043 0310 	orr.w	r3, r3, #16
 800196a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800196c:	2003      	movs	r0, #3
 800196e:	f000 f96b 	bl	8001c48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001972:	200f      	movs	r0, #15
 8001974:	f000 f808 	bl	8001988 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001978:	f7ff fe66 	bl	8001648 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40022000 	.word	0x40022000

08001988 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001990:	4b12      	ldr	r3, [pc, #72]	@ (80019dc <HAL_InitTick+0x54>)
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	4b12      	ldr	r3, [pc, #72]	@ (80019e0 <HAL_InitTick+0x58>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	4619      	mov	r1, r3
 800199a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800199e:	fbb3 f3f1 	udiv	r3, r3, r1
 80019a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a6:	4618      	mov	r0, r3
 80019a8:	f000 f991 	bl	8001cce <HAL_SYSTICK_Config>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e00e      	b.n	80019d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2b0f      	cmp	r3, #15
 80019ba:	d80a      	bhi.n	80019d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019bc:	2200      	movs	r2, #0
 80019be:	6879      	ldr	r1, [r7, #4]
 80019c0:	f04f 30ff 	mov.w	r0, #4294967295
 80019c4:	f000 f94b 	bl	8001c5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019c8:	4a06      	ldr	r2, [pc, #24]	@ (80019e4 <HAL_InitTick+0x5c>)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ce:	2300      	movs	r3, #0
 80019d0:	e000      	b.n	80019d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20000000 	.word	0x20000000
 80019e0:	20000008 	.word	0x20000008
 80019e4:	20000004 	.word	0x20000004

080019e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019ec:	4b05      	ldr	r3, [pc, #20]	@ (8001a04 <HAL_IncTick+0x1c>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	461a      	mov	r2, r3
 80019f2:	4b05      	ldr	r3, [pc, #20]	@ (8001a08 <HAL_IncTick+0x20>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4413      	add	r3, r2
 80019f8:	4a03      	ldr	r2, [pc, #12]	@ (8001a08 <HAL_IncTick+0x20>)
 80019fa:	6013      	str	r3, [r2, #0]
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr
 8001a04:	20000008 	.word	0x20000008
 8001a08:	200002d8 	.word	0x200002d8

08001a0c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a10:	4b02      	ldr	r3, [pc, #8]	@ (8001a1c <HAL_GetTick+0x10>)
 8001a12:	681b      	ldr	r3, [r3, #0]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr
 8001a1c:	200002d8 	.word	0x200002d8

08001a20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a28:	f7ff fff0 	bl	8001a0c <HAL_GetTick>
 8001a2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a38:	d005      	beq.n	8001a46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a64 <HAL_Delay+0x44>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	4413      	add	r3, r2
 8001a44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a46:	bf00      	nop
 8001a48:	f7ff ffe0 	bl	8001a0c <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d8f7      	bhi.n	8001a48 <HAL_Delay+0x28>
  {
  }
}
 8001a58:	bf00      	nop
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	20000008 	.word	0x20000008

08001a68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a78:	4b0c      	ldr	r3, [pc, #48]	@ (8001aac <__NVIC_SetPriorityGrouping+0x44>)
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a7e:	68ba      	ldr	r2, [r7, #8]
 8001a80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a84:	4013      	ands	r3, r2
 8001a86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a9a:	4a04      	ldr	r2, [pc, #16]	@ (8001aac <__NVIC_SetPriorityGrouping+0x44>)
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	60d3      	str	r3, [r2, #12]
}
 8001aa0:	bf00      	nop
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ab4:	4b04      	ldr	r3, [pc, #16]	@ (8001ac8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	0a1b      	lsrs	r3, r3, #8
 8001aba:	f003 0307 	and.w	r3, r3, #7
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc80      	pop	{r7}
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	e000ed00 	.word	0xe000ed00

08001acc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	db0b      	blt.n	8001af6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	f003 021f 	and.w	r2, r3, #31
 8001ae4:	4906      	ldr	r1, [pc, #24]	@ (8001b00 <__NVIC_EnableIRQ+0x34>)
 8001ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aea:	095b      	lsrs	r3, r3, #5
 8001aec:	2001      	movs	r0, #1
 8001aee:	fa00 f202 	lsl.w	r2, r0, r2
 8001af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr
 8001b00:	e000e100 	.word	0xe000e100

08001b04 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	db12      	blt.n	8001b3c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	f003 021f 	and.w	r2, r3, #31
 8001b1c:	490a      	ldr	r1, [pc, #40]	@ (8001b48 <__NVIC_DisableIRQ+0x44>)
 8001b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b22:	095b      	lsrs	r3, r3, #5
 8001b24:	2001      	movs	r0, #1
 8001b26:	fa00 f202 	lsl.w	r2, r0, r2
 8001b2a:	3320      	adds	r3, #32
 8001b2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001b30:	f3bf 8f4f 	dsb	sy
}
 8001b34:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b36:	f3bf 8f6f 	isb	sy
}
 8001b3a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001b3c:	bf00      	nop
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bc80      	pop	{r7}
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	e000e100 	.word	0xe000e100

08001b4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4603      	mov	r3, r0
 8001b54:	6039      	str	r1, [r7, #0]
 8001b56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	db0a      	blt.n	8001b76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	b2da      	uxtb	r2, r3
 8001b64:	490c      	ldr	r1, [pc, #48]	@ (8001b98 <__NVIC_SetPriority+0x4c>)
 8001b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6a:	0112      	lsls	r2, r2, #4
 8001b6c:	b2d2      	uxtb	r2, r2
 8001b6e:	440b      	add	r3, r1
 8001b70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b74:	e00a      	b.n	8001b8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	b2da      	uxtb	r2, r3
 8001b7a:	4908      	ldr	r1, [pc, #32]	@ (8001b9c <__NVIC_SetPriority+0x50>)
 8001b7c:	79fb      	ldrb	r3, [r7, #7]
 8001b7e:	f003 030f 	and.w	r3, r3, #15
 8001b82:	3b04      	subs	r3, #4
 8001b84:	0112      	lsls	r2, r2, #4
 8001b86:	b2d2      	uxtb	r2, r2
 8001b88:	440b      	add	r3, r1
 8001b8a:	761a      	strb	r2, [r3, #24]
}
 8001b8c:	bf00      	nop
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bc80      	pop	{r7}
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	e000e100 	.word	0xe000e100
 8001b9c:	e000ed00 	.word	0xe000ed00

08001ba0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b089      	sub	sp, #36	@ 0x24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	f003 0307 	and.w	r3, r3, #7
 8001bb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	f1c3 0307 	rsb	r3, r3, #7
 8001bba:	2b04      	cmp	r3, #4
 8001bbc:	bf28      	it	cs
 8001bbe:	2304      	movcs	r3, #4
 8001bc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	3304      	adds	r3, #4
 8001bc6:	2b06      	cmp	r3, #6
 8001bc8:	d902      	bls.n	8001bd0 <NVIC_EncodePriority+0x30>
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	3b03      	subs	r3, #3
 8001bce:	e000      	b.n	8001bd2 <NVIC_EncodePriority+0x32>
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	fa02 f303 	lsl.w	r3, r2, r3
 8001bde:	43da      	mvns	r2, r3
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	401a      	ands	r2, r3
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001be8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf2:	43d9      	mvns	r1, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf8:	4313      	orrs	r3, r2
         );
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3724      	adds	r7, #36	@ 0x24
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bc80      	pop	{r7}
 8001c02:	4770      	bx	lr

08001c04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c14:	d301      	bcc.n	8001c1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c16:	2301      	movs	r3, #1
 8001c18:	e00f      	b.n	8001c3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c44 <SysTick_Config+0x40>)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3b01      	subs	r3, #1
 8001c20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c22:	210f      	movs	r1, #15
 8001c24:	f04f 30ff 	mov.w	r0, #4294967295
 8001c28:	f7ff ff90 	bl	8001b4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c2c:	4b05      	ldr	r3, [pc, #20]	@ (8001c44 <SysTick_Config+0x40>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c32:	4b04      	ldr	r3, [pc, #16]	@ (8001c44 <SysTick_Config+0x40>)
 8001c34:	2207      	movs	r2, #7
 8001c36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	e000e010 	.word	0xe000e010

08001c48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7ff ff09 	bl	8001a68 <__NVIC_SetPriorityGrouping>
}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b086      	sub	sp, #24
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	4603      	mov	r3, r0
 8001c66:	60b9      	str	r1, [r7, #8]
 8001c68:	607a      	str	r2, [r7, #4]
 8001c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c70:	f7ff ff1e 	bl	8001ab0 <__NVIC_GetPriorityGrouping>
 8001c74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	68b9      	ldr	r1, [r7, #8]
 8001c7a:	6978      	ldr	r0, [r7, #20]
 8001c7c:	f7ff ff90 	bl	8001ba0 <NVIC_EncodePriority>
 8001c80:	4602      	mov	r2, r0
 8001c82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c86:	4611      	mov	r1, r2
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff5f 	bl	8001b4c <__NVIC_SetPriority>
}
 8001c8e:	bf00      	nop
 8001c90:	3718      	adds	r7, #24
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff ff11 	bl	8001acc <__NVIC_EnableIRQ>
}
 8001caa:	bf00      	nop
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b082      	sub	sp, #8
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	4603      	mov	r3, r0
 8001cba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001cbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff ff1f 	bl	8001b04 <__NVIC_DisableIRQ>
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}

08001cce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b082      	sub	sp, #8
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f7ff ff94 	bl	8001c04 <SysTick_Config>
 8001cdc:	4603      	mov	r3, r0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
	...

08001ce8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d005      	beq.n	8001d0c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2204      	movs	r2, #4
 8001d04:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	73fb      	strb	r3, [r7, #15]
 8001d0a:	e051      	b.n	8001db0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f022 020e 	bic.w	r2, r2, #14
 8001d1a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f022 0201 	bic.w	r2, r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a22      	ldr	r2, [pc, #136]	@ (8001dbc <HAL_DMA_Abort_IT+0xd4>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d029      	beq.n	8001d8a <HAL_DMA_Abort_IT+0xa2>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a21      	ldr	r2, [pc, #132]	@ (8001dc0 <HAL_DMA_Abort_IT+0xd8>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d022      	beq.n	8001d86 <HAL_DMA_Abort_IT+0x9e>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a1f      	ldr	r2, [pc, #124]	@ (8001dc4 <HAL_DMA_Abort_IT+0xdc>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d01a      	beq.n	8001d80 <HAL_DMA_Abort_IT+0x98>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a1e      	ldr	r2, [pc, #120]	@ (8001dc8 <HAL_DMA_Abort_IT+0xe0>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d012      	beq.n	8001d7a <HAL_DMA_Abort_IT+0x92>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a1c      	ldr	r2, [pc, #112]	@ (8001dcc <HAL_DMA_Abort_IT+0xe4>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d00a      	beq.n	8001d74 <HAL_DMA_Abort_IT+0x8c>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a1b      	ldr	r2, [pc, #108]	@ (8001dd0 <HAL_DMA_Abort_IT+0xe8>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d102      	bne.n	8001d6e <HAL_DMA_Abort_IT+0x86>
 8001d68:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001d6c:	e00e      	b.n	8001d8c <HAL_DMA_Abort_IT+0xa4>
 8001d6e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001d72:	e00b      	b.n	8001d8c <HAL_DMA_Abort_IT+0xa4>
 8001d74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d78:	e008      	b.n	8001d8c <HAL_DMA_Abort_IT+0xa4>
 8001d7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d7e:	e005      	b.n	8001d8c <HAL_DMA_Abort_IT+0xa4>
 8001d80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d84:	e002      	b.n	8001d8c <HAL_DMA_Abort_IT+0xa4>
 8001d86:	2310      	movs	r3, #16
 8001d88:	e000      	b.n	8001d8c <HAL_DMA_Abort_IT+0xa4>
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	4a11      	ldr	r2, [pc, #68]	@ (8001dd4 <HAL_DMA_Abort_IT+0xec>)
 8001d8e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d003      	beq.n	8001db0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	4798      	blx	r3
    } 
  }
  return status;
 8001db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40020008 	.word	0x40020008
 8001dc0:	4002001c 	.word	0x4002001c
 8001dc4:	40020030 	.word	0x40020030
 8001dc8:	40020044 	.word	0x40020044
 8001dcc:	40020058 	.word	0x40020058
 8001dd0:	4002006c 	.word	0x4002006c
 8001dd4:	40020000 	.word	0x40020000

08001dd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b08b      	sub	sp, #44	@ 0x2c
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001de2:	2300      	movs	r3, #0
 8001de4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001de6:	2300      	movs	r3, #0
 8001de8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dea:	e169      	b.n	80020c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001dec:	2201      	movs	r2, #1
 8001dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	69fa      	ldr	r2, [r7, #28]
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	f040 8158 	bne.w	80020ba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	4a9a      	ldr	r2, [pc, #616]	@ (8002078 <HAL_GPIO_Init+0x2a0>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d05e      	beq.n	8001ed2 <HAL_GPIO_Init+0xfa>
 8001e14:	4a98      	ldr	r2, [pc, #608]	@ (8002078 <HAL_GPIO_Init+0x2a0>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d875      	bhi.n	8001f06 <HAL_GPIO_Init+0x12e>
 8001e1a:	4a98      	ldr	r2, [pc, #608]	@ (800207c <HAL_GPIO_Init+0x2a4>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d058      	beq.n	8001ed2 <HAL_GPIO_Init+0xfa>
 8001e20:	4a96      	ldr	r2, [pc, #600]	@ (800207c <HAL_GPIO_Init+0x2a4>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d86f      	bhi.n	8001f06 <HAL_GPIO_Init+0x12e>
 8001e26:	4a96      	ldr	r2, [pc, #600]	@ (8002080 <HAL_GPIO_Init+0x2a8>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d052      	beq.n	8001ed2 <HAL_GPIO_Init+0xfa>
 8001e2c:	4a94      	ldr	r2, [pc, #592]	@ (8002080 <HAL_GPIO_Init+0x2a8>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d869      	bhi.n	8001f06 <HAL_GPIO_Init+0x12e>
 8001e32:	4a94      	ldr	r2, [pc, #592]	@ (8002084 <HAL_GPIO_Init+0x2ac>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d04c      	beq.n	8001ed2 <HAL_GPIO_Init+0xfa>
 8001e38:	4a92      	ldr	r2, [pc, #584]	@ (8002084 <HAL_GPIO_Init+0x2ac>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d863      	bhi.n	8001f06 <HAL_GPIO_Init+0x12e>
 8001e3e:	4a92      	ldr	r2, [pc, #584]	@ (8002088 <HAL_GPIO_Init+0x2b0>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d046      	beq.n	8001ed2 <HAL_GPIO_Init+0xfa>
 8001e44:	4a90      	ldr	r2, [pc, #576]	@ (8002088 <HAL_GPIO_Init+0x2b0>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d85d      	bhi.n	8001f06 <HAL_GPIO_Init+0x12e>
 8001e4a:	2b12      	cmp	r3, #18
 8001e4c:	d82a      	bhi.n	8001ea4 <HAL_GPIO_Init+0xcc>
 8001e4e:	2b12      	cmp	r3, #18
 8001e50:	d859      	bhi.n	8001f06 <HAL_GPIO_Init+0x12e>
 8001e52:	a201      	add	r2, pc, #4	@ (adr r2, 8001e58 <HAL_GPIO_Init+0x80>)
 8001e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e58:	08001ed3 	.word	0x08001ed3
 8001e5c:	08001ead 	.word	0x08001ead
 8001e60:	08001ebf 	.word	0x08001ebf
 8001e64:	08001f01 	.word	0x08001f01
 8001e68:	08001f07 	.word	0x08001f07
 8001e6c:	08001f07 	.word	0x08001f07
 8001e70:	08001f07 	.word	0x08001f07
 8001e74:	08001f07 	.word	0x08001f07
 8001e78:	08001f07 	.word	0x08001f07
 8001e7c:	08001f07 	.word	0x08001f07
 8001e80:	08001f07 	.word	0x08001f07
 8001e84:	08001f07 	.word	0x08001f07
 8001e88:	08001f07 	.word	0x08001f07
 8001e8c:	08001f07 	.word	0x08001f07
 8001e90:	08001f07 	.word	0x08001f07
 8001e94:	08001f07 	.word	0x08001f07
 8001e98:	08001f07 	.word	0x08001f07
 8001e9c:	08001eb5 	.word	0x08001eb5
 8001ea0:	08001ec9 	.word	0x08001ec9
 8001ea4:	4a79      	ldr	r2, [pc, #484]	@ (800208c <HAL_GPIO_Init+0x2b4>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d013      	beq.n	8001ed2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001eaa:	e02c      	b.n	8001f06 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	623b      	str	r3, [r7, #32]
          break;
 8001eb2:	e029      	b.n	8001f08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	3304      	adds	r3, #4
 8001eba:	623b      	str	r3, [r7, #32]
          break;
 8001ebc:	e024      	b.n	8001f08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	3308      	adds	r3, #8
 8001ec4:	623b      	str	r3, [r7, #32]
          break;
 8001ec6:	e01f      	b.n	8001f08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	330c      	adds	r3, #12
 8001ece:	623b      	str	r3, [r7, #32]
          break;
 8001ed0:	e01a      	b.n	8001f08 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d102      	bne.n	8001ee0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001eda:	2304      	movs	r3, #4
 8001edc:	623b      	str	r3, [r7, #32]
          break;
 8001ede:	e013      	b.n	8001f08 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d105      	bne.n	8001ef4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ee8:	2308      	movs	r3, #8
 8001eea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	69fa      	ldr	r2, [r7, #28]
 8001ef0:	611a      	str	r2, [r3, #16]
          break;
 8001ef2:	e009      	b.n	8001f08 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ef4:	2308      	movs	r3, #8
 8001ef6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	69fa      	ldr	r2, [r7, #28]
 8001efc:	615a      	str	r2, [r3, #20]
          break;
 8001efe:	e003      	b.n	8001f08 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f00:	2300      	movs	r3, #0
 8001f02:	623b      	str	r3, [r7, #32]
          break;
 8001f04:	e000      	b.n	8001f08 <HAL_GPIO_Init+0x130>
          break;
 8001f06:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	2bff      	cmp	r3, #255	@ 0xff
 8001f0c:	d801      	bhi.n	8001f12 <HAL_GPIO_Init+0x13a>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	e001      	b.n	8001f16 <HAL_GPIO_Init+0x13e>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	3304      	adds	r3, #4
 8001f16:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	2bff      	cmp	r3, #255	@ 0xff
 8001f1c:	d802      	bhi.n	8001f24 <HAL_GPIO_Init+0x14c>
 8001f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	e002      	b.n	8001f2a <HAL_GPIO_Init+0x152>
 8001f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f26:	3b08      	subs	r3, #8
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	210f      	movs	r1, #15
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	fa01 f303 	lsl.w	r3, r1, r3
 8001f38:	43db      	mvns	r3, r3
 8001f3a:	401a      	ands	r2, r3
 8001f3c:	6a39      	ldr	r1, [r7, #32]
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	fa01 f303 	lsl.w	r3, r1, r3
 8001f44:	431a      	orrs	r2, r3
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	f000 80b1 	beq.w	80020ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f58:	4b4d      	ldr	r3, [pc, #308]	@ (8002090 <HAL_GPIO_Init+0x2b8>)
 8001f5a:	699b      	ldr	r3, [r3, #24]
 8001f5c:	4a4c      	ldr	r2, [pc, #304]	@ (8002090 <HAL_GPIO_Init+0x2b8>)
 8001f5e:	f043 0301 	orr.w	r3, r3, #1
 8001f62:	6193      	str	r3, [r2, #24]
 8001f64:	4b4a      	ldr	r3, [pc, #296]	@ (8002090 <HAL_GPIO_Init+0x2b8>)
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	f003 0301 	and.w	r3, r3, #1
 8001f6c:	60bb      	str	r3, [r7, #8]
 8001f6e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f70:	4a48      	ldr	r2, [pc, #288]	@ (8002094 <HAL_GPIO_Init+0x2bc>)
 8001f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f74:	089b      	lsrs	r3, r3, #2
 8001f76:	3302      	adds	r3, #2
 8001f78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f7c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f80:	f003 0303 	and.w	r3, r3, #3
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	220f      	movs	r2, #15
 8001f88:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8c:	43db      	mvns	r3, r3
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	4013      	ands	r3, r2
 8001f92:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	4a40      	ldr	r2, [pc, #256]	@ (8002098 <HAL_GPIO_Init+0x2c0>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d013      	beq.n	8001fc4 <HAL_GPIO_Init+0x1ec>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a3f      	ldr	r2, [pc, #252]	@ (800209c <HAL_GPIO_Init+0x2c4>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d00d      	beq.n	8001fc0 <HAL_GPIO_Init+0x1e8>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a3e      	ldr	r2, [pc, #248]	@ (80020a0 <HAL_GPIO_Init+0x2c8>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d007      	beq.n	8001fbc <HAL_GPIO_Init+0x1e4>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a3d      	ldr	r2, [pc, #244]	@ (80020a4 <HAL_GPIO_Init+0x2cc>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d101      	bne.n	8001fb8 <HAL_GPIO_Init+0x1e0>
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	e006      	b.n	8001fc6 <HAL_GPIO_Init+0x1ee>
 8001fb8:	2304      	movs	r3, #4
 8001fba:	e004      	b.n	8001fc6 <HAL_GPIO_Init+0x1ee>
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	e002      	b.n	8001fc6 <HAL_GPIO_Init+0x1ee>
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e000      	b.n	8001fc6 <HAL_GPIO_Init+0x1ee>
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fc8:	f002 0203 	and.w	r2, r2, #3
 8001fcc:	0092      	lsls	r2, r2, #2
 8001fce:	4093      	lsls	r3, r2
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fd6:	492f      	ldr	r1, [pc, #188]	@ (8002094 <HAL_GPIO_Init+0x2bc>)
 8001fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fda:	089b      	lsrs	r3, r3, #2
 8001fdc:	3302      	adds	r3, #2
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d006      	beq.n	8001ffe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ff0:	4b2d      	ldr	r3, [pc, #180]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 8001ff2:	689a      	ldr	r2, [r3, #8]
 8001ff4:	492c      	ldr	r1, [pc, #176]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	608b      	str	r3, [r1, #8]
 8001ffc:	e006      	b.n	800200c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ffe:	4b2a      	ldr	r3, [pc, #168]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 8002000:	689a      	ldr	r2, [r3, #8]
 8002002:	69bb      	ldr	r3, [r7, #24]
 8002004:	43db      	mvns	r3, r3
 8002006:	4928      	ldr	r1, [pc, #160]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 8002008:	4013      	ands	r3, r2
 800200a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d006      	beq.n	8002026 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002018:	4b23      	ldr	r3, [pc, #140]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 800201a:	68da      	ldr	r2, [r3, #12]
 800201c:	4922      	ldr	r1, [pc, #136]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	4313      	orrs	r3, r2
 8002022:	60cb      	str	r3, [r1, #12]
 8002024:	e006      	b.n	8002034 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002026:	4b20      	ldr	r3, [pc, #128]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 8002028:	68da      	ldr	r2, [r3, #12]
 800202a:	69bb      	ldr	r3, [r7, #24]
 800202c:	43db      	mvns	r3, r3
 800202e:	491e      	ldr	r1, [pc, #120]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 8002030:	4013      	ands	r3, r2
 8002032:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d006      	beq.n	800204e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002040:	4b19      	ldr	r3, [pc, #100]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 8002042:	685a      	ldr	r2, [r3, #4]
 8002044:	4918      	ldr	r1, [pc, #96]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	4313      	orrs	r3, r2
 800204a:	604b      	str	r3, [r1, #4]
 800204c:	e006      	b.n	800205c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800204e:	4b16      	ldr	r3, [pc, #88]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 8002050:	685a      	ldr	r2, [r3, #4]
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	43db      	mvns	r3, r3
 8002056:	4914      	ldr	r1, [pc, #80]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 8002058:	4013      	ands	r3, r2
 800205a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d021      	beq.n	80020ac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002068:	4b0f      	ldr	r3, [pc, #60]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	490e      	ldr	r1, [pc, #56]	@ (80020a8 <HAL_GPIO_Init+0x2d0>)
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	4313      	orrs	r3, r2
 8002072:	600b      	str	r3, [r1, #0]
 8002074:	e021      	b.n	80020ba <HAL_GPIO_Init+0x2e2>
 8002076:	bf00      	nop
 8002078:	10320000 	.word	0x10320000
 800207c:	10310000 	.word	0x10310000
 8002080:	10220000 	.word	0x10220000
 8002084:	10210000 	.word	0x10210000
 8002088:	10120000 	.word	0x10120000
 800208c:	10110000 	.word	0x10110000
 8002090:	40021000 	.word	0x40021000
 8002094:	40010000 	.word	0x40010000
 8002098:	40010800 	.word	0x40010800
 800209c:	40010c00 	.word	0x40010c00
 80020a0:	40011000 	.word	0x40011000
 80020a4:	40011400 	.word	0x40011400
 80020a8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020ac:	4b0b      	ldr	r3, [pc, #44]	@ (80020dc <HAL_GPIO_Init+0x304>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	43db      	mvns	r3, r3
 80020b4:	4909      	ldr	r1, [pc, #36]	@ (80020dc <HAL_GPIO_Init+0x304>)
 80020b6:	4013      	ands	r3, r2
 80020b8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80020ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020bc:	3301      	adds	r3, #1
 80020be:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c6:	fa22 f303 	lsr.w	r3, r2, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	f47f ae8e 	bne.w	8001dec <HAL_GPIO_Init+0x14>
  }
}
 80020d0:	bf00      	nop
 80020d2:	bf00      	nop
 80020d4:	372c      	adds	r7, #44	@ 0x2c
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr
 80020dc:	40010400 	.word	0x40010400

080020e0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b089      	sub	sp, #36	@ 0x24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 80020ee:	e09a      	b.n	8002226 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80020f0:	2201      	movs	r2, #1
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	683a      	ldr	r2, [r7, #0]
 80020fa:	4013      	ands	r3, r2
 80020fc:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	2b00      	cmp	r3, #0
 8002102:	f000 808d 	beq.w	8002220 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8002106:	4a4e      	ldr	r2, [pc, #312]	@ (8002240 <HAL_GPIO_DeInit+0x160>)
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	089b      	lsrs	r3, r3, #2
 800210c:	3302      	adds	r3, #2
 800210e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002112:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	f003 0303 	and.w	r3, r3, #3
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	220f      	movs	r2, #15
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	4013      	ands	r3, r2
 8002126:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a46      	ldr	r2, [pc, #280]	@ (8002244 <HAL_GPIO_DeInit+0x164>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d013      	beq.n	8002158 <HAL_GPIO_DeInit+0x78>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a45      	ldr	r2, [pc, #276]	@ (8002248 <HAL_GPIO_DeInit+0x168>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d00d      	beq.n	8002154 <HAL_GPIO_DeInit+0x74>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a44      	ldr	r2, [pc, #272]	@ (800224c <HAL_GPIO_DeInit+0x16c>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d007      	beq.n	8002150 <HAL_GPIO_DeInit+0x70>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a43      	ldr	r2, [pc, #268]	@ (8002250 <HAL_GPIO_DeInit+0x170>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d101      	bne.n	800214c <HAL_GPIO_DeInit+0x6c>
 8002148:	2303      	movs	r3, #3
 800214a:	e006      	b.n	800215a <HAL_GPIO_DeInit+0x7a>
 800214c:	2304      	movs	r3, #4
 800214e:	e004      	b.n	800215a <HAL_GPIO_DeInit+0x7a>
 8002150:	2302      	movs	r3, #2
 8002152:	e002      	b.n	800215a <HAL_GPIO_DeInit+0x7a>
 8002154:	2301      	movs	r3, #1
 8002156:	e000      	b.n	800215a <HAL_GPIO_DeInit+0x7a>
 8002158:	2300      	movs	r3, #0
 800215a:	69fa      	ldr	r2, [r7, #28]
 800215c:	f002 0203 	and.w	r2, r2, #3
 8002160:	0092      	lsls	r2, r2, #2
 8002162:	4093      	lsls	r3, r2
 8002164:	697a      	ldr	r2, [r7, #20]
 8002166:	429a      	cmp	r2, r3
 8002168:	d132      	bne.n	80021d0 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 800216a:	4b3a      	ldr	r3, [pc, #232]	@ (8002254 <HAL_GPIO_DeInit+0x174>)
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	43db      	mvns	r3, r3
 8002172:	4938      	ldr	r1, [pc, #224]	@ (8002254 <HAL_GPIO_DeInit+0x174>)
 8002174:	4013      	ands	r3, r2
 8002176:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002178:	4b36      	ldr	r3, [pc, #216]	@ (8002254 <HAL_GPIO_DeInit+0x174>)
 800217a:	685a      	ldr	r2, [r3, #4]
 800217c:	69bb      	ldr	r3, [r7, #24]
 800217e:	43db      	mvns	r3, r3
 8002180:	4934      	ldr	r1, [pc, #208]	@ (8002254 <HAL_GPIO_DeInit+0x174>)
 8002182:	4013      	ands	r3, r2
 8002184:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002186:	4b33      	ldr	r3, [pc, #204]	@ (8002254 <HAL_GPIO_DeInit+0x174>)
 8002188:	68da      	ldr	r2, [r3, #12]
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	43db      	mvns	r3, r3
 800218e:	4931      	ldr	r1, [pc, #196]	@ (8002254 <HAL_GPIO_DeInit+0x174>)
 8002190:	4013      	ands	r3, r2
 8002192:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8002194:	4b2f      	ldr	r3, [pc, #188]	@ (8002254 <HAL_GPIO_DeInit+0x174>)
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	43db      	mvns	r3, r3
 800219c:	492d      	ldr	r1, [pc, #180]	@ (8002254 <HAL_GPIO_DeInit+0x174>)
 800219e:	4013      	ands	r3, r2
 80021a0:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	f003 0303 	and.w	r3, r3, #3
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	220f      	movs	r2, #15
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80021b2:	4a23      	ldr	r2, [pc, #140]	@ (8002240 <HAL_GPIO_DeInit+0x160>)
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	089b      	lsrs	r3, r3, #2
 80021b8:	3302      	adds	r3, #2
 80021ba:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	43da      	mvns	r2, r3
 80021c2:	481f      	ldr	r0, [pc, #124]	@ (8002240 <HAL_GPIO_DeInit+0x160>)
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	089b      	lsrs	r3, r3, #2
 80021c8:	400a      	ands	r2, r1
 80021ca:	3302      	adds	r3, #2
 80021cc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	2bff      	cmp	r3, #255	@ 0xff
 80021d4:	d801      	bhi.n	80021da <HAL_GPIO_DeInit+0xfa>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	e001      	b.n	80021de <HAL_GPIO_DeInit+0xfe>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	3304      	adds	r3, #4
 80021de:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	2bff      	cmp	r3, #255	@ 0xff
 80021e4:	d802      	bhi.n	80021ec <HAL_GPIO_DeInit+0x10c>
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	e002      	b.n	80021f2 <HAL_GPIO_DeInit+0x112>
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	3b08      	subs	r3, #8
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	210f      	movs	r1, #15
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	401a      	ands	r2, r3
 8002204:	2104      	movs	r1, #4
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	fa01 f303 	lsl.w	r3, r1, r3
 800220c:	431a      	orrs	r2, r3
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68da      	ldr	r2, [r3, #12]
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	43db      	mvns	r3, r3
 800221a:	401a      	ands	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	3301      	adds	r3, #1
 8002224:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8002226:	683a      	ldr	r2, [r7, #0]
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	fa22 f303 	lsr.w	r3, r2, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	f47f af5e 	bne.w	80020f0 <HAL_GPIO_DeInit+0x10>
  }
}
 8002234:	bf00      	nop
 8002236:	bf00      	nop
 8002238:	3724      	adds	r7, #36	@ 0x24
 800223a:	46bd      	mov	sp, r7
 800223c:	bc80      	pop	{r7}
 800223e:	4770      	bx	lr
 8002240:	40010000 	.word	0x40010000
 8002244:	40010800 	.word	0x40010800
 8002248:	40010c00 	.word	0x40010c00
 800224c:	40011000 	.word	0x40011000
 8002250:	40011400 	.word	0x40011400
 8002254:	40010400 	.word	0x40010400

08002258 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	460b      	mov	r3, r1
 8002262:	807b      	strh	r3, [r7, #2]
 8002264:	4613      	mov	r3, r2
 8002266:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002268:	787b      	ldrb	r3, [r7, #1]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d003      	beq.n	8002276 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800226e:	887a      	ldrh	r2, [r7, #2]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002274:	e003      	b.n	800227e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002276:	887b      	ldrh	r3, [r7, #2]
 8002278:	041a      	lsls	r2, r3, #16
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	611a      	str	r2, [r3, #16]
}
 800227e:	bf00      	nop
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr

08002288 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e12b      	b.n	80024f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d106      	bne.n	80022b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f7ff f9fc 	bl	80016ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2224      	movs	r2, #36	@ 0x24
 80022b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f022 0201 	bic.w	r2, r2, #1
 80022ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022ec:	f003 faea 	bl	80058c4 <HAL_RCC_GetPCLK1Freq>
 80022f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	4a81      	ldr	r2, [pc, #516]	@ (80024fc <HAL_I2C_Init+0x274>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d807      	bhi.n	800230c <HAL_I2C_Init+0x84>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	4a80      	ldr	r2, [pc, #512]	@ (8002500 <HAL_I2C_Init+0x278>)
 8002300:	4293      	cmp	r3, r2
 8002302:	bf94      	ite	ls
 8002304:	2301      	movls	r3, #1
 8002306:	2300      	movhi	r3, #0
 8002308:	b2db      	uxtb	r3, r3
 800230a:	e006      	b.n	800231a <HAL_I2C_Init+0x92>
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	4a7d      	ldr	r2, [pc, #500]	@ (8002504 <HAL_I2C_Init+0x27c>)
 8002310:	4293      	cmp	r3, r2
 8002312:	bf94      	ite	ls
 8002314:	2301      	movls	r3, #1
 8002316:	2300      	movhi	r3, #0
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e0e7      	b.n	80024f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	4a78      	ldr	r2, [pc, #480]	@ (8002508 <HAL_I2C_Init+0x280>)
 8002326:	fba2 2303 	umull	r2, r3, r2, r3
 800232a:	0c9b      	lsrs	r3, r3, #18
 800232c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68ba      	ldr	r2, [r7, #8]
 800233e:	430a      	orrs	r2, r1
 8002340:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	4a6a      	ldr	r2, [pc, #424]	@ (80024fc <HAL_I2C_Init+0x274>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d802      	bhi.n	800235c <HAL_I2C_Init+0xd4>
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	3301      	adds	r3, #1
 800235a:	e009      	b.n	8002370 <HAL_I2C_Init+0xe8>
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002362:	fb02 f303 	mul.w	r3, r2, r3
 8002366:	4a69      	ldr	r2, [pc, #420]	@ (800250c <HAL_I2C_Init+0x284>)
 8002368:	fba2 2303 	umull	r2, r3, r2, r3
 800236c:	099b      	lsrs	r3, r3, #6
 800236e:	3301      	adds	r3, #1
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	6812      	ldr	r2, [r2, #0]
 8002374:	430b      	orrs	r3, r1
 8002376:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002382:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	495c      	ldr	r1, [pc, #368]	@ (80024fc <HAL_I2C_Init+0x274>)
 800238c:	428b      	cmp	r3, r1
 800238e:	d819      	bhi.n	80023c4 <HAL_I2C_Init+0x13c>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	1e59      	subs	r1, r3, #1
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	fbb1 f3f3 	udiv	r3, r1, r3
 800239e:	1c59      	adds	r1, r3, #1
 80023a0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80023a4:	400b      	ands	r3, r1
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00a      	beq.n	80023c0 <HAL_I2C_Init+0x138>
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	1e59      	subs	r1, r3, #1
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80023b8:	3301      	adds	r3, #1
 80023ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023be:	e051      	b.n	8002464 <HAL_I2C_Init+0x1dc>
 80023c0:	2304      	movs	r3, #4
 80023c2:	e04f      	b.n	8002464 <HAL_I2C_Init+0x1dc>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d111      	bne.n	80023f0 <HAL_I2C_Init+0x168>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	1e58      	subs	r0, r3, #1
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6859      	ldr	r1, [r3, #4]
 80023d4:	460b      	mov	r3, r1
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	440b      	add	r3, r1
 80023da:	fbb0 f3f3 	udiv	r3, r0, r3
 80023de:	3301      	adds	r3, #1
 80023e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	bf0c      	ite	eq
 80023e8:	2301      	moveq	r3, #1
 80023ea:	2300      	movne	r3, #0
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	e012      	b.n	8002416 <HAL_I2C_Init+0x18e>
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	1e58      	subs	r0, r3, #1
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6859      	ldr	r1, [r3, #4]
 80023f8:	460b      	mov	r3, r1
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	440b      	add	r3, r1
 80023fe:	0099      	lsls	r1, r3, #2
 8002400:	440b      	add	r3, r1
 8002402:	fbb0 f3f3 	udiv	r3, r0, r3
 8002406:	3301      	adds	r3, #1
 8002408:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800240c:	2b00      	cmp	r3, #0
 800240e:	bf0c      	ite	eq
 8002410:	2301      	moveq	r3, #1
 8002412:	2300      	movne	r3, #0
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <HAL_I2C_Init+0x196>
 800241a:	2301      	movs	r3, #1
 800241c:	e022      	b.n	8002464 <HAL_I2C_Init+0x1dc>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d10e      	bne.n	8002444 <HAL_I2C_Init+0x1bc>
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	1e58      	subs	r0, r3, #1
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6859      	ldr	r1, [r3, #4]
 800242e:	460b      	mov	r3, r1
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	440b      	add	r3, r1
 8002434:	fbb0 f3f3 	udiv	r3, r0, r3
 8002438:	3301      	adds	r3, #1
 800243a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800243e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002442:	e00f      	b.n	8002464 <HAL_I2C_Init+0x1dc>
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	1e58      	subs	r0, r3, #1
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6859      	ldr	r1, [r3, #4]
 800244c:	460b      	mov	r3, r1
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	440b      	add	r3, r1
 8002452:	0099      	lsls	r1, r3, #2
 8002454:	440b      	add	r3, r1
 8002456:	fbb0 f3f3 	udiv	r3, r0, r3
 800245a:	3301      	adds	r3, #1
 800245c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002460:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002464:	6879      	ldr	r1, [r7, #4]
 8002466:	6809      	ldr	r1, [r1, #0]
 8002468:	4313      	orrs	r3, r2
 800246a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	69da      	ldr	r2, [r3, #28]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a1b      	ldr	r3, [r3, #32]
 800247e:	431a      	orrs	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	430a      	orrs	r2, r1
 8002486:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002492:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	6911      	ldr	r1, [r2, #16]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	68d2      	ldr	r2, [r2, #12]
 800249e:	4311      	orrs	r1, r2
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	6812      	ldr	r2, [r2, #0]
 80024a4:	430b      	orrs	r3, r1
 80024a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	695a      	ldr	r2, [r3, #20]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	431a      	orrs	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	430a      	orrs	r2, r1
 80024c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f042 0201 	orr.w	r2, r2, #1
 80024d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2220      	movs	r2, #32
 80024de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3710      	adds	r7, #16
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	000186a0 	.word	0x000186a0
 8002500:	001e847f 	.word	0x001e847f
 8002504:	003d08ff 	.word	0x003d08ff
 8002508:	431bde83 	.word	0x431bde83
 800250c:	10624dd3 	.word	0x10624dd3

08002510 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d101      	bne.n	8002522 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e021      	b.n	8002566 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2224      	movs	r2, #36	@ 0x24
 8002526:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 0201 	bic.w	r2, r2, #1
 8002538:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7ff f8fc 	bl	8001738 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800256e:	b480      	push	{r7}
 8002570:	b083      	sub	sp, #12
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002580:	2b80      	cmp	r3, #128	@ 0x80
 8002582:	d103      	bne.n	800258c <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2200      	movs	r2, #0
 800258a:	611a      	str	r2, [r3, #16]
  }
}
 800258c:	bf00      	nop
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	bc80      	pop	{r7}
 8002594:	4770      	bx	lr
	...

08002598 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b08c      	sub	sp, #48	@ 0x30
 800259c:	af02      	add	r7, sp, #8
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	4608      	mov	r0, r1
 80025a2:	4611      	mov	r1, r2
 80025a4:	461a      	mov	r2, r3
 80025a6:	4603      	mov	r3, r0
 80025a8:	817b      	strh	r3, [r7, #10]
 80025aa:	460b      	mov	r3, r1
 80025ac:	813b      	strh	r3, [r7, #8]
 80025ae:	4613      	mov	r3, r2
 80025b0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80025b2:	2300      	movs	r3, #0
 80025b4:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80025b6:	f7ff fa29 	bl	8001a0c <HAL_GetTick>
 80025ba:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	2b20      	cmp	r3, #32
 80025c6:	f040 8250 	bne.w	8002a6a <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025cc:	9300      	str	r3, [sp, #0]
 80025ce:	2319      	movs	r3, #25
 80025d0:	2201      	movs	r2, #1
 80025d2:	4982      	ldr	r1, [pc, #520]	@ (80027dc <HAL_I2C_Mem_Read+0x244>)
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f000 fe5d 	bl	8003294 <I2C_WaitOnFlagUntilTimeout>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80025e0:	2302      	movs	r3, #2
 80025e2:	e243      	b.n	8002a6c <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d101      	bne.n	80025f2 <HAL_I2C_Mem_Read+0x5a>
 80025ee:	2302      	movs	r3, #2
 80025f0:	e23c      	b.n	8002a6c <HAL_I2C_Mem_Read+0x4d4>
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2201      	movs	r2, #1
 80025f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0301 	and.w	r3, r3, #1
 8002604:	2b01      	cmp	r3, #1
 8002606:	d007      	beq.n	8002618 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f042 0201 	orr.w	r2, r2, #1
 8002616:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002626:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2222      	movs	r2, #34	@ 0x22
 800262c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2240      	movs	r2, #64	@ 0x40
 8002634:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2200      	movs	r2, #0
 800263c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002642:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002648:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800264e:	b29a      	uxth	r2, r3
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	4a62      	ldr	r2, [pc, #392]	@ (80027e0 <HAL_I2C_Mem_Read+0x248>)
 8002658:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800265a:	88f8      	ldrh	r0, [r7, #6]
 800265c:	893a      	ldrh	r2, [r7, #8]
 800265e:	8979      	ldrh	r1, [r7, #10]
 8002660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002662:	9301      	str	r3, [sp, #4]
 8002664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002666:	9300      	str	r3, [sp, #0]
 8002668:	4603      	mov	r3, r0
 800266a:	68f8      	ldr	r0, [r7, #12]
 800266c:	f000 fc82 	bl	8002f74 <I2C_RequestMemoryRead>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e1f8      	b.n	8002a6c <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800267e:	2b00      	cmp	r3, #0
 8002680:	d113      	bne.n	80026aa <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002682:	2300      	movs	r3, #0
 8002684:	61fb      	str	r3, [r7, #28]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	695b      	ldr	r3, [r3, #20]
 800268c:	61fb      	str	r3, [r7, #28]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	61fb      	str	r3, [r7, #28]
 8002696:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	e1cc      	b.n	8002a44 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d11e      	bne.n	80026f0 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80026c2:	b672      	cpsid	i
}
 80026c4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026c6:	2300      	movs	r3, #0
 80026c8:	61bb      	str	r3, [r7, #24]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	695b      	ldr	r3, [r3, #20]
 80026d0:	61bb      	str	r3, [r7, #24]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	61bb      	str	r3, [r7, #24]
 80026da:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026ea:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80026ec:	b662      	cpsie	i
}
 80026ee:	e035      	b.n	800275c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d11e      	bne.n	8002736 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002706:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002708:	b672      	cpsid	i
}
 800270a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800270c:	2300      	movs	r3, #0
 800270e:	617b      	str	r3, [r7, #20]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	617b      	str	r3, [r7, #20]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	617b      	str	r3, [r7, #20]
 8002720:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002730:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002732:	b662      	cpsie	i
}
 8002734:	e012      	b.n	800275c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002744:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002746:	2300      	movs	r3, #0
 8002748:	613b      	str	r3, [r7, #16]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	695b      	ldr	r3, [r3, #20]
 8002750:	613b      	str	r3, [r7, #16]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	613b      	str	r3, [r7, #16]
 800275a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800275c:	e172      	b.n	8002a44 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002762:	2b03      	cmp	r3, #3
 8002764:	f200 811f 	bhi.w	80029a6 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800276c:	2b01      	cmp	r3, #1
 800276e:	d123      	bne.n	80027b8 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002770:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002772:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002774:	68f8      	ldr	r0, [r7, #12]
 8002776:	f000 feef 	bl	8003558 <I2C_WaitOnRXNEFlagUntilTimeout>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d001      	beq.n	8002784 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e173      	b.n	8002a6c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	691a      	ldr	r2, [r3, #16]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800278e:	b2d2      	uxtb	r2, r2
 8002790:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002796:	1c5a      	adds	r2, r3, #1
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a0:	3b01      	subs	r3, #1
 80027a2:	b29a      	uxth	r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	3b01      	subs	r3, #1
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80027b6:	e145      	b.n	8002a44 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d152      	bne.n	8002866 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80027c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027c6:	2200      	movs	r2, #0
 80027c8:	4906      	ldr	r1, [pc, #24]	@ (80027e4 <HAL_I2C_Mem_Read+0x24c>)
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f000 fd62 	bl	8003294 <I2C_WaitOnFlagUntilTimeout>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d008      	beq.n	80027e8 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e148      	b.n	8002a6c <HAL_I2C_Mem_Read+0x4d4>
 80027da:	bf00      	nop
 80027dc:	00100002 	.word	0x00100002
 80027e0:	ffff0000 	.word	0xffff0000
 80027e4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80027e8:	b672      	cpsid	i
}
 80027ea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	691a      	ldr	r2, [r3, #16]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002806:	b2d2      	uxtb	r2, r2
 8002808:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280e:	1c5a      	adds	r2, r3, #1
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002818:	3b01      	subs	r3, #1
 800281a:	b29a      	uxth	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002824:	b29b      	uxth	r3, r3
 8002826:	3b01      	subs	r3, #1
 8002828:	b29a      	uxth	r2, r3
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800282e:	b662      	cpsie	i
}
 8002830:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	691a      	ldr	r2, [r3, #16]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283c:	b2d2      	uxtb	r2, r2
 800283e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002844:	1c5a      	adds	r2, r3, #1
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800284e:	3b01      	subs	r3, #1
 8002850:	b29a      	uxth	r2, r3
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800285a:	b29b      	uxth	r3, r3
 800285c:	3b01      	subs	r3, #1
 800285e:	b29a      	uxth	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002864:	e0ee      	b.n	8002a44 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002868:	9300      	str	r3, [sp, #0]
 800286a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800286c:	2200      	movs	r2, #0
 800286e:	4981      	ldr	r1, [pc, #516]	@ (8002a74 <HAL_I2C_Mem_Read+0x4dc>)
 8002870:	68f8      	ldr	r0, [r7, #12]
 8002872:	f000 fd0f 	bl	8003294 <I2C_WaitOnFlagUntilTimeout>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d001      	beq.n	8002880 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e0f5      	b.n	8002a6c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800288e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002890:	b672      	cpsid	i
}
 8002892:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	691a      	ldr	r2, [r3, #16]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a6:	1c5a      	adds	r2, r3, #1
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028b0:	3b01      	subs	r3, #1
 80028b2:	b29a      	uxth	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028bc:	b29b      	uxth	r3, r3
 80028be:	3b01      	subs	r3, #1
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80028c6:	4b6c      	ldr	r3, [pc, #432]	@ (8002a78 <HAL_I2C_Mem_Read+0x4e0>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	08db      	lsrs	r3, r3, #3
 80028cc:	4a6b      	ldr	r2, [pc, #428]	@ (8002a7c <HAL_I2C_Mem_Read+0x4e4>)
 80028ce:	fba2 2303 	umull	r2, r3, r2, r3
 80028d2:	0a1a      	lsrs	r2, r3, #8
 80028d4:	4613      	mov	r3, r2
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	4413      	add	r3, r2
 80028da:	00da      	lsls	r2, r3, #3
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80028e0:	6a3b      	ldr	r3, [r7, #32]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80028e6:	6a3b      	ldr	r3, [r7, #32]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d118      	bne.n	800291e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2220      	movs	r2, #32
 80028f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002906:	f043 0220 	orr.w	r2, r3, #32
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800290e:	b662      	cpsie	i
}
 8002910:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2200      	movs	r2, #0
 8002916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e0a6      	b.n	8002a6c <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	695b      	ldr	r3, [r3, #20]
 8002924:	f003 0304 	and.w	r3, r3, #4
 8002928:	2b04      	cmp	r3, #4
 800292a:	d1d9      	bne.n	80028e0 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800293a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	691a      	ldr	r2, [r3, #16]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002946:	b2d2      	uxtb	r2, r2
 8002948:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294e:	1c5a      	adds	r2, r3, #1
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002958:	3b01      	subs	r3, #1
 800295a:	b29a      	uxth	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002964:	b29b      	uxth	r3, r3
 8002966:	3b01      	subs	r3, #1
 8002968:	b29a      	uxth	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800296e:	b662      	cpsie	i
}
 8002970:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	691a      	ldr	r2, [r3, #16]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297c:	b2d2      	uxtb	r2, r2
 800297e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002984:	1c5a      	adds	r2, r3, #1
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800298e:	3b01      	subs	r3, #1
 8002990:	b29a      	uxth	r2, r3
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800299a:	b29b      	uxth	r3, r3
 800299c:	3b01      	subs	r3, #1
 800299e:	b29a      	uxth	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80029a4:	e04e      	b.n	8002a44 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029a8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	f000 fdd4 	bl	8003558 <I2C_WaitOnRXNEFlagUntilTimeout>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e058      	b.n	8002a6c <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	691a      	ldr	r2, [r3, #16]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c4:	b2d2      	uxtb	r2, r2
 80029c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029cc:	1c5a      	adds	r2, r3, #1
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029d6:	3b01      	subs	r3, #1
 80029d8:	b29a      	uxth	r2, r3
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	3b01      	subs	r3, #1
 80029e6:	b29a      	uxth	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	695b      	ldr	r3, [r3, #20]
 80029f2:	f003 0304 	and.w	r3, r3, #4
 80029f6:	2b04      	cmp	r3, #4
 80029f8:	d124      	bne.n	8002a44 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029fe:	2b03      	cmp	r3, #3
 8002a00:	d107      	bne.n	8002a12 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a10:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	691a      	ldr	r2, [r3, #16]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a1c:	b2d2      	uxtb	r2, r2
 8002a1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a24:	1c5a      	adds	r2, r3, #1
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	b29a      	uxth	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	3b01      	subs	r3, #1
 8002a3e:	b29a      	uxth	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f47f ae88 	bne.w	800275e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2220      	movs	r2, #32
 8002a52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002a66:	2300      	movs	r3, #0
 8002a68:	e000      	b.n	8002a6c <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8002a6a:	2302      	movs	r3, #2
  }
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3728      	adds	r7, #40	@ 0x28
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	00010004 	.word	0x00010004
 8002a78:	20000000 	.word	0x20000000
 8002a7c:	14f8b589 	.word	0x14f8b589

08002a80 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b08a      	sub	sp, #40	@ 0x28
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	695b      	ldr	r3, [r3, #20]
 8002a8e:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002aa2:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002aa4:	6a3b      	ldr	r3, [r7, #32]
 8002aa6:	0a1b      	lsrs	r3, r3, #8
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d016      	beq.n	8002ade <HAL_I2C_ER_IRQHandler+0x5e>
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	0a1b      	lsrs	r3, r3, #8
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d010      	beq.n	8002ade <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002abe:	f043 0301 	orr.w	r3, r3, #1
 8002ac2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002acc:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002adc:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002ade:	6a3b      	ldr	r3, [r7, #32]
 8002ae0:	0a5b      	lsrs	r3, r3, #9
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d00e      	beq.n	8002b08 <HAL_I2C_ER_IRQHandler+0x88>
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	0a1b      	lsrs	r3, r3, #8
 8002aee:	f003 0301 	and.w	r3, r3, #1
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d008      	beq.n	8002b08 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af8:	f043 0302 	orr.w	r3, r3, #2
 8002afc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8002b06:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b08:	6a3b      	ldr	r3, [r7, #32]
 8002b0a:	0a9b      	lsrs	r3, r3, #10
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d03f      	beq.n	8002b94 <HAL_I2C_ER_IRQHandler+0x114>
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	0a1b      	lsrs	r3, r3, #8
 8002b18:	f003 0301 	and.w	r3, r3, #1
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d039      	beq.n	8002b94 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8002b20:	7efb      	ldrb	r3, [r7, #27]
 8002b22:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b32:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b38:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002b3a:	7ebb      	ldrb	r3, [r7, #26]
 8002b3c:	2b20      	cmp	r3, #32
 8002b3e:	d112      	bne.n	8002b66 <HAL_I2C_ER_IRQHandler+0xe6>
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d10f      	bne.n	8002b66 <HAL_I2C_ER_IRQHandler+0xe6>
 8002b46:	7cfb      	ldrb	r3, [r7, #19]
 8002b48:	2b21      	cmp	r3, #33	@ 0x21
 8002b4a:	d008      	beq.n	8002b5e <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002b4c:	7cfb      	ldrb	r3, [r7, #19]
 8002b4e:	2b29      	cmp	r3, #41	@ 0x29
 8002b50:	d005      	beq.n	8002b5e <HAL_I2C_ER_IRQHandler+0xde>
 8002b52:	7cfb      	ldrb	r3, [r7, #19]
 8002b54:	2b28      	cmp	r3, #40	@ 0x28
 8002b56:	d106      	bne.n	8002b66 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2b21      	cmp	r3, #33	@ 0x21
 8002b5c:	d103      	bne.n	8002b66 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 f862 	bl	8002c28 <I2C_Slave_AF>
 8002b64:	e016      	b.n	8002b94 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002b6e:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b72:	f043 0304 	orr.w	r3, r3, #4
 8002b76:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002b78:	7efb      	ldrb	r3, [r7, #27]
 8002b7a:	2b10      	cmp	r3, #16
 8002b7c:	d002      	beq.n	8002b84 <HAL_I2C_ER_IRQHandler+0x104>
 8002b7e:	7efb      	ldrb	r3, [r7, #27]
 8002b80:	2b40      	cmp	r3, #64	@ 0x40
 8002b82:	d107      	bne.n	8002b94 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b92:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b94:	6a3b      	ldr	r3, [r7, #32]
 8002b96:	0adb      	lsrs	r3, r3, #11
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00e      	beq.n	8002bbe <HAL_I2C_ER_IRQHandler+0x13e>
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	0a1b      	lsrs	r3, r3, #8
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d008      	beq.n	8002bbe <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bae:	f043 0308 	orr.w	r3, r3, #8
 8002bb2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8002bbc:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d008      	beq.n	8002bd6 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 f89d 	bl	8002d10 <I2C_ITError>
  }
}
 8002bd6:	bf00      	nop
 8002bd8:	3728      	adds	r7, #40	@ 0x28
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b083      	sub	sp, #12
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002be6:	bf00      	nop
 8002be8:	370c      	adds	r7, #12
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bc80      	pop	{r7}
 8002bee:	4770      	bx	lr

08002bf0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002bf8:	bf00      	nop
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bc80      	pop	{r7}
 8002c00:	4770      	bx	lr

08002c02 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002c02:	b480      	push	{r7}
 8002c04:	b083      	sub	sp, #12
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr

08002c14 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002c1c:	bf00      	nop
 8002c1e:	370c      	adds	r7, #12
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bc80      	pop	{r7}
 8002c24:	4770      	bx	lr
	...

08002c28 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c36:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c3c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	2b08      	cmp	r3, #8
 8002c42:	d002      	beq.n	8002c4a <I2C_Slave_AF+0x22>
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	2b20      	cmp	r3, #32
 8002c48:	d129      	bne.n	8002c9e <I2C_Slave_AF+0x76>
 8002c4a:	7bfb      	ldrb	r3, [r7, #15]
 8002c4c:	2b28      	cmp	r3, #40	@ 0x28
 8002c4e:	d126      	bne.n	8002c9e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a2e      	ldr	r2, [pc, #184]	@ (8002d0c <I2C_Slave_AF+0xe4>)
 8002c54:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	685a      	ldr	r2, [r3, #4]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002c64:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c6e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c7e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2220      	movs	r2, #32
 8002c8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7ff ffaa 	bl	8002bf0 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8002c9c:	e031      	b.n	8002d02 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002c9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ca0:	2b21      	cmp	r3, #33	@ 0x21
 8002ca2:	d129      	bne.n	8002cf8 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4a19      	ldr	r2, [pc, #100]	@ (8002d0c <I2C_Slave_AF+0xe4>)
 8002ca8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2221      	movs	r2, #33	@ 0x21
 8002cae:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2220      	movs	r2, #32
 8002cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	685a      	ldr	r2, [r3, #4]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002cce:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002cd8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ce8:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f7ff fc3f 	bl	800256e <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f7ff ff74 	bl	8002bde <HAL_I2C_SlaveTxCpltCallback>
}
 8002cf6:	e004      	b.n	8002d02 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002d00:	615a      	str	r2, [r3, #20]
}
 8002d02:	bf00      	nop
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	ffff0000 	.word	0xffff0000

08002d10 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d1e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d26:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002d28:	7bbb      	ldrb	r3, [r7, #14]
 8002d2a:	2b10      	cmp	r3, #16
 8002d2c:	d002      	beq.n	8002d34 <I2C_ITError+0x24>
 8002d2e:	7bbb      	ldrb	r3, [r7, #14]
 8002d30:	2b40      	cmp	r3, #64	@ 0x40
 8002d32:	d10a      	bne.n	8002d4a <I2C_ITError+0x3a>
 8002d34:	7bfb      	ldrb	r3, [r7, #15]
 8002d36:	2b22      	cmp	r3, #34	@ 0x22
 8002d38:	d107      	bne.n	8002d4a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d48:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002d4a:	7bfb      	ldrb	r3, [r7, #15]
 8002d4c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002d50:	2b28      	cmp	r3, #40	@ 0x28
 8002d52:	d107      	bne.n	8002d64 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2228      	movs	r2, #40	@ 0x28
 8002d5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8002d62:	e015      	b.n	8002d90 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d72:	d00a      	beq.n	8002d8a <I2C_ITError+0x7a>
 8002d74:	7bfb      	ldrb	r3, [r7, #15]
 8002d76:	2b60      	cmp	r3, #96	@ 0x60
 8002d78:	d007      	beq.n	8002d8a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2220      	movs	r2, #32
 8002d7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d9e:	d162      	bne.n	8002e66 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	685a      	ldr	r2, [r3, #4]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dae:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002db4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d020      	beq.n	8002e00 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dc2:	4a6a      	ldr	r2, [pc, #424]	@ (8002f6c <I2C_ITError+0x25c>)
 8002dc4:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fe ff8c 	bl	8001ce8 <HAL_DMA_Abort_IT>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	f000 8089 	beq.w	8002eea <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f022 0201 	bic.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2220      	movs	r2, #32
 8002dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002df4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002dfa:	4610      	mov	r0, r2
 8002dfc:	4798      	blx	r3
 8002dfe:	e074      	b.n	8002eea <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e04:	4a59      	ldr	r2, [pc, #356]	@ (8002f6c <I2C_ITError+0x25c>)
 8002e06:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7fe ff6b 	bl	8001ce8 <HAL_DMA_Abort_IT>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d068      	beq.n	8002eea <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	695b      	ldr	r3, [r3, #20]
 8002e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e22:	2b40      	cmp	r3, #64	@ 0x40
 8002e24:	d10b      	bne.n	8002e3e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	691a      	ldr	r2, [r3, #16]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e30:	b2d2      	uxtb	r2, r2
 8002e32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e38:	1c5a      	adds	r2, r3, #1
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f022 0201 	bic.w	r2, r2, #1
 8002e4c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2220      	movs	r2, #32
 8002e52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e60:	4610      	mov	r0, r2
 8002e62:	4798      	blx	r3
 8002e64:	e041      	b.n	8002eea <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	2b60      	cmp	r3, #96	@ 0x60
 8002e70:	d125      	bne.n	8002ebe <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2220      	movs	r2, #32
 8002e76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	695b      	ldr	r3, [r3, #20]
 8002e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e8a:	2b40      	cmp	r3, #64	@ 0x40
 8002e8c:	d10b      	bne.n	8002ea6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	691a      	ldr	r2, [r3, #16]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e98:	b2d2      	uxtb	r2, r2
 8002e9a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea0:	1c5a      	adds	r2, r3, #1
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f022 0201 	bic.w	r2, r2, #1
 8002eb4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7ff feac 	bl	8002c14 <HAL_I2C_AbortCpltCallback>
 8002ebc:	e015      	b.n	8002eea <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ec8:	2b40      	cmp	r3, #64	@ 0x40
 8002eca:	d10b      	bne.n	8002ee4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	691a      	ldr	r2, [r3, #16]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed6:	b2d2      	uxtb	r2, r2
 8002ed8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ede:	1c5a      	adds	r2, r3, #1
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f7ff fe8c 	bl	8002c02 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eee:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d10e      	bne.n	8002f18 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d109      	bne.n	8002f18 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d104      	bne.n	8002f18 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d007      	beq.n	8002f28 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002f26:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f2e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f34:	f003 0304 	and.w	r3, r3, #4
 8002f38:	2b04      	cmp	r3, #4
 8002f3a:	d113      	bne.n	8002f64 <I2C_ITError+0x254>
 8002f3c:	7bfb      	ldrb	r3, [r7, #15]
 8002f3e:	2b28      	cmp	r3, #40	@ 0x28
 8002f40:	d110      	bne.n	8002f64 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a0a      	ldr	r2, [pc, #40]	@ (8002f70 <I2C_ITError+0x260>)
 8002f46:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2220      	movs	r2, #32
 8002f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f7ff fe46 	bl	8002bf0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002f64:	bf00      	nop
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	08003145 	.word	0x08003145
 8002f70:	ffff0000 	.word	0xffff0000

08002f74 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b088      	sub	sp, #32
 8002f78:	af02      	add	r7, sp, #8
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	4608      	mov	r0, r1
 8002f7e:	4611      	mov	r1, r2
 8002f80:	461a      	mov	r2, r3
 8002f82:	4603      	mov	r3, r0
 8002f84:	817b      	strh	r3, [r7, #10]
 8002f86:	460b      	mov	r3, r1
 8002f88:	813b      	strh	r3, [r7, #8]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f9c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb0:	9300      	str	r3, [sp, #0]
 8002fb2:	6a3b      	ldr	r3, [r7, #32]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	f000 f96a 	bl	8003294 <I2C_WaitOnFlagUntilTimeout>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00d      	beq.n	8002fe2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fd4:	d103      	bne.n	8002fde <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fdc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e0aa      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002fe2:	897b      	ldrh	r3, [r7, #10]
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ff0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff4:	6a3a      	ldr	r2, [r7, #32]
 8002ff6:	4952      	ldr	r1, [pc, #328]	@ (8003140 <I2C_RequestMemoryRead+0x1cc>)
 8002ff8:	68f8      	ldr	r0, [r7, #12]
 8002ffa:	f000 f9c5 	bl	8003388 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e097      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003008:	2300      	movs	r3, #0
 800300a:	617b      	str	r3, [r7, #20]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	617b      	str	r3, [r7, #20]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	617b      	str	r3, [r7, #20]
 800301c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800301e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003020:	6a39      	ldr	r1, [r7, #32]
 8003022:	68f8      	ldr	r0, [r7, #12]
 8003024:	f000 fa50 	bl	80034c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00d      	beq.n	800304a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	2b04      	cmp	r3, #4
 8003034:	d107      	bne.n	8003046 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003044:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e076      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800304a:	88fb      	ldrh	r3, [r7, #6]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d105      	bne.n	800305c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003050:	893b      	ldrh	r3, [r7, #8]
 8003052:	b2da      	uxtb	r2, r3
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	611a      	str	r2, [r3, #16]
 800305a:	e021      	b.n	80030a0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800305c:	893b      	ldrh	r3, [r7, #8]
 800305e:	0a1b      	lsrs	r3, r3, #8
 8003060:	b29b      	uxth	r3, r3
 8003062:	b2da      	uxtb	r2, r3
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800306a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800306c:	6a39      	ldr	r1, [r7, #32]
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f000 fa2a 	bl	80034c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00d      	beq.n	8003096 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307e:	2b04      	cmp	r3, #4
 8003080:	d107      	bne.n	8003092 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003090:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e050      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003096:	893b      	ldrh	r3, [r7, #8]
 8003098:	b2da      	uxtb	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030a2:	6a39      	ldr	r1, [r7, #32]
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f000 fa0f 	bl	80034c8 <I2C_WaitOnTXEFlagUntilTimeout>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d00d      	beq.n	80030cc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b4:	2b04      	cmp	r3, #4
 80030b6:	d107      	bne.n	80030c8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030c6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e035      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030da:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030de:	9300      	str	r3, [sp, #0]
 80030e0:	6a3b      	ldr	r3, [r7, #32]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f000 f8d3 	bl	8003294 <I2C_WaitOnFlagUntilTimeout>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d00d      	beq.n	8003110 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003102:	d103      	bne.n	800310c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800310a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e013      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003110:	897b      	ldrh	r3, [r7, #10]
 8003112:	b2db      	uxtb	r3, r3
 8003114:	f043 0301 	orr.w	r3, r3, #1
 8003118:	b2da      	uxtb	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003122:	6a3a      	ldr	r2, [r7, #32]
 8003124:	4906      	ldr	r1, [pc, #24]	@ (8003140 <I2C_RequestMemoryRead+0x1cc>)
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 f92e 	bl	8003388 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e000      	b.n	8003138 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	3718      	adds	r7, #24
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	00010002 	.word	0x00010002

08003144 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800314c:	2300      	movs	r3, #0
 800314e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003154:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800315c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800315e:	4b4b      	ldr	r3, [pc, #300]	@ (800328c <I2C_DMAAbort+0x148>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	08db      	lsrs	r3, r3, #3
 8003164:	4a4a      	ldr	r2, [pc, #296]	@ (8003290 <I2C_DMAAbort+0x14c>)
 8003166:	fba2 2303 	umull	r2, r3, r2, r3
 800316a:	0a1a      	lsrs	r2, r3, #8
 800316c:	4613      	mov	r3, r2
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	4413      	add	r3, r2
 8003172:	00da      	lsls	r2, r3, #3
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d106      	bne.n	800318c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003182:	f043 0220 	orr.w	r2, r3, #32
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800318a:	e00a      	b.n	80031a2 <I2C_DMAAbort+0x5e>
    }
    count--;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	3b01      	subs	r3, #1
 8003190:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800319c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031a0:	d0ea      	beq.n	8003178 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d003      	beq.n	80031b2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ae:	2200      	movs	r2, #0
 80031b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d003      	beq.n	80031c2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031be:	2200      	movs	r2, #0
 80031c0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031d0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	2200      	movs	r2, #0
 80031d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d003      	beq.n	80031e8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031e4:	2200      	movs	r2, #0
 80031e6:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d003      	beq.n	80031f8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031f4:	2200      	movs	r2, #0
 80031f6:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f022 0201 	bic.w	r2, r2, #1
 8003206:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b60      	cmp	r3, #96	@ 0x60
 8003212:	d10e      	bne.n	8003232 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	2220      	movs	r2, #32
 8003218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	2200      	movs	r2, #0
 8003228:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800322a:	6978      	ldr	r0, [r7, #20]
 800322c:	f7ff fcf2 	bl	8002c14 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003230:	e027      	b.n	8003282 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003232:	7cfb      	ldrb	r3, [r7, #19]
 8003234:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003238:	2b28      	cmp	r3, #40	@ 0x28
 800323a:	d117      	bne.n	800326c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0201 	orr.w	r2, r2, #1
 800324a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800325a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	2200      	movs	r2, #0
 8003260:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	2228      	movs	r2, #40	@ 0x28
 8003266:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800326a:	e007      	b.n	800327c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	2220      	movs	r2, #32
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800327c:	6978      	ldr	r0, [r7, #20]
 800327e:	f7ff fcc0 	bl	8002c02 <HAL_I2C_ErrorCallback>
}
 8003282:	bf00      	nop
 8003284:	3718      	adds	r7, #24
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	20000000 	.word	0x20000000
 8003290:	14f8b589 	.word	0x14f8b589

08003294 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	603b      	str	r3, [r7, #0]
 80032a0:	4613      	mov	r3, r2
 80032a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032a4:	e048      	b.n	8003338 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ac:	d044      	beq.n	8003338 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ae:	f7fe fbad 	bl	8001a0c <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d302      	bcc.n	80032c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d139      	bne.n	8003338 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	0c1b      	lsrs	r3, r3, #16
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d10d      	bne.n	80032ea <I2C_WaitOnFlagUntilTimeout+0x56>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	695b      	ldr	r3, [r3, #20]
 80032d4:	43da      	mvns	r2, r3
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	4013      	ands	r3, r2
 80032da:	b29b      	uxth	r3, r3
 80032dc:	2b00      	cmp	r3, #0
 80032de:	bf0c      	ite	eq
 80032e0:	2301      	moveq	r3, #1
 80032e2:	2300      	movne	r3, #0
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	461a      	mov	r2, r3
 80032e8:	e00c      	b.n	8003304 <I2C_WaitOnFlagUntilTimeout+0x70>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	43da      	mvns	r2, r3
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	4013      	ands	r3, r2
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	bf0c      	ite	eq
 80032fc:	2301      	moveq	r3, #1
 80032fe:	2300      	movne	r3, #0
 8003300:	b2db      	uxtb	r3, r3
 8003302:	461a      	mov	r2, r3
 8003304:	79fb      	ldrb	r3, [r7, #7]
 8003306:	429a      	cmp	r2, r3
 8003308:	d116      	bne.n	8003338 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2220      	movs	r2, #32
 8003314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003324:	f043 0220 	orr.w	r2, r3, #32
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e023      	b.n	8003380 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	0c1b      	lsrs	r3, r3, #16
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b01      	cmp	r3, #1
 8003340:	d10d      	bne.n	800335e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	695b      	ldr	r3, [r3, #20]
 8003348:	43da      	mvns	r2, r3
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	4013      	ands	r3, r2
 800334e:	b29b      	uxth	r3, r3
 8003350:	2b00      	cmp	r3, #0
 8003352:	bf0c      	ite	eq
 8003354:	2301      	moveq	r3, #1
 8003356:	2300      	movne	r3, #0
 8003358:	b2db      	uxtb	r3, r3
 800335a:	461a      	mov	r2, r3
 800335c:	e00c      	b.n	8003378 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	699b      	ldr	r3, [r3, #24]
 8003364:	43da      	mvns	r2, r3
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	4013      	ands	r3, r2
 800336a:	b29b      	uxth	r3, r3
 800336c:	2b00      	cmp	r3, #0
 800336e:	bf0c      	ite	eq
 8003370:	2301      	moveq	r3, #1
 8003372:	2300      	movne	r3, #0
 8003374:	b2db      	uxtb	r3, r3
 8003376:	461a      	mov	r2, r3
 8003378:	79fb      	ldrb	r3, [r7, #7]
 800337a:	429a      	cmp	r2, r3
 800337c:	d093      	beq.n	80032a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	3710      	adds	r7, #16
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
 8003394:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003396:	e071      	b.n	800347c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033a6:	d123      	bne.n	80033f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033b6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2220      	movs	r2, #32
 80033cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033dc:	f043 0204 	orr.w	r2, r3, #4
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e067      	b.n	80034c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f6:	d041      	beq.n	800347c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033f8:	f7fe fb08 	bl	8001a0c <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	429a      	cmp	r2, r3
 8003406:	d302      	bcc.n	800340e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d136      	bne.n	800347c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	0c1b      	lsrs	r3, r3, #16
 8003412:	b2db      	uxtb	r3, r3
 8003414:	2b01      	cmp	r3, #1
 8003416:	d10c      	bne.n	8003432 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	43da      	mvns	r2, r3
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	4013      	ands	r3, r2
 8003424:	b29b      	uxth	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	bf14      	ite	ne
 800342a:	2301      	movne	r3, #1
 800342c:	2300      	moveq	r3, #0
 800342e:	b2db      	uxtb	r3, r3
 8003430:	e00b      	b.n	800344a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	699b      	ldr	r3, [r3, #24]
 8003438:	43da      	mvns	r2, r3
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	4013      	ands	r3, r2
 800343e:	b29b      	uxth	r3, r3
 8003440:	2b00      	cmp	r3, #0
 8003442:	bf14      	ite	ne
 8003444:	2301      	movne	r3, #1
 8003446:	2300      	moveq	r3, #0
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d016      	beq.n	800347c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2220      	movs	r2, #32
 8003458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003468:	f043 0220 	orr.w	r2, r3, #32
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e021      	b.n	80034c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	0c1b      	lsrs	r3, r3, #16
 8003480:	b2db      	uxtb	r3, r3
 8003482:	2b01      	cmp	r3, #1
 8003484:	d10c      	bne.n	80034a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	695b      	ldr	r3, [r3, #20]
 800348c:	43da      	mvns	r2, r3
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	4013      	ands	r3, r2
 8003492:	b29b      	uxth	r3, r3
 8003494:	2b00      	cmp	r3, #0
 8003496:	bf14      	ite	ne
 8003498:	2301      	movne	r3, #1
 800349a:	2300      	moveq	r3, #0
 800349c:	b2db      	uxtb	r3, r3
 800349e:	e00b      	b.n	80034b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	699b      	ldr	r3, [r3, #24]
 80034a6:	43da      	mvns	r2, r3
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	4013      	ands	r3, r2
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	bf14      	ite	ne
 80034b2:	2301      	movne	r3, #1
 80034b4:	2300      	moveq	r3, #0
 80034b6:	b2db      	uxtb	r3, r3
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f47f af6d 	bne.w	8003398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80034be:	2300      	movs	r3, #0
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3710      	adds	r7, #16
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034d4:	e034      	b.n	8003540 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f000 f89b 	bl	8003612 <I2C_IsAcknowledgeFailed>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e034      	b.n	8003550 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034ec:	d028      	beq.n	8003540 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ee:	f7fe fa8d 	bl	8001a0c <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	68ba      	ldr	r2, [r7, #8]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d302      	bcc.n	8003504 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d11d      	bne.n	8003540 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800350e:	2b80      	cmp	r3, #128	@ 0x80
 8003510:	d016      	beq.n	8003540 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2200      	movs	r2, #0
 8003516:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2220      	movs	r2, #32
 800351c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352c:	f043 0220 	orr.w	r2, r3, #32
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e007      	b.n	8003550 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	695b      	ldr	r3, [r3, #20]
 8003546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800354a:	2b80      	cmp	r3, #128	@ 0x80
 800354c:	d1c3      	bne.n	80034d6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800354e:	2300      	movs	r3, #0
}
 8003550:	4618      	mov	r0, r3
 8003552:	3710      	adds	r7, #16
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003564:	e049      	b.n	80035fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	695b      	ldr	r3, [r3, #20]
 800356c:	f003 0310 	and.w	r3, r3, #16
 8003570:	2b10      	cmp	r3, #16
 8003572:	d119      	bne.n	80035a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f06f 0210 	mvn.w	r2, #16
 800357c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2220      	movs	r2, #32
 8003588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e030      	b.n	800360a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035a8:	f7fe fa30 	bl	8001a0c <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	68ba      	ldr	r2, [r7, #8]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d302      	bcc.n	80035be <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d11d      	bne.n	80035fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	695b      	ldr	r3, [r3, #20]
 80035c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035c8:	2b40      	cmp	r3, #64	@ 0x40
 80035ca:	d016      	beq.n	80035fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2220      	movs	r2, #32
 80035d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e6:	f043 0220 	orr.w	r2, r3, #32
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e007      	b.n	800360a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003604:	2b40      	cmp	r3, #64	@ 0x40
 8003606:	d1ae      	bne.n	8003566 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	3710      	adds	r7, #16
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}

08003612 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003612:	b480      	push	{r7}
 8003614:	b083      	sub	sp, #12
 8003616:	af00      	add	r7, sp, #0
 8003618:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003624:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003628:	d11b      	bne.n	8003662 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003632:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2220      	movs	r2, #32
 800363e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364e:	f043 0204 	orr.w	r2, r3, #4
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e000      	b.n	8003664 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	bc80      	pop	{r7}
 800366c:	4770      	bx	lr

0800366e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800366e:	b580      	push	{r7, lr}
 8003670:	b084      	sub	sp, #16
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d101      	bne.n	8003680 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e0e8      	b.n	8003852 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8003686:	b2db      	uxtb	r3, r3
 8003688:	2b00      	cmp	r3, #0
 800368a:	d106      	bne.n	800369a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f006 ffa1 	bl	800a5dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2203      	movs	r2, #3
 800369e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f002 fea4 	bl	80063fa <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6818      	ldr	r0, [r3, #0]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	3304      	adds	r3, #4
 80036ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036bc:	f002 fe7a 	bl	80063b4 <USB_CoreInit>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d005      	beq.n	80036d2 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2202      	movs	r2, #2
 80036ca:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e0bf      	b.n	8003852 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2100      	movs	r1, #0
 80036d8:	4618      	mov	r0, r3
 80036da:	f002 fea8 	bl	800642e <USB_SetCurrentMode>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d005      	beq.n	80036f0 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2202      	movs	r2, #2
 80036e8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e0b0      	b.n	8003852 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036f0:	2300      	movs	r3, #0
 80036f2:	73fb      	strb	r3, [r7, #15]
 80036f4:	e03e      	b.n	8003774 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80036f6:	7bfa      	ldrb	r2, [r7, #15]
 80036f8:	6879      	ldr	r1, [r7, #4]
 80036fa:	4613      	mov	r3, r2
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	4413      	add	r3, r2
 8003700:	00db      	lsls	r3, r3, #3
 8003702:	440b      	add	r3, r1
 8003704:	3311      	adds	r3, #17
 8003706:	2201      	movs	r2, #1
 8003708:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800370a:	7bfa      	ldrb	r2, [r7, #15]
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	4613      	mov	r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	4413      	add	r3, r2
 8003714:	00db      	lsls	r3, r3, #3
 8003716:	440b      	add	r3, r1
 8003718:	3310      	adds	r3, #16
 800371a:	7bfa      	ldrb	r2, [r7, #15]
 800371c:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800371e:	7bfa      	ldrb	r2, [r7, #15]
 8003720:	6879      	ldr	r1, [r7, #4]
 8003722:	4613      	mov	r3, r2
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	4413      	add	r3, r2
 8003728:	00db      	lsls	r3, r3, #3
 800372a:	440b      	add	r3, r1
 800372c:	3313      	adds	r3, #19
 800372e:	2200      	movs	r2, #0
 8003730:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003732:	7bfa      	ldrb	r2, [r7, #15]
 8003734:	6879      	ldr	r1, [r7, #4]
 8003736:	4613      	mov	r3, r2
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	4413      	add	r3, r2
 800373c:	00db      	lsls	r3, r3, #3
 800373e:	440b      	add	r3, r1
 8003740:	3320      	adds	r3, #32
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003746:	7bfa      	ldrb	r2, [r7, #15]
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	4613      	mov	r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	4413      	add	r3, r2
 8003750:	00db      	lsls	r3, r3, #3
 8003752:	440b      	add	r3, r1
 8003754:	3324      	adds	r3, #36	@ 0x24
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800375a:	7bfb      	ldrb	r3, [r7, #15]
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	1c5a      	adds	r2, r3, #1
 8003760:	4613      	mov	r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	4413      	add	r3, r2
 8003766:	00db      	lsls	r3, r3, #3
 8003768:	440b      	add	r3, r1
 800376a:	2200      	movs	r2, #0
 800376c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800376e:	7bfb      	ldrb	r3, [r7, #15]
 8003770:	3301      	adds	r3, #1
 8003772:	73fb      	strb	r3, [r7, #15]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	791b      	ldrb	r3, [r3, #4]
 8003778:	7bfa      	ldrb	r2, [r7, #15]
 800377a:	429a      	cmp	r2, r3
 800377c:	d3bb      	bcc.n	80036f6 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800377e:	2300      	movs	r3, #0
 8003780:	73fb      	strb	r3, [r7, #15]
 8003782:	e044      	b.n	800380e <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003784:	7bfa      	ldrb	r2, [r7, #15]
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	4613      	mov	r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	4413      	add	r3, r2
 800378e:	00db      	lsls	r3, r3, #3
 8003790:	440b      	add	r3, r1
 8003792:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8003796:	2200      	movs	r2, #0
 8003798:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800379a:	7bfa      	ldrb	r2, [r7, #15]
 800379c:	6879      	ldr	r1, [r7, #4]
 800379e:	4613      	mov	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	4413      	add	r3, r2
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	440b      	add	r3, r1
 80037a8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80037ac:	7bfa      	ldrb	r2, [r7, #15]
 80037ae:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80037b0:	7bfa      	ldrb	r2, [r7, #15]
 80037b2:	6879      	ldr	r1, [r7, #4]
 80037b4:	4613      	mov	r3, r2
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	4413      	add	r3, r2
 80037ba:	00db      	lsls	r3, r3, #3
 80037bc:	440b      	add	r3, r1
 80037be:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80037c2:	2200      	movs	r2, #0
 80037c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80037c6:	7bfa      	ldrb	r2, [r7, #15]
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	4613      	mov	r3, r2
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	4413      	add	r3, r2
 80037d0:	00db      	lsls	r3, r3, #3
 80037d2:	440b      	add	r3, r1
 80037d4:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80037dc:	7bfa      	ldrb	r2, [r7, #15]
 80037de:	6879      	ldr	r1, [r7, #4]
 80037e0:	4613      	mov	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	4413      	add	r3, r2
 80037e6:	00db      	lsls	r3, r3, #3
 80037e8:	440b      	add	r3, r1
 80037ea:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80037ee:	2200      	movs	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80037f2:	7bfa      	ldrb	r2, [r7, #15]
 80037f4:	6879      	ldr	r1, [r7, #4]
 80037f6:	4613      	mov	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	4413      	add	r3, r2
 80037fc:	00db      	lsls	r3, r3, #3
 80037fe:	440b      	add	r3, r1
 8003800:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8003804:	2200      	movs	r2, #0
 8003806:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003808:	7bfb      	ldrb	r3, [r7, #15]
 800380a:	3301      	adds	r3, #1
 800380c:	73fb      	strb	r3, [r7, #15]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	791b      	ldrb	r3, [r3, #4]
 8003812:	7bfa      	ldrb	r2, [r7, #15]
 8003814:	429a      	cmp	r2, r3
 8003816:	d3b5      	bcc.n	8003784 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6818      	ldr	r0, [r3, #0]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	3304      	adds	r3, #4
 8003820:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003822:	f002 fe10 	bl	8006446 <USB_DevInit>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d005      	beq.n	8003838 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2202      	movs	r2, #2
 8003830:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e00c      	b.n	8003852 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2201      	movs	r2, #1
 8003842:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4618      	mov	r0, r3
 800384c:	f005 f88f 	bl	800896e <USB_DevDisconnect>

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}

0800385a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800385a:	b580      	push	{r7, lr}
 800385c:	b082      	sub	sp, #8
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003868:	2b01      	cmp	r3, #1
 800386a:	d101      	bne.n	8003870 <HAL_PCD_Start+0x16>
 800386c:	2302      	movs	r3, #2
 800386e:	e016      	b.n	800389e <HAL_PCD_Start+0x44>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4618      	mov	r0, r3
 800387e:	f002 fda6 	bl	80063ce <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003882:	2101      	movs	r1, #1
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f007 f91c 	bl	800aac2 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4618      	mov	r0, r3
 8003890:	f005 f863 	bl	800895a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3708      	adds	r7, #8
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}

080038a6 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80038a6:	b580      	push	{r7, lr}
 80038a8:	b088      	sub	sp, #32
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4618      	mov	r0, r3
 80038b4:	f005 f865 	bl	8008982 <USB_ReadInterrupts>
 80038b8:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80038ba:	69bb      	ldr	r3, [r7, #24]
 80038bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d003      	beq.n	80038cc <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f000 fb1a 	bl	8003efe <PCD_EP_ISR_Handler>

    return;
 80038ca:	e119      	b.n	8003b00 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d013      	beq.n	80038fe <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80038de:	b29a      	uxth	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038e8:	b292      	uxth	r2, r2
 80038ea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f006 feef 	bl	800a6d2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80038f4:	2100      	movs	r1, #0
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 f905 	bl	8003b06 <HAL_PCD_SetAddress>

    return;
 80038fc:	e100      	b.n	8003b00 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d00c      	beq.n	8003922 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003910:	b29a      	uxth	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800391a:	b292      	uxth	r2, r2
 800391c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003920:	e0ee      	b.n	8003b00 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00c      	beq.n	8003946 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003934:	b29a      	uxth	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800393e:	b292      	uxth	r2, r2
 8003940:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003944:	e0dc      	b.n	8003b00 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d027      	beq.n	80039a0 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003958:	b29a      	uxth	r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f022 0204 	bic.w	r2, r2, #4
 8003962:	b292      	uxth	r2, r2
 8003964:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003970:	b29a      	uxth	r2, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f022 0208 	bic.w	r2, r2, #8
 800397a:	b292      	uxth	r2, r2
 800397c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f006 fedf 	bl	800a744 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800398e:	b29a      	uxth	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003998:	b292      	uxth	r2, r2
 800399a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800399e:	e0af      	b.n	8003b00 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f000 8083 	beq.w	8003ab2 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 80039ac:	2300      	movs	r3, #0
 80039ae:	77fb      	strb	r3, [r7, #31]
 80039b0:	e010      	b.n	80039d4 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	461a      	mov	r2, r3
 80039b8:	7ffb      	ldrb	r3, [r7, #31]
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	441a      	add	r2, r3
 80039be:	7ffb      	ldrb	r3, [r7, #31]
 80039c0:	8812      	ldrh	r2, [r2, #0]
 80039c2:	b292      	uxth	r2, r2
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	3320      	adds	r3, #32
 80039c8:	443b      	add	r3, r7
 80039ca:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 80039ce:	7ffb      	ldrb	r3, [r7, #31]
 80039d0:	3301      	adds	r3, #1
 80039d2:	77fb      	strb	r3, [r7, #31]
 80039d4:	7ffb      	ldrb	r3, [r7, #31]
 80039d6:	2b07      	cmp	r3, #7
 80039d8:	d9eb      	bls.n	80039b2 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f042 0201 	orr.w	r2, r2, #1
 80039ec:	b292      	uxth	r2, r2
 80039ee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80039fa:	b29a      	uxth	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f022 0201 	bic.w	r2, r2, #1
 8003a04:	b292      	uxth	r2, r2
 8003a06:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8003a0a:	bf00      	nop
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0f6      	beq.n	8003a0c <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a30:	b292      	uxth	r2, r2
 8003a32:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8003a36:	2300      	movs	r3, #0
 8003a38:	77fb      	strb	r3, [r7, #31]
 8003a3a:	e00f      	b.n	8003a5c <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8003a3c:	7ffb      	ldrb	r3, [r7, #31]
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	6812      	ldr	r2, [r2, #0]
 8003a42:	4611      	mov	r1, r2
 8003a44:	7ffa      	ldrb	r2, [r7, #31]
 8003a46:	0092      	lsls	r2, r2, #2
 8003a48:	440a      	add	r2, r1
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	3320      	adds	r3, #32
 8003a4e:	443b      	add	r3, r7
 8003a50:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003a54:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8003a56:	7ffb      	ldrb	r3, [r7, #31]
 8003a58:	3301      	adds	r3, #1
 8003a5a:	77fb      	strb	r3, [r7, #31]
 8003a5c:	7ffb      	ldrb	r3, [r7, #31]
 8003a5e:	2b07      	cmp	r3, #7
 8003a60:	d9ec      	bls.n	8003a3c <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003a6a:	b29a      	uxth	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f042 0208 	orr.w	r2, r2, #8
 8003a74:	b292      	uxth	r2, r2
 8003a76:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a8c:	b292      	uxth	r2, r2
 8003a8e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003a9a:	b29a      	uxth	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f042 0204 	orr.w	r2, r2, #4
 8003aa4:	b292      	uxth	r2, r2
 8003aa6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f006 fe30 	bl	800a710 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003ab0:	e026      	b.n	8003b00 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003ab2:	69bb      	ldr	r3, [r7, #24]
 8003ab4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d00f      	beq.n	8003adc <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003ac4:	b29a      	uxth	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003ace:	b292      	uxth	r2, r2
 8003ad0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f006 fdee 	bl	800a6b6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003ada:	e011      	b.n	8003b00 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00c      	beq.n	8003b00 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003af8:	b292      	uxth	r2, r2
 8003afa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003afe:	bf00      	nop
  }
}
 8003b00:	3720      	adds	r7, #32
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b082      	sub	sp, #8
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
 8003b0e:	460b      	mov	r3, r1
 8003b10:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d101      	bne.n	8003b20 <HAL_PCD_SetAddress+0x1a>
 8003b1c:	2302      	movs	r3, #2
 8003b1e:	e012      	b.n	8003b46 <HAL_PCD_SetAddress+0x40>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	78fa      	ldrb	r2, [r7, #3]
 8003b2c:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	78fa      	ldrb	r2, [r7, #3]
 8003b34:	4611      	mov	r1, r2
 8003b36:	4618      	mov	r0, r3
 8003b38:	f004 fefc 	bl	8008934 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b084      	sub	sp, #16
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
 8003b56:	4608      	mov	r0, r1
 8003b58:	4611      	mov	r1, r2
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	70fb      	strb	r3, [r7, #3]
 8003b60:	460b      	mov	r3, r1
 8003b62:	803b      	strh	r3, [r7, #0]
 8003b64:	4613      	mov	r3, r2
 8003b66:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003b6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	da0e      	bge.n	8003b92 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b74:	78fb      	ldrb	r3, [r7, #3]
 8003b76:	f003 0207 	and.w	r2, r3, #7
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	4413      	add	r3, r2
 8003b80:	00db      	lsls	r3, r3, #3
 8003b82:	3310      	adds	r3, #16
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	4413      	add	r3, r2
 8003b88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	705a      	strb	r2, [r3, #1]
 8003b90:	e00e      	b.n	8003bb0 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b92:	78fb      	ldrb	r3, [r7, #3]
 8003b94:	f003 0207 	and.w	r2, r3, #7
 8003b98:	4613      	mov	r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	4413      	add	r3, r2
 8003b9e:	00db      	lsls	r3, r3, #3
 8003ba0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2200      	movs	r2, #0
 8003bae:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003bb0:	78fb      	ldrb	r3, [r7, #3]
 8003bb2:	f003 0307 	and.w	r3, r3, #7
 8003bb6:	b2da      	uxtb	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003bbc:	883a      	ldrh	r2, [r7, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	78ba      	ldrb	r2, [r7, #2]
 8003bc6:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003bc8:	78bb      	ldrb	r3, [r7, #2]
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d102      	bne.n	8003bd4 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d101      	bne.n	8003be2 <HAL_PCD_EP_Open+0x94>
 8003bde:	2302      	movs	r3, #2
 8003be0:	e00e      	b.n	8003c00 <HAL_PCD_EP_Open+0xb2>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2201      	movs	r2, #1
 8003be6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	68f9      	ldr	r1, [r7, #12]
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f002 fc45 	bl	8006480 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8003bfe:	7afb      	ldrb	r3, [r7, #11]
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3710      	adds	r7, #16
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	460b      	mov	r3, r1
 8003c12:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003c14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	da0e      	bge.n	8003c3a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c1c:	78fb      	ldrb	r3, [r7, #3]
 8003c1e:	f003 0207 	and.w	r2, r3, #7
 8003c22:	4613      	mov	r3, r2
 8003c24:	009b      	lsls	r3, r3, #2
 8003c26:	4413      	add	r3, r2
 8003c28:	00db      	lsls	r3, r3, #3
 8003c2a:	3310      	adds	r3, #16
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	4413      	add	r3, r2
 8003c30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2201      	movs	r2, #1
 8003c36:	705a      	strb	r2, [r3, #1]
 8003c38:	e00e      	b.n	8003c58 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c3a:	78fb      	ldrb	r3, [r7, #3]
 8003c3c:	f003 0207 	and.w	r2, r3, #7
 8003c40:	4613      	mov	r3, r2
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	4413      	add	r3, r2
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	4413      	add	r3, r2
 8003c50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c58:	78fb      	ldrb	r3, [r7, #3]
 8003c5a:	f003 0307 	and.w	r3, r3, #7
 8003c5e:	b2da      	uxtb	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d101      	bne.n	8003c72 <HAL_PCD_EP_Close+0x6a>
 8003c6e:	2302      	movs	r3, #2
 8003c70:	e00e      	b.n	8003c90 <HAL_PCD_EP_Close+0x88>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2201      	movs	r2, #1
 8003c76:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68f9      	ldr	r1, [r7, #12]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f002 ffbd 	bl	8006c00 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8003c8e:	2300      	movs	r3, #0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3710      	adds	r7, #16
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b086      	sub	sp, #24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	607a      	str	r2, [r7, #4]
 8003ca2:	603b      	str	r3, [r7, #0]
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ca8:	7afb      	ldrb	r3, [r7, #11]
 8003caa:	f003 0207 	and.w	r2, r3, #7
 8003cae:	4613      	mov	r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	4413      	add	r3, r2
 8003cb4:	00db      	lsls	r3, r3, #3
 8003cb6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	683a      	ldr	r2, [r7, #0]
 8003cca:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003cd8:	7afb      	ldrb	r3, [r7, #11]
 8003cda:	f003 0307 	and.w	r3, r3, #7
 8003cde:	b2da      	uxtb	r2, r3
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	6979      	ldr	r1, [r7, #20]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f003 f974 	bl	8006fd8 <USB_EPStartXfer>

  return HAL_OK;
 8003cf0:	2300      	movs	r3, #0
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3718      	adds	r7, #24
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}

08003cfa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003cfa:	b480      	push	{r7}
 8003cfc:	b083      	sub	sp, #12
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	6078      	str	r0, [r7, #4]
 8003d02:	460b      	mov	r3, r1
 8003d04:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003d06:	78fb      	ldrb	r3, [r7, #3]
 8003d08:	f003 0207 	and.w	r2, r3, #7
 8003d0c:	6879      	ldr	r1, [r7, #4]
 8003d0e:	4613      	mov	r3, r2
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	4413      	add	r3, r2
 8003d14:	00db      	lsls	r3, r3, #3
 8003d16:	440b      	add	r3, r1
 8003d18:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003d1c:	681b      	ldr	r3, [r3, #0]
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bc80      	pop	{r7}
 8003d26:	4770      	bx	lr

08003d28 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b086      	sub	sp, #24
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	607a      	str	r2, [r7, #4]
 8003d32:	603b      	str	r3, [r7, #0]
 8003d34:	460b      	mov	r3, r1
 8003d36:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d38:	7afb      	ldrb	r3, [r7, #11]
 8003d3a:	f003 0207 	and.w	r2, r3, #7
 8003d3e:	4613      	mov	r3, r2
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	4413      	add	r3, r2
 8003d44:	00db      	lsls	r3, r3, #3
 8003d46:	3310      	adds	r3, #16
 8003d48:	68fa      	ldr	r2, [r7, #12]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	683a      	ldr	r2, [r7, #0]
 8003d58:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	2201      	movs	r2, #1
 8003d72:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d74:	7afb      	ldrb	r3, [r7, #11]
 8003d76:	f003 0307 	and.w	r3, r3, #7
 8003d7a:	b2da      	uxtb	r2, r3
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	6979      	ldr	r1, [r7, #20]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f003 f926 	bl	8006fd8 <USB_EPStartXfer>

  return HAL_OK;
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3718      	adds	r7, #24
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}

08003d96 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d96:	b580      	push	{r7, lr}
 8003d98:	b084      	sub	sp, #16
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]
 8003d9e:	460b      	mov	r3, r1
 8003da0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003da2:	78fb      	ldrb	r3, [r7, #3]
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	7912      	ldrb	r2, [r2, #4]
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d901      	bls.n	8003db4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e04c      	b.n	8003e4e <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003db4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	da0e      	bge.n	8003dda <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003dbc:	78fb      	ldrb	r3, [r7, #3]
 8003dbe:	f003 0207 	and.w	r2, r3, #7
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	009b      	lsls	r3, r3, #2
 8003dc6:	4413      	add	r3, r2
 8003dc8:	00db      	lsls	r3, r3, #3
 8003dca:	3310      	adds	r3, #16
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	4413      	add	r3, r2
 8003dd0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	705a      	strb	r2, [r3, #1]
 8003dd8:	e00c      	b.n	8003df4 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003dda:	78fa      	ldrb	r2, [r7, #3]
 8003ddc:	4613      	mov	r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	4413      	add	r3, r2
 8003de2:	00db      	lsls	r3, r3, #3
 8003de4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	4413      	add	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2201      	movs	r2, #1
 8003df8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003dfa:	78fb      	ldrb	r3, [r7, #3]
 8003dfc:	f003 0307 	and.w	r3, r3, #7
 8003e00:	b2da      	uxtb	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d101      	bne.n	8003e14 <HAL_PCD_EP_SetStall+0x7e>
 8003e10:	2302      	movs	r3, #2
 8003e12:	e01c      	b.n	8003e4e <HAL_PCD_EP_SetStall+0xb8>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	68f9      	ldr	r1, [r7, #12]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f004 fc89 	bl	800873a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003e28:	78fb      	ldrb	r3, [r7, #3]
 8003e2a:	f003 0307 	and.w	r3, r3, #7
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d108      	bne.n	8003e44 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	4610      	mov	r0, r2
 8003e40:	f004 fdae 	bl	80089a0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3710      	adds	r7, #16
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b084      	sub	sp, #16
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
 8003e5e:	460b      	mov	r3, r1
 8003e60:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003e62:	78fb      	ldrb	r3, [r7, #3]
 8003e64:	f003 030f 	and.w	r3, r3, #15
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	7912      	ldrb	r2, [r2, #4]
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d901      	bls.n	8003e74 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e040      	b.n	8003ef6 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003e74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	da0e      	bge.n	8003e9a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e7c:	78fb      	ldrb	r3, [r7, #3]
 8003e7e:	f003 0207 	and.w	r2, r3, #7
 8003e82:	4613      	mov	r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	4413      	add	r3, r2
 8003e88:	00db      	lsls	r3, r3, #3
 8003e8a:	3310      	adds	r3, #16
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	4413      	add	r3, r2
 8003e90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2201      	movs	r2, #1
 8003e96:	705a      	strb	r2, [r3, #1]
 8003e98:	e00e      	b.n	8003eb8 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e9a:	78fb      	ldrb	r3, [r7, #3]
 8003e9c:	f003 0207 	and.w	r2, r3, #7
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	4413      	add	r3, r2
 8003ea6:	00db      	lsls	r3, r3, #3
 8003ea8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	4413      	add	r3, r2
 8003eb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ebe:	78fb      	ldrb	r3, [r7, #3]
 8003ec0:	f003 0307 	and.w	r3, r3, #7
 8003ec4:	b2da      	uxtb	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d101      	bne.n	8003ed8 <HAL_PCD_EP_ClrStall+0x82>
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	e00e      	b.n	8003ef6 <HAL_PCD_EP_ClrStall+0xa0>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68f9      	ldr	r1, [r7, #12]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f004 fc77 	bl	80087da <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b096      	sub	sp, #88	@ 0x58
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003f06:	e3bb      	b.n	8004680 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003f10:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003f14:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	f003 030f 	and.w	r3, r3, #15
 8003f1e:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8003f22:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	f040 8175 	bne.w	8004216 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003f2c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003f30:	f003 0310 	and.w	r3, r3, #16
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d14e      	bne.n	8003fd6 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	881b      	ldrh	r3, [r3, #0]
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003f44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f48:	81fb      	strh	r3, [r7, #14]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	89fb      	ldrh	r3, [r7, #14]
 8003f50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	3310      	adds	r3, #16
 8003f60:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	00db      	lsls	r3, r3, #3
 8003f74:	4413      	add	r3, r2
 8003f76:	3302      	adds	r3, #2
 8003f78:	005b      	lsls	r3, r3, #1
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	6812      	ldr	r2, [r2, #0]
 8003f7e:	4413      	add	r3, r2
 8003f80:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003f84:	881b      	ldrh	r3, [r3, #0]
 8003f86:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003f8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f8c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003f8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f90:	695a      	ldr	r2, [r3, #20]
 8003f92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	441a      	add	r2, r3
 8003f98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f9a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003f9c:	2100      	movs	r1, #0
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f006 fb6f 	bl	800a682 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	7b5b      	ldrb	r3, [r3, #13]
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 8368 	beq.w	8004680 <PCD_EP_ISR_Handler+0x782>
 8003fb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f040 8363 	bne.w	8004680 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	7b5b      	ldrb	r3, [r3, #13]
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003fc4:	b2da      	uxtb	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	735a      	strb	r2, [r3, #13]
 8003fd4:	e354      	b.n	8004680 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003fdc:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	881b      	ldrh	r3, [r3, #0]
 8003fe4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003fe8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003fec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d034      	beq.n	800405e <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	461a      	mov	r2, r3
 8004000:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	00db      	lsls	r3, r3, #3
 8004006:	4413      	add	r3, r2
 8004008:	3306      	adds	r3, #6
 800400a:	005b      	lsls	r3, r3, #1
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	6812      	ldr	r2, [r2, #0]
 8004010:	4413      	add	r3, r2
 8004012:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004016:	881b      	ldrh	r3, [r3, #0]
 8004018:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800401c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800401e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6818      	ldr	r0, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800402a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800402c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800402e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004030:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004032:	b29b      	uxth	r3, r3
 8004034:	f004 fd05 	bl	8008a42 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	881b      	ldrh	r3, [r3, #0]
 800403e:	b29a      	uxth	r2, r3
 8004040:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004044:	4013      	ands	r3, r2
 8004046:	823b      	strh	r3, [r7, #16]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	8a3a      	ldrh	r2, [r7, #16]
 800404e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004052:	b292      	uxth	r2, r2
 8004054:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f006 fae6 	bl	800a628 <HAL_PCD_SetupStageCallback>
 800405c:	e310      	b.n	8004680 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800405e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8004062:	2b00      	cmp	r3, #0
 8004064:	f280 830c 	bge.w	8004680 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	881b      	ldrh	r3, [r3, #0]
 800406e:	b29a      	uxth	r2, r3
 8004070:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004074:	4013      	ands	r3, r2
 8004076:	83fb      	strh	r3, [r7, #30]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	8bfa      	ldrh	r2, [r7, #30]
 800407e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004082:	b292      	uxth	r2, r2
 8004084:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800408e:	b29b      	uxth	r3, r3
 8004090:	461a      	mov	r2, r3
 8004092:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	4413      	add	r3, r2
 800409a:	3306      	adds	r3, #6
 800409c:	005b      	lsls	r3, r3, #1
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	6812      	ldr	r2, [r2, #0]
 80040a2:	4413      	add	r3, r2
 80040a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80040a8:	881b      	ldrh	r3, [r3, #0]
 80040aa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80040ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040b0:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80040b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040b4:	69db      	ldr	r3, [r3, #28]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d019      	beq.n	80040ee <PCD_EP_ISR_Handler+0x1f0>
 80040ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d015      	beq.n	80040ee <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6818      	ldr	r0, [r3, #0]
 80040c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040c8:	6959      	ldr	r1, [r3, #20]
 80040ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040cc:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80040ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040d0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	f004 fcb5 	bl	8008a42 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80040d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040da:	695a      	ldr	r2, [r3, #20]
 80040dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040de:	69db      	ldr	r3, [r3, #28]
 80040e0:	441a      	add	r2, r3
 80040e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040e4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80040e6:	2100      	movs	r1, #0
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f006 faaf 	bl	800a64c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	881b      	ldrh	r3, [r3, #0]
 80040f4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80040f8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80040fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004100:	2b00      	cmp	r3, #0
 8004102:	f040 82bd 	bne.w	8004680 <PCD_EP_ISR_Handler+0x782>
 8004106:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800410a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800410e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004112:	f000 82b5 	beq.w	8004680 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	61bb      	str	r3, [r7, #24]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004124:	b29b      	uxth	r3, r3
 8004126:	461a      	mov	r2, r3
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	4413      	add	r3, r2
 800412c:	61bb      	str	r3, [r7, #24]
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004134:	617b      	str	r3, [r7, #20]
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	881b      	ldrh	r3, [r3, #0]
 800413a:	b29b      	uxth	r3, r3
 800413c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004140:	b29a      	uxth	r2, r3
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	801a      	strh	r2, [r3, #0]
 8004146:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	2b3e      	cmp	r3, #62	@ 0x3e
 800414c:	d91d      	bls.n	800418a <PCD_EP_ISR_Handler+0x28c>
 800414e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	095b      	lsrs	r3, r3, #5
 8004154:	647b      	str	r3, [r7, #68]	@ 0x44
 8004156:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004158:	691b      	ldr	r3, [r3, #16]
 800415a:	f003 031f 	and.w	r3, r3, #31
 800415e:	2b00      	cmp	r3, #0
 8004160:	d102      	bne.n	8004168 <PCD_EP_ISR_Handler+0x26a>
 8004162:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004164:	3b01      	subs	r3, #1
 8004166:	647b      	str	r3, [r7, #68]	@ 0x44
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	881b      	ldrh	r3, [r3, #0]
 800416c:	b29a      	uxth	r2, r3
 800416e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004170:	b29b      	uxth	r3, r3
 8004172:	029b      	lsls	r3, r3, #10
 8004174:	b29b      	uxth	r3, r3
 8004176:	4313      	orrs	r3, r2
 8004178:	b29b      	uxth	r3, r3
 800417a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800417e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004182:	b29a      	uxth	r2, r3
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	801a      	strh	r2, [r3, #0]
 8004188:	e026      	b.n	80041d8 <PCD_EP_ISR_Handler+0x2da>
 800418a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10a      	bne.n	80041a8 <PCD_EP_ISR_Handler+0x2aa>
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	881b      	ldrh	r3, [r3, #0]
 8004196:	b29b      	uxth	r3, r3
 8004198:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800419c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	801a      	strh	r2, [r3, #0]
 80041a6:	e017      	b.n	80041d8 <PCD_EP_ISR_Handler+0x2da>
 80041a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041aa:	691b      	ldr	r3, [r3, #16]
 80041ac:	085b      	lsrs	r3, r3, #1
 80041ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80041b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	f003 0301 	and.w	r3, r3, #1
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d002      	beq.n	80041c2 <PCD_EP_ISR_Handler+0x2c4>
 80041bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041be:	3301      	adds	r3, #1
 80041c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	881b      	ldrh	r3, [r3, #0]
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	029b      	lsls	r3, r3, #10
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	4313      	orrs	r3, r2
 80041d2:	b29a      	uxth	r2, r3
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	881b      	ldrh	r3, [r3, #0]
 80041de:	b29b      	uxth	r3, r3
 80041e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80041e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041e8:	827b      	strh	r3, [r7, #18]
 80041ea:	8a7b      	ldrh	r3, [r7, #18]
 80041ec:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80041f0:	827b      	strh	r3, [r7, #18]
 80041f2:	8a7b      	ldrh	r3, [r7, #18]
 80041f4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80041f8:	827b      	strh	r3, [r7, #18]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	8a7b      	ldrh	r3, [r7, #18]
 8004200:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004204:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004208:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800420c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004210:	b29b      	uxth	r3, r3
 8004212:	8013      	strh	r3, [r2, #0]
 8004214:	e234      	b.n	8004680 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	461a      	mov	r2, r3
 800421c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	4413      	add	r3, r2
 8004224:	881b      	ldrh	r3, [r3, #0]
 8004226:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800422a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800422e:	2b00      	cmp	r3, #0
 8004230:	f280 80fc 	bge.w	800442c <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	461a      	mov	r2, r3
 800423a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	4413      	add	r3, r2
 8004242:	881b      	ldrh	r3, [r3, #0]
 8004244:	b29a      	uxth	r2, r3
 8004246:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800424a:	4013      	ands	r3, r2
 800424c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	461a      	mov	r2, r3
 8004256:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4413      	add	r3, r2
 800425e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8004262:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004266:	b292      	uxth	r2, r2
 8004268:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800426a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800426e:	4613      	mov	r3, r2
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	4413      	add	r3, r2
 8004274:	00db      	lsls	r3, r3, #3
 8004276:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	4413      	add	r3, r2
 800427e:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004280:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004282:	7b1b      	ldrb	r3, [r3, #12]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d125      	bne.n	80042d4 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004290:	b29b      	uxth	r3, r3
 8004292:	461a      	mov	r2, r3
 8004294:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	00db      	lsls	r3, r3, #3
 800429a:	4413      	add	r3, r2
 800429c:	3306      	adds	r3, #6
 800429e:	005b      	lsls	r3, r3, #1
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	6812      	ldr	r2, [r2, #0]
 80042a4:	4413      	add	r3, r2
 80042a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80042aa:	881b      	ldrh	r3, [r3, #0]
 80042ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042b0:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 80042b4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f000 8092 	beq.w	80043e2 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6818      	ldr	r0, [r3, #0]
 80042c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042c4:	6959      	ldr	r1, [r3, #20]
 80042c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042c8:	88da      	ldrh	r2, [r3, #6]
 80042ca:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80042ce:	f004 fbb8 	bl	8008a42 <USB_ReadPMA>
 80042d2:	e086      	b.n	80043e2 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80042d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042d6:	78db      	ldrb	r3, [r3, #3]
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d10a      	bne.n	80042f2 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80042dc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80042e0:	461a      	mov	r2, r3
 80042e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 f9d9 	bl	800469c <HAL_PCD_EP_DB_Receive>
 80042ea:	4603      	mov	r3, r0
 80042ec:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80042f0:	e077      	b.n	80043e2 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	461a      	mov	r2, r3
 80042f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	4413      	add	r3, r2
 8004300:	881b      	ldrh	r3, [r3, #0]
 8004302:	b29b      	uxth	r3, r3
 8004304:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004308:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800430c:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	461a      	mov	r2, r3
 8004316:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	441a      	add	r2, r3
 800431e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8004322:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004326:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800432a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800432e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004332:	b29b      	uxth	r3, r3
 8004334:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	461a      	mov	r2, r3
 800433c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4413      	add	r3, r2
 8004344:	881b      	ldrh	r3, [r3, #0]
 8004346:	b29b      	uxth	r3, r3
 8004348:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d024      	beq.n	800439a <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004358:	b29b      	uxth	r3, r3
 800435a:	461a      	mov	r2, r3
 800435c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	00db      	lsls	r3, r3, #3
 8004362:	4413      	add	r3, r2
 8004364:	3302      	adds	r3, #2
 8004366:	005b      	lsls	r3, r3, #1
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	6812      	ldr	r2, [r2, #0]
 800436c:	4413      	add	r3, r2
 800436e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004372:	881b      	ldrh	r3, [r3, #0]
 8004374:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004378:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800437c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004380:	2b00      	cmp	r3, #0
 8004382:	d02e      	beq.n	80043e2 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6818      	ldr	r0, [r3, #0]
 8004388:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800438a:	6959      	ldr	r1, [r3, #20]
 800438c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800438e:	891a      	ldrh	r2, [r3, #8]
 8004390:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004394:	f004 fb55 	bl	8008a42 <USB_ReadPMA>
 8004398:	e023      	b.n	80043e2 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	461a      	mov	r2, r3
 80043a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	00db      	lsls	r3, r3, #3
 80043ac:	4413      	add	r3, r2
 80043ae:	3306      	adds	r3, #6
 80043b0:	005b      	lsls	r3, r3, #1
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	6812      	ldr	r2, [r2, #0]
 80043b6:	4413      	add	r3, r2
 80043b8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80043bc:	881b      	ldrh	r3, [r3, #0]
 80043be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043c2:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80043c6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d009      	beq.n	80043e2 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6818      	ldr	r0, [r3, #0]
 80043d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043d4:	6959      	ldr	r1, [r3, #20]
 80043d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043d8:	895a      	ldrh	r2, [r3, #10]
 80043da:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80043de:	f004 fb30 	bl	8008a42 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80043e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043e4:	69da      	ldr	r2, [r3, #28]
 80043e6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80043ea:	441a      	add	r2, r3
 80043ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043ee:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80043f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043f2:	695a      	ldr	r2, [r3, #20]
 80043f4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80043f8:	441a      	add	r2, r3
 80043fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043fc:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80043fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d005      	beq.n	8004412 <PCD_EP_ISR_Handler+0x514>
 8004406:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 800440a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800440c:	691b      	ldr	r3, [r3, #16]
 800440e:	429a      	cmp	r2, r3
 8004410:	d206      	bcs.n	8004420 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004412:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004414:	781b      	ldrb	r3, [r3, #0]
 8004416:	4619      	mov	r1, r3
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f006 f917 	bl	800a64c <HAL_PCD_DataOutStageCallback>
 800441e:	e005      	b.n	800442c <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004426:	4618      	mov	r0, r3
 8004428:	f002 fdd6 	bl	8006fd8 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800442c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004430:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004434:	2b00      	cmp	r3, #0
 8004436:	f000 8123 	beq.w	8004680 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 800443a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800443e:	4613      	mov	r3, r2
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	4413      	add	r3, r2
 8004444:	00db      	lsls	r3, r3, #3
 8004446:	3310      	adds	r3, #16
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	4413      	add	r3, r2
 800444c:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	461a      	mov	r2, r3
 8004454:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	4413      	add	r3, r2
 800445c:	881b      	ldrh	r3, [r3, #0]
 800445e:	b29b      	uxth	r3, r3
 8004460:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8004464:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004468:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	461a      	mov	r2, r3
 8004472:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	441a      	add	r2, r3
 800447a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800447e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004482:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004486:	b29b      	uxth	r3, r3
 8004488:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800448a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800448c:	78db      	ldrb	r3, [r3, #3]
 800448e:	2b01      	cmp	r3, #1
 8004490:	f040 80a2 	bne.w	80045d8 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8004494:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004496:	2200      	movs	r2, #0
 8004498:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800449a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800449c:	7b1b      	ldrb	r3, [r3, #12]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	f000 8093 	beq.w	80045ca <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80044a4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80044a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d046      	beq.n	800453e <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80044b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044b2:	785b      	ldrb	r3, [r3, #1]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d126      	bne.n	8004506 <PCD_EP_ISR_Handler+0x608>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	461a      	mov	r2, r3
 80044ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044cc:	4413      	add	r3, r2
 80044ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80044d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	011a      	lsls	r2, r3, #4
 80044d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d8:	4413      	add	r3, r2
 80044da:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80044de:	623b      	str	r3, [r7, #32]
 80044e0:	6a3b      	ldr	r3, [r7, #32]
 80044e2:	881b      	ldrh	r3, [r3, #0]
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	801a      	strh	r2, [r3, #0]
 80044f0:	6a3b      	ldr	r3, [r7, #32]
 80044f2:	881b      	ldrh	r3, [r3, #0]
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80044fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80044fe:	b29a      	uxth	r2, r3
 8004500:	6a3b      	ldr	r3, [r7, #32]
 8004502:	801a      	strh	r2, [r3, #0]
 8004504:	e061      	b.n	80045ca <PCD_EP_ISR_Handler+0x6cc>
 8004506:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004508:	785b      	ldrb	r3, [r3, #1]
 800450a:	2b01      	cmp	r3, #1
 800450c:	d15d      	bne.n	80045ca <PCD_EP_ISR_Handler+0x6cc>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800451c:	b29b      	uxth	r3, r3
 800451e:	461a      	mov	r2, r3
 8004520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004522:	4413      	add	r3, r2
 8004524:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004526:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004528:	781b      	ldrb	r3, [r3, #0]
 800452a:	011a      	lsls	r2, r3, #4
 800452c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800452e:	4413      	add	r3, r2
 8004530:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004534:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004538:	2200      	movs	r2, #0
 800453a:	801a      	strh	r2, [r3, #0]
 800453c:	e045      	b.n	80045ca <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004544:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004546:	785b      	ldrb	r3, [r3, #1]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d126      	bne.n	800459a <PCD_EP_ISR_Handler+0x69c>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	637b      	str	r3, [r7, #52]	@ 0x34
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800455a:	b29b      	uxth	r3, r3
 800455c:	461a      	mov	r2, r3
 800455e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004560:	4413      	add	r3, r2
 8004562:	637b      	str	r3, [r7, #52]	@ 0x34
 8004564:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	011a      	lsls	r2, r3, #4
 800456a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800456c:	4413      	add	r3, r2
 800456e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004572:	633b      	str	r3, [r7, #48]	@ 0x30
 8004574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004576:	881b      	ldrh	r3, [r3, #0]
 8004578:	b29b      	uxth	r3, r3
 800457a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800457e:	b29a      	uxth	r2, r3
 8004580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004582:	801a      	strh	r2, [r3, #0]
 8004584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004586:	881b      	ldrh	r3, [r3, #0]
 8004588:	b29b      	uxth	r3, r3
 800458a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800458e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004592:	b29a      	uxth	r2, r3
 8004594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004596:	801a      	strh	r2, [r3, #0]
 8004598:	e017      	b.n	80045ca <PCD_EP_ISR_Handler+0x6cc>
 800459a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800459c:	785b      	ldrb	r3, [r3, #1]
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d113      	bne.n	80045ca <PCD_EP_ISR_Handler+0x6cc>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	461a      	mov	r2, r3
 80045ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045b0:	4413      	add	r3, r2
 80045b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045b6:	781b      	ldrb	r3, [r3, #0]
 80045b8:	011a      	lsls	r2, r3, #4
 80045ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045bc:	4413      	add	r3, r2
 80045be:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80045c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80045c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045c6:	2200      	movs	r2, #0
 80045c8:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80045ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045cc:	781b      	ldrb	r3, [r3, #0]
 80045ce:	4619      	mov	r1, r3
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f006 f856 	bl	800a682 <HAL_PCD_DataInStageCallback>
 80045d6:	e053      	b.n	8004680 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80045d8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80045dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d146      	bne.n	8004672 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	461a      	mov	r2, r3
 80045f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	00db      	lsls	r3, r3, #3
 80045f6:	4413      	add	r3, r2
 80045f8:	3302      	adds	r3, #2
 80045fa:	005b      	lsls	r3, r3, #1
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	6812      	ldr	r2, [r2, #0]
 8004600:	4413      	add	r3, r2
 8004602:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004606:	881b      	ldrh	r3, [r3, #0]
 8004608:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800460c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8004610:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004612:	699a      	ldr	r2, [r3, #24]
 8004614:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004618:	429a      	cmp	r2, r3
 800461a:	d907      	bls.n	800462c <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 800461c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800461e:	699a      	ldr	r2, [r3, #24]
 8004620:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004624:	1ad2      	subs	r2, r2, r3
 8004626:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004628:	619a      	str	r2, [r3, #24]
 800462a:	e002      	b.n	8004632 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 800462c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800462e:	2200      	movs	r2, #0
 8004630:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8004632:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d106      	bne.n	8004648 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800463a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	4619      	mov	r1, r3
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f006 f81e 	bl	800a682 <HAL_PCD_DataInStageCallback>
 8004646:	e01b      	b.n	8004680 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8004648:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800464a:	695a      	ldr	r2, [r3, #20]
 800464c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004650:	441a      	add	r2, r3
 8004652:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004654:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8004656:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004658:	69da      	ldr	r2, [r3, #28]
 800465a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800465e:	441a      	add	r2, r3
 8004660:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004662:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800466a:	4618      	mov	r0, r3
 800466c:	f002 fcb4 	bl	8006fd8 <USB_EPStartXfer>
 8004670:	e006      	b.n	8004680 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004672:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004676:	461a      	mov	r2, r3
 8004678:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f91b 	bl	80048b6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004688:	b29b      	uxth	r3, r3
 800468a:	b21b      	sxth	r3, r3
 800468c:	2b00      	cmp	r3, #0
 800468e:	f6ff ac3b 	blt.w	8003f08 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3758      	adds	r7, #88	@ 0x58
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b088      	sub	sp, #32
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	60b9      	str	r1, [r7, #8]
 80046a6:	4613      	mov	r3, r2
 80046a8:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80046aa:	88fb      	ldrh	r3, [r7, #6]
 80046ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d07e      	beq.n	80047b2 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80046bc:	b29b      	uxth	r3, r3
 80046be:	461a      	mov	r2, r3
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	781b      	ldrb	r3, [r3, #0]
 80046c4:	00db      	lsls	r3, r3, #3
 80046c6:	4413      	add	r3, r2
 80046c8:	3302      	adds	r3, #2
 80046ca:	005b      	lsls	r3, r3, #1
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	6812      	ldr	r2, [r2, #0]
 80046d0:	4413      	add	r3, r2
 80046d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80046d6:	881b      	ldrh	r3, [r3, #0]
 80046d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046dc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	699a      	ldr	r2, [r3, #24]
 80046e2:	8b7b      	ldrh	r3, [r7, #26]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d306      	bcc.n	80046f6 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	699a      	ldr	r2, [r3, #24]
 80046ec:	8b7b      	ldrh	r3, [r7, #26]
 80046ee:	1ad2      	subs	r2, r2, r3
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	619a      	str	r2, [r3, #24]
 80046f4:	e002      	b.n	80046fc <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	2200      	movs	r2, #0
 80046fa:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	699b      	ldr	r3, [r3, #24]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d123      	bne.n	800474c <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	461a      	mov	r2, r3
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	781b      	ldrb	r3, [r3, #0]
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	4413      	add	r3, r2
 8004712:	881b      	ldrh	r3, [r3, #0]
 8004714:	b29b      	uxth	r3, r3
 8004716:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800471a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800471e:	833b      	strh	r3, [r7, #24]
 8004720:	8b3b      	ldrh	r3, [r7, #24]
 8004722:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004726:	833b      	strh	r3, [r7, #24]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	461a      	mov	r2, r3
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	441a      	add	r2, r3
 8004736:	8b3b      	ldrh	r3, [r7, #24]
 8004738:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800473c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004740:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004744:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004748:	b29b      	uxth	r3, r3
 800474a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800474c:	88fb      	ldrh	r3, [r7, #6]
 800474e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004752:	2b00      	cmp	r3, #0
 8004754:	d01f      	beq.n	8004796 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	461a      	mov	r2, r3
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	4413      	add	r3, r2
 8004764:	881b      	ldrh	r3, [r3, #0]
 8004766:	b29b      	uxth	r3, r3
 8004768:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800476c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004770:	82fb      	strh	r3, [r7, #22]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	461a      	mov	r2, r3
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	441a      	add	r2, r3
 8004780:	8afb      	ldrh	r3, [r7, #22]
 8004782:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004786:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800478a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800478e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004792:	b29b      	uxth	r3, r3
 8004794:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004796:	8b7b      	ldrh	r3, [r7, #26]
 8004798:	2b00      	cmp	r3, #0
 800479a:	f000 8087 	beq.w	80048ac <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6818      	ldr	r0, [r3, #0]
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	6959      	ldr	r1, [r3, #20]
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	891a      	ldrh	r2, [r3, #8]
 80047aa:	8b7b      	ldrh	r3, [r7, #26]
 80047ac:	f004 f949 	bl	8008a42 <USB_ReadPMA>
 80047b0:	e07c      	b.n	80048ac <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	461a      	mov	r2, r3
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	781b      	ldrb	r3, [r3, #0]
 80047c2:	00db      	lsls	r3, r3, #3
 80047c4:	4413      	add	r3, r2
 80047c6:	3306      	adds	r3, #6
 80047c8:	005b      	lsls	r3, r3, #1
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	6812      	ldr	r2, [r2, #0]
 80047ce:	4413      	add	r3, r2
 80047d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80047d4:	881b      	ldrh	r3, [r3, #0]
 80047d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047da:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	699a      	ldr	r2, [r3, #24]
 80047e0:	8b7b      	ldrh	r3, [r7, #26]
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d306      	bcc.n	80047f4 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	699a      	ldr	r2, [r3, #24]
 80047ea:	8b7b      	ldrh	r3, [r7, #26]
 80047ec:	1ad2      	subs	r2, r2, r3
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	619a      	str	r2, [r3, #24]
 80047f2:	e002      	b.n	80047fa <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	2200      	movs	r2, #0
 80047f8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	699b      	ldr	r3, [r3, #24]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d123      	bne.n	800484a <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	461a      	mov	r2, r3
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	4413      	add	r3, r2
 8004810:	881b      	ldrh	r3, [r3, #0]
 8004812:	b29b      	uxth	r3, r3
 8004814:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004818:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800481c:	83fb      	strh	r3, [r7, #30]
 800481e:	8bfb      	ldrh	r3, [r7, #30]
 8004820:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004824:	83fb      	strh	r3, [r7, #30]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	461a      	mov	r2, r3
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	781b      	ldrb	r3, [r3, #0]
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	441a      	add	r2, r3
 8004834:	8bfb      	ldrh	r3, [r7, #30]
 8004836:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800483a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800483e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004842:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004846:	b29b      	uxth	r3, r3
 8004848:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800484a:	88fb      	ldrh	r3, [r7, #6]
 800484c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004850:	2b00      	cmp	r3, #0
 8004852:	d11f      	bne.n	8004894 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	461a      	mov	r2, r3
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	4413      	add	r3, r2
 8004862:	881b      	ldrh	r3, [r3, #0]
 8004864:	b29b      	uxth	r3, r3
 8004866:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800486a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800486e:	83bb      	strh	r3, [r7, #28]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	461a      	mov	r2, r3
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	441a      	add	r2, r3
 800487e:	8bbb      	ldrh	r3, [r7, #28]
 8004880:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004884:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004888:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800488c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004890:	b29b      	uxth	r3, r3
 8004892:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004894:	8b7b      	ldrh	r3, [r7, #26]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d008      	beq.n	80048ac <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6818      	ldr	r0, [r3, #0]
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	6959      	ldr	r1, [r3, #20]
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	895a      	ldrh	r2, [r3, #10]
 80048a6:	8b7b      	ldrh	r3, [r7, #26]
 80048a8:	f004 f8cb 	bl	8008a42 <USB_ReadPMA>
    }
  }

  return count;
 80048ac:	8b7b      	ldrh	r3, [r7, #26]
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3720      	adds	r7, #32
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}

080048b6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80048b6:	b580      	push	{r7, lr}
 80048b8:	b0a4      	sub	sp, #144	@ 0x90
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	60f8      	str	r0, [r7, #12]
 80048be:	60b9      	str	r1, [r7, #8]
 80048c0:	4613      	mov	r3, r2
 80048c2:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80048c4:	88fb      	ldrh	r3, [r7, #6]
 80048c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f000 81dd 	beq.w	8004c8a <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80048d8:	b29b      	uxth	r3, r3
 80048da:	461a      	mov	r2, r3
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	00db      	lsls	r3, r3, #3
 80048e2:	4413      	add	r3, r2
 80048e4:	3302      	adds	r3, #2
 80048e6:	005b      	lsls	r3, r3, #1
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	6812      	ldr	r2, [r2, #0]
 80048ec:	4413      	add	r3, r2
 80048ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80048f2:	881b      	ldrh	r3, [r3, #0]
 80048f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80048f8:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	699a      	ldr	r2, [r3, #24]
 8004900:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004904:	429a      	cmp	r2, r3
 8004906:	d907      	bls.n	8004918 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	699a      	ldr	r2, [r3, #24]
 800490c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004910:	1ad2      	subs	r2, r2, r3
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	619a      	str	r2, [r3, #24]
 8004916:	e002      	b.n	800491e <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	2200      	movs	r2, #0
 800491c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	699b      	ldr	r3, [r3, #24]
 8004922:	2b00      	cmp	r3, #0
 8004924:	f040 80b9 	bne.w	8004a9a <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	785b      	ldrb	r3, [r3, #1]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d126      	bne.n	800497e <HAL_PCD_EP_DB_Transmit+0xc8>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800493e:	b29b      	uxth	r3, r3
 8004940:	461a      	mov	r2, r3
 8004942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004944:	4413      	add	r3, r2
 8004946:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	011a      	lsls	r2, r3, #4
 800494e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004950:	4413      	add	r3, r2
 8004952:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004956:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800495a:	881b      	ldrh	r3, [r3, #0]
 800495c:	b29b      	uxth	r3, r3
 800495e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004962:	b29a      	uxth	r2, r3
 8004964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004966:	801a      	strh	r2, [r3, #0]
 8004968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496a:	881b      	ldrh	r3, [r3, #0]
 800496c:	b29b      	uxth	r3, r3
 800496e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004972:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004976:	b29a      	uxth	r2, r3
 8004978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800497a:	801a      	strh	r2, [r3, #0]
 800497c:	e01a      	b.n	80049b4 <HAL_PCD_EP_DB_Transmit+0xfe>
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	785b      	ldrb	r3, [r3, #1]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d116      	bne.n	80049b4 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	637b      	str	r3, [r7, #52]	@ 0x34
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004994:	b29b      	uxth	r3, r3
 8004996:	461a      	mov	r2, r3
 8004998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800499a:	4413      	add	r3, r2
 800499c:	637b      	str	r3, [r7, #52]	@ 0x34
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	781b      	ldrb	r3, [r3, #0]
 80049a2:	011a      	lsls	r2, r3, #4
 80049a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049a6:	4413      	add	r3, r2
 80049a8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80049ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80049ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b0:	2200      	movs	r2, #0
 80049b2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	785b      	ldrb	r3, [r3, #1]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d126      	bne.n	8004a10 <HAL_PCD_EP_DB_Transmit+0x15a>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	61fb      	str	r3, [r7, #28]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	461a      	mov	r2, r3
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	4413      	add	r3, r2
 80049d8:	61fb      	str	r3, [r7, #28]
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	781b      	ldrb	r3, [r3, #0]
 80049de:	011a      	lsls	r2, r3, #4
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	4413      	add	r3, r2
 80049e4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80049e8:	61bb      	str	r3, [r7, #24]
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	881b      	ldrh	r3, [r3, #0]
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	69bb      	ldr	r3, [r7, #24]
 80049f8:	801a      	strh	r2, [r3, #0]
 80049fa:	69bb      	ldr	r3, [r7, #24]
 80049fc:	881b      	ldrh	r3, [r3, #0]
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a08:	b29a      	uxth	r2, r3
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	801a      	strh	r2, [r3, #0]
 8004a0e:	e017      	b.n	8004a40 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	785b      	ldrb	r3, [r3, #1]
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d113      	bne.n	8004a40 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	461a      	mov	r2, r3
 8004a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a26:	4413      	add	r3, r2
 8004a28:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	781b      	ldrb	r3, [r3, #0]
 8004a2e:	011a      	lsls	r2, r3, #4
 8004a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a32:	4413      	add	r3, r2
 8004a34:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004a38:	623b      	str	r3, [r7, #32]
 8004a3a:	6a3b      	ldr	r3, [r7, #32]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	4619      	mov	r1, r3
 8004a46:	68f8      	ldr	r0, [r7, #12]
 8004a48:	f005 fe1b 	bl	800a682 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004a4c:	88fb      	ldrh	r3, [r7, #6]
 8004a4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	f000 82fc 	beq.w	8005050 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	4413      	add	r3, r2
 8004a66:	881b      	ldrh	r3, [r3, #0]
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a72:	82fb      	strh	r3, [r7, #22]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	461a      	mov	r2, r3
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	441a      	add	r2, r3
 8004a82:	8afb      	ldrh	r3, [r7, #22]
 8004a84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a8c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004a90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	8013      	strh	r3, [r2, #0]
 8004a98:	e2da      	b.n	8005050 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004a9a:	88fb      	ldrh	r3, [r7, #6]
 8004a9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d021      	beq.n	8004ae8 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	781b      	ldrb	r3, [r3, #0]
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	4413      	add	r3, r2
 8004ab2:	881b      	ldrh	r3, [r3, #0]
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004aba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004abe:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	441a      	add	r2, r3
 8004ad0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8004ad4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ad8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004adc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ae0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	f040 82ae 	bne.w	8005050 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	695a      	ldr	r2, [r3, #20]
 8004af8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004afc:	441a      	add	r2, r3
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	69da      	ldr	r2, [r3, #28]
 8004b06:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004b0a:	441a      	add	r2, r3
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	6a1a      	ldr	r2, [r3, #32]
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	691b      	ldr	r3, [r3, #16]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d30b      	bcc.n	8004b34 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	691b      	ldr	r3, [r3, #16]
 8004b20:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	6a1a      	ldr	r2, [r3, #32]
 8004b28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b2c:	1ad2      	subs	r2, r2, r3
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	621a      	str	r2, [r3, #32]
 8004b32:	e017      	b.n	8004b64 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	6a1b      	ldr	r3, [r3, #32]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d108      	bne.n	8004b4e <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8004b3c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004b40:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004b4c:	e00a      	b.n	8004b64 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	6a1b      	ldr	r3, [r3, #32]
 8004b5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	2200      	movs	r2, #0
 8004b62:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	785b      	ldrb	r3, [r3, #1]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d165      	bne.n	8004c38 <HAL_PCD_EP_DB_Transmit+0x382>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b80:	4413      	add	r3, r2
 8004b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	011a      	lsls	r2, r3, #4
 8004b8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b8c:	4413      	add	r3, r2
 8004b8e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004b92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b96:	881b      	ldrh	r3, [r3, #0]
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ba2:	801a      	strh	r2, [r3, #0]
 8004ba4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ba8:	2b3e      	cmp	r3, #62	@ 0x3e
 8004baa:	d91d      	bls.n	8004be8 <HAL_PCD_EP_DB_Transmit+0x332>
 8004bac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bb0:	095b      	lsrs	r3, r3, #5
 8004bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bb8:	f003 031f 	and.w	r3, r3, #31
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d102      	bne.n	8004bc6 <HAL_PCD_EP_DB_Transmit+0x310>
 8004bc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bc2:	3b01      	subs	r3, #1
 8004bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bc8:	881b      	ldrh	r3, [r3, #0]
 8004bca:	b29a      	uxth	r2, r3
 8004bcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	029b      	lsls	r3, r3, #10
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004be0:	b29a      	uxth	r2, r3
 8004be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004be4:	801a      	strh	r2, [r3, #0]
 8004be6:	e044      	b.n	8004c72 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004be8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d10a      	bne.n	8004c06 <HAL_PCD_EP_DB_Transmit+0x350>
 8004bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bf2:	881b      	ldrh	r3, [r3, #0]
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c02:	801a      	strh	r2, [r3, #0]
 8004c04:	e035      	b.n	8004c72 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004c06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c0a:	085b      	lsrs	r3, r3, #1
 8004c0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d002      	beq.n	8004c20 <HAL_PCD_EP_DB_Transmit+0x36a>
 8004c1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c22:	881b      	ldrh	r3, [r3, #0]
 8004c24:	b29a      	uxth	r2, r3
 8004c26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	029b      	lsls	r3, r3, #10
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	b29a      	uxth	r2, r3
 8004c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c34:	801a      	strh	r2, [r3, #0]
 8004c36:	e01c      	b.n	8004c72 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	785b      	ldrb	r3, [r3, #1]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d118      	bne.n	8004c72 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c4e:	b29b      	uxth	r3, r3
 8004c50:	461a      	mov	r2, r3
 8004c52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c54:	4413      	add	r3, r2
 8004c56:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	011a      	lsls	r2, r3, #4
 8004c5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c60:	4413      	add	r3, r2
 8004c62:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004c66:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c6c:	b29a      	uxth	r2, r3
 8004c6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c70:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6818      	ldr	r0, [r3, #0]
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	6959      	ldr	r1, [r3, #20]
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	891a      	ldrh	r2, [r3, #8]
 8004c7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	f003 fe97 	bl	80089b6 <USB_WritePMA>
 8004c88:	e1e2      	b.n	8005050 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	461a      	mov	r2, r3
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	781b      	ldrb	r3, [r3, #0]
 8004c9a:	00db      	lsls	r3, r3, #3
 8004c9c:	4413      	add	r3, r2
 8004c9e:	3306      	adds	r3, #6
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	6812      	ldr	r2, [r2, #0]
 8004ca6:	4413      	add	r3, r2
 8004ca8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004cac:	881b      	ldrh	r3, [r3, #0]
 8004cae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cb2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	699a      	ldr	r2, [r3, #24]
 8004cba:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d307      	bcc.n	8004cd2 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	699a      	ldr	r2, [r3, #24]
 8004cc6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004cca:	1ad2      	subs	r2, r2, r3
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	619a      	str	r2, [r3, #24]
 8004cd0:	e002      	b.n	8004cd8 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f040 80c0 	bne.w	8004e62 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	785b      	ldrb	r3, [r3, #1]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d126      	bne.n	8004d38 <HAL_PCD_EP_DB_Transmit+0x482>
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004cfe:	4413      	add	r3, r2
 8004d00:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	011a      	lsls	r2, r3, #4
 8004d08:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004d0a:	4413      	add	r3, r2
 8004d0c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004d10:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d14:	881b      	ldrh	r3, [r3, #0]
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d1c:	b29a      	uxth	r2, r3
 8004d1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d20:	801a      	strh	r2, [r3, #0]
 8004d22:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d24:	881b      	ldrh	r3, [r3, #0]
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d30:	b29a      	uxth	r2, r3
 8004d32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d34:	801a      	strh	r2, [r3, #0]
 8004d36:	e01a      	b.n	8004d6e <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	785b      	ldrb	r3, [r3, #1]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d116      	bne.n	8004d6e <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	667b      	str	r3, [r7, #100]	@ 0x64
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	461a      	mov	r2, r3
 8004d52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004d54:	4413      	add	r3, r2
 8004d56:	667b      	str	r3, [r7, #100]	@ 0x64
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	011a      	lsls	r2, r3, #4
 8004d5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004d60:	4413      	add	r3, r2
 8004d62:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004d66:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	677b      	str	r3, [r7, #116]	@ 0x74
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	785b      	ldrb	r3, [r3, #1]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d12b      	bne.n	8004dd4 <HAL_PCD_EP_DB_Transmit+0x51e>
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d90:	4413      	add	r3, r2
 8004d92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	011a      	lsls	r2, r3, #4
 8004d9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d9c:	4413      	add	r3, r2
 8004d9e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004da2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004da6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004daa:	881b      	ldrh	r3, [r3, #0]
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004db2:	b29a      	uxth	r2, r3
 8004db4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004db8:	801a      	strh	r2, [r3, #0]
 8004dba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004dbe:	881b      	ldrh	r3, [r3, #0]
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004dc6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004dca:	b29a      	uxth	r2, r3
 8004dcc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004dd0:	801a      	strh	r2, [r3, #0]
 8004dd2:	e017      	b.n	8004e04 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	785b      	ldrb	r3, [r3, #1]
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d113      	bne.n	8004e04 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	461a      	mov	r2, r3
 8004de8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004dea:	4413      	add	r3, r2
 8004dec:	677b      	str	r3, [r7, #116]	@ 0x74
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	781b      	ldrb	r3, [r3, #0]
 8004df2:	011a      	lsls	r2, r3, #4
 8004df4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004df6:	4413      	add	r3, r2
 8004df8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004dfc:	673b      	str	r3, [r7, #112]	@ 0x70
 8004dfe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e00:	2200      	movs	r2, #0
 8004e02:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	4619      	mov	r1, r3
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f005 fc39 	bl	800a682 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004e10:	88fb      	ldrh	r3, [r7, #6]
 8004e12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	f040 811a 	bne.w	8005050 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	461a      	mov	r2, r3
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	4413      	add	r3, r2
 8004e2a:	881b      	ldrh	r3, [r3, #0]
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e36:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	461a      	mov	r2, r3
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	781b      	ldrb	r3, [r3, #0]
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	441a      	add	r2, r3
 8004e48:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004e4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	8013      	strh	r3, [r2, #0]
 8004e60:	e0f6      	b.n	8005050 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004e62:	88fb      	ldrh	r3, [r7, #6]
 8004e64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d121      	bne.n	8004eb0 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	461a      	mov	r2, r3
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	4413      	add	r3, r2
 8004e7a:	881b      	ldrh	r3, [r3, #0]
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e86:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	461a      	mov	r2, r3
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	781b      	ldrb	r3, [r3, #0]
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	441a      	add	r2, r3
 8004e98:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004e9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ea0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ea4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ea8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	f040 80ca 	bne.w	8005050 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	695a      	ldr	r2, [r3, #20]
 8004ec0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004ec4:	441a      	add	r2, r3
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	69da      	ldr	r2, [r3, #28]
 8004ece:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004ed2:	441a      	add	r2, r3
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	6a1a      	ldr	r2, [r3, #32]
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d30b      	bcc.n	8004efc <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	6a1a      	ldr	r2, [r3, #32]
 8004ef0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ef4:	1ad2      	subs	r2, r2, r3
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	621a      	str	r2, [r3, #32]
 8004efa:	e017      	b.n	8004f2c <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	6a1b      	ldr	r3, [r3, #32]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d108      	bne.n	8004f16 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8004f04:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004f08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004f14:	e00a      	b.n	8004f2c <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	6a1b      	ldr	r3, [r3, #32]
 8004f1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	2200      	movs	r2, #0
 8004f22:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	785b      	ldrb	r3, [r3, #1]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d165      	bne.n	8005006 <HAL_PCD_EP_DB_Transmit+0x750>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f4e:	4413      	add	r3, r2
 8004f50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	781b      	ldrb	r3, [r3, #0]
 8004f56:	011a      	lsls	r2, r3, #4
 8004f58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f5a:	4413      	add	r3, r2
 8004f5c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004f60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004f64:	881b      	ldrh	r3, [r3, #0]
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f6c:	b29a      	uxth	r2, r3
 8004f6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004f70:	801a      	strh	r2, [r3, #0]
 8004f72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f76:	2b3e      	cmp	r3, #62	@ 0x3e
 8004f78:	d91d      	bls.n	8004fb6 <HAL_PCD_EP_DB_Transmit+0x700>
 8004f7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f7e:	095b      	lsrs	r3, r3, #5
 8004f80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f86:	f003 031f 	and.w	r3, r3, #31
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d102      	bne.n	8004f94 <HAL_PCD_EP_DB_Transmit+0x6de>
 8004f8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004f90:	3b01      	subs	r3, #1
 8004f92:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004f96:	881b      	ldrh	r3, [r3, #0]
 8004f98:	b29a      	uxth	r2, r3
 8004f9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	029b      	lsls	r3, r3, #10
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004faa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004fb2:	801a      	strh	r2, [r3, #0]
 8004fb4:	e041      	b.n	800503a <HAL_PCD_EP_DB_Transmit+0x784>
 8004fb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d10a      	bne.n	8004fd4 <HAL_PCD_EP_DB_Transmit+0x71e>
 8004fbe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004fc0:	881b      	ldrh	r3, [r3, #0]
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fcc:	b29a      	uxth	r2, r3
 8004fce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004fd0:	801a      	strh	r2, [r3, #0]
 8004fd2:	e032      	b.n	800503a <HAL_PCD_EP_DB_Transmit+0x784>
 8004fd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fd8:	085b      	lsrs	r3, r3, #1
 8004fda:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004fdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fe0:	f003 0301 	and.w	r3, r3, #1
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d002      	beq.n	8004fee <HAL_PCD_EP_DB_Transmit+0x738>
 8004fe8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004fea:	3301      	adds	r3, #1
 8004fec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004fee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ff0:	881b      	ldrh	r3, [r3, #0]
 8004ff2:	b29a      	uxth	r2, r3
 8004ff4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	029b      	lsls	r3, r3, #10
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	b29a      	uxth	r2, r3
 8005000:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005002:	801a      	strh	r2, [r3, #0]
 8005004:	e019      	b.n	800503a <HAL_PCD_EP_DB_Transmit+0x784>
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	785b      	ldrb	r3, [r3, #1]
 800500a:	2b01      	cmp	r3, #1
 800500c:	d115      	bne.n	800503a <HAL_PCD_EP_DB_Transmit+0x784>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005016:	b29b      	uxth	r3, r3
 8005018:	461a      	mov	r2, r3
 800501a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800501c:	4413      	add	r3, r2
 800501e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	781b      	ldrb	r3, [r3, #0]
 8005024:	011a      	lsls	r2, r3, #4
 8005026:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005028:	4413      	add	r3, r2
 800502a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800502e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005030:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005034:	b29a      	uxth	r2, r3
 8005036:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005038:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6818      	ldr	r0, [r3, #0]
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	6959      	ldr	r1, [r3, #20]
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	895a      	ldrh	r2, [r3, #10]
 8005046:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800504a:	b29b      	uxth	r3, r3
 800504c:	f003 fcb3 	bl	80089b6 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	461a      	mov	r2, r3
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	4413      	add	r3, r2
 800505e:	881b      	ldrh	r3, [r3, #0]
 8005060:	b29b      	uxth	r3, r3
 8005062:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005066:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800506a:	82bb      	strh	r3, [r7, #20]
 800506c:	8abb      	ldrh	r3, [r7, #20]
 800506e:	f083 0310 	eor.w	r3, r3, #16
 8005072:	82bb      	strh	r3, [r7, #20]
 8005074:	8abb      	ldrh	r3, [r7, #20]
 8005076:	f083 0320 	eor.w	r3, r3, #32
 800507a:	82bb      	strh	r3, [r7, #20]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	461a      	mov	r2, r3
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	441a      	add	r2, r3
 800508a:	8abb      	ldrh	r3, [r7, #20]
 800508c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005090:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005094:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005098:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800509c:	b29b      	uxth	r3, r3
 800509e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3790      	adds	r7, #144	@ 0x90
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}

080050aa <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80050aa:	b480      	push	{r7}
 80050ac:	b087      	sub	sp, #28
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	60f8      	str	r0, [r7, #12]
 80050b2:	607b      	str	r3, [r7, #4]
 80050b4:	460b      	mov	r3, r1
 80050b6:	817b      	strh	r3, [r7, #10]
 80050b8:	4613      	mov	r3, r2
 80050ba:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80050bc:	897b      	ldrh	r3, [r7, #10]
 80050be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d00b      	beq.n	80050e0 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050c8:	897b      	ldrh	r3, [r7, #10]
 80050ca:	f003 0207 	and.w	r2, r3, #7
 80050ce:	4613      	mov	r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	4413      	add	r3, r2
 80050d4:	00db      	lsls	r3, r3, #3
 80050d6:	3310      	adds	r3, #16
 80050d8:	68fa      	ldr	r2, [r7, #12]
 80050da:	4413      	add	r3, r2
 80050dc:	617b      	str	r3, [r7, #20]
 80050de:	e009      	b.n	80050f4 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80050e0:	897a      	ldrh	r2, [r7, #10]
 80050e2:	4613      	mov	r3, r2
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	4413      	add	r3, r2
 80050e8:	00db      	lsls	r3, r3, #3
 80050ea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80050ee:	68fa      	ldr	r2, [r7, #12]
 80050f0:	4413      	add	r3, r2
 80050f2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80050f4:	893b      	ldrh	r3, [r7, #8]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d107      	bne.n	800510a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	2200      	movs	r2, #0
 80050fe:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	b29a      	uxth	r2, r3
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	80da      	strh	r2, [r3, #6]
 8005108:	e00b      	b.n	8005122 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	2201      	movs	r2, #1
 800510e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	b29a      	uxth	r2, r3
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	0c1b      	lsrs	r3, r3, #16
 800511c:	b29a      	uxth	r2, r3
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005122:	2300      	movs	r3, #0
}
 8005124:	4618      	mov	r0, r3
 8005126:	371c      	adds	r7, #28
 8005128:	46bd      	mov	sp, r7
 800512a:	bc80      	pop	{r7}
 800512c:	4770      	bx	lr
	...

08005130 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d101      	bne.n	8005142 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e272      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0301 	and.w	r3, r3, #1
 800514a:	2b00      	cmp	r3, #0
 800514c:	f000 8087 	beq.w	800525e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005150:	4b92      	ldr	r3, [pc, #584]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f003 030c 	and.w	r3, r3, #12
 8005158:	2b04      	cmp	r3, #4
 800515a:	d00c      	beq.n	8005176 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800515c:	4b8f      	ldr	r3, [pc, #572]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	f003 030c 	and.w	r3, r3, #12
 8005164:	2b08      	cmp	r3, #8
 8005166:	d112      	bne.n	800518e <HAL_RCC_OscConfig+0x5e>
 8005168:	4b8c      	ldr	r3, [pc, #560]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005170:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005174:	d10b      	bne.n	800518e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005176:	4b89      	ldr	r3, [pc, #548]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d06c      	beq.n	800525c <HAL_RCC_OscConfig+0x12c>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d168      	bne.n	800525c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e24c      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005196:	d106      	bne.n	80051a6 <HAL_RCC_OscConfig+0x76>
 8005198:	4b80      	ldr	r3, [pc, #512]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a7f      	ldr	r2, [pc, #508]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 800519e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051a2:	6013      	str	r3, [r2, #0]
 80051a4:	e02e      	b.n	8005204 <HAL_RCC_OscConfig+0xd4>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d10c      	bne.n	80051c8 <HAL_RCC_OscConfig+0x98>
 80051ae:	4b7b      	ldr	r3, [pc, #492]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a7a      	ldr	r2, [pc, #488]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80051b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051b8:	6013      	str	r3, [r2, #0]
 80051ba:	4b78      	ldr	r3, [pc, #480]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a77      	ldr	r2, [pc, #476]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80051c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051c4:	6013      	str	r3, [r2, #0]
 80051c6:	e01d      	b.n	8005204 <HAL_RCC_OscConfig+0xd4>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051d0:	d10c      	bne.n	80051ec <HAL_RCC_OscConfig+0xbc>
 80051d2:	4b72      	ldr	r3, [pc, #456]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a71      	ldr	r2, [pc, #452]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80051d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80051dc:	6013      	str	r3, [r2, #0]
 80051de:	4b6f      	ldr	r3, [pc, #444]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a6e      	ldr	r2, [pc, #440]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80051e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051e8:	6013      	str	r3, [r2, #0]
 80051ea:	e00b      	b.n	8005204 <HAL_RCC_OscConfig+0xd4>
 80051ec:	4b6b      	ldr	r3, [pc, #428]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a6a      	ldr	r2, [pc, #424]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80051f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051f6:	6013      	str	r3, [r2, #0]
 80051f8:	4b68      	ldr	r3, [pc, #416]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a67      	ldr	r2, [pc, #412]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80051fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005202:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d013      	beq.n	8005234 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800520c:	f7fc fbfe 	bl	8001a0c <HAL_GetTick>
 8005210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005212:	e008      	b.n	8005226 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005214:	f7fc fbfa 	bl	8001a0c <HAL_GetTick>
 8005218:	4602      	mov	r2, r0
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	1ad3      	subs	r3, r2, r3
 800521e:	2b64      	cmp	r3, #100	@ 0x64
 8005220:	d901      	bls.n	8005226 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005222:	2303      	movs	r3, #3
 8005224:	e200      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005226:	4b5d      	ldr	r3, [pc, #372]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800522e:	2b00      	cmp	r3, #0
 8005230:	d0f0      	beq.n	8005214 <HAL_RCC_OscConfig+0xe4>
 8005232:	e014      	b.n	800525e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005234:	f7fc fbea 	bl	8001a0c <HAL_GetTick>
 8005238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800523a:	e008      	b.n	800524e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800523c:	f7fc fbe6 	bl	8001a0c <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b64      	cmp	r3, #100	@ 0x64
 8005248:	d901      	bls.n	800524e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e1ec      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800524e:	4b53      	ldr	r3, [pc, #332]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1f0      	bne.n	800523c <HAL_RCC_OscConfig+0x10c>
 800525a:	e000      	b.n	800525e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800525c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0302 	and.w	r3, r3, #2
 8005266:	2b00      	cmp	r3, #0
 8005268:	d063      	beq.n	8005332 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800526a:	4b4c      	ldr	r3, [pc, #304]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	f003 030c 	and.w	r3, r3, #12
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00b      	beq.n	800528e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005276:	4b49      	ldr	r3, [pc, #292]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	f003 030c 	and.w	r3, r3, #12
 800527e:	2b08      	cmp	r3, #8
 8005280:	d11c      	bne.n	80052bc <HAL_RCC_OscConfig+0x18c>
 8005282:	4b46      	ldr	r3, [pc, #280]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800528a:	2b00      	cmp	r3, #0
 800528c:	d116      	bne.n	80052bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800528e:	4b43      	ldr	r3, [pc, #268]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	2b00      	cmp	r3, #0
 8005298:	d005      	beq.n	80052a6 <HAL_RCC_OscConfig+0x176>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	691b      	ldr	r3, [r3, #16]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d001      	beq.n	80052a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e1c0      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052a6:	4b3d      	ldr	r3, [pc, #244]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	00db      	lsls	r3, r3, #3
 80052b4:	4939      	ldr	r1, [pc, #228]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052ba:	e03a      	b.n	8005332 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	691b      	ldr	r3, [r3, #16]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d020      	beq.n	8005306 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052c4:	4b36      	ldr	r3, [pc, #216]	@ (80053a0 <HAL_RCC_OscConfig+0x270>)
 80052c6:	2201      	movs	r2, #1
 80052c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052ca:	f7fc fb9f 	bl	8001a0c <HAL_GetTick>
 80052ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052d0:	e008      	b.n	80052e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052d2:	f7fc fb9b 	bl	8001a0c <HAL_GetTick>
 80052d6:	4602      	mov	r2, r0
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	1ad3      	subs	r3, r2, r3
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d901      	bls.n	80052e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e1a1      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052e4:	4b2d      	ldr	r3, [pc, #180]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0302 	and.w	r3, r3, #2
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d0f0      	beq.n	80052d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052f0:	4b2a      	ldr	r3, [pc, #168]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	695b      	ldr	r3, [r3, #20]
 80052fc:	00db      	lsls	r3, r3, #3
 80052fe:	4927      	ldr	r1, [pc, #156]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 8005300:	4313      	orrs	r3, r2
 8005302:	600b      	str	r3, [r1, #0]
 8005304:	e015      	b.n	8005332 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005306:	4b26      	ldr	r3, [pc, #152]	@ (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005308:	2200      	movs	r2, #0
 800530a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800530c:	f7fc fb7e 	bl	8001a0c <HAL_GetTick>
 8005310:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005312:	e008      	b.n	8005326 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005314:	f7fc fb7a 	bl	8001a0c <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	2b02      	cmp	r3, #2
 8005320:	d901      	bls.n	8005326 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	e180      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005326:	4b1d      	ldr	r3, [pc, #116]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0302 	and.w	r3, r3, #2
 800532e:	2b00      	cmp	r3, #0
 8005330:	d1f0      	bne.n	8005314 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0308 	and.w	r3, r3, #8
 800533a:	2b00      	cmp	r3, #0
 800533c:	d03a      	beq.n	80053b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d019      	beq.n	800537a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005346:	4b17      	ldr	r3, [pc, #92]	@ (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005348:	2201      	movs	r2, #1
 800534a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800534c:	f7fc fb5e 	bl	8001a0c <HAL_GetTick>
 8005350:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005352:	e008      	b.n	8005366 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005354:	f7fc fb5a 	bl	8001a0c <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	2b02      	cmp	r3, #2
 8005360:	d901      	bls.n	8005366 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e160      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005366:	4b0d      	ldr	r3, [pc, #52]	@ (800539c <HAL_RCC_OscConfig+0x26c>)
 8005368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800536a:	f003 0302 	and.w	r3, r3, #2
 800536e:	2b00      	cmp	r3, #0
 8005370:	d0f0      	beq.n	8005354 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005372:	2001      	movs	r0, #1
 8005374:	f000 faba 	bl	80058ec <RCC_Delay>
 8005378:	e01c      	b.n	80053b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800537a:	4b0a      	ldr	r3, [pc, #40]	@ (80053a4 <HAL_RCC_OscConfig+0x274>)
 800537c:	2200      	movs	r2, #0
 800537e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005380:	f7fc fb44 	bl	8001a0c <HAL_GetTick>
 8005384:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005386:	e00f      	b.n	80053a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005388:	f7fc fb40 	bl	8001a0c <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	2b02      	cmp	r3, #2
 8005394:	d908      	bls.n	80053a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e146      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
 800539a:	bf00      	nop
 800539c:	40021000 	.word	0x40021000
 80053a0:	42420000 	.word	0x42420000
 80053a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053a8:	4b92      	ldr	r3, [pc, #584]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 80053aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ac:	f003 0302 	and.w	r3, r3, #2
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d1e9      	bne.n	8005388 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0304 	and.w	r3, r3, #4
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f000 80a6 	beq.w	800550e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053c2:	2300      	movs	r3, #0
 80053c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053c6:	4b8b      	ldr	r3, [pc, #556]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 80053c8:	69db      	ldr	r3, [r3, #28]
 80053ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d10d      	bne.n	80053ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053d2:	4b88      	ldr	r3, [pc, #544]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 80053d4:	69db      	ldr	r3, [r3, #28]
 80053d6:	4a87      	ldr	r2, [pc, #540]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 80053d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053dc:	61d3      	str	r3, [r2, #28]
 80053de:	4b85      	ldr	r3, [pc, #532]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 80053e0:	69db      	ldr	r3, [r3, #28]
 80053e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053e6:	60bb      	str	r3, [r7, #8]
 80053e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053ea:	2301      	movs	r3, #1
 80053ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ee:	4b82      	ldr	r3, [pc, #520]	@ (80055f8 <HAL_RCC_OscConfig+0x4c8>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d118      	bne.n	800542c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053fa:	4b7f      	ldr	r3, [pc, #508]	@ (80055f8 <HAL_RCC_OscConfig+0x4c8>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a7e      	ldr	r2, [pc, #504]	@ (80055f8 <HAL_RCC_OscConfig+0x4c8>)
 8005400:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005404:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005406:	f7fc fb01 	bl	8001a0c <HAL_GetTick>
 800540a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800540c:	e008      	b.n	8005420 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800540e:	f7fc fafd 	bl	8001a0c <HAL_GetTick>
 8005412:	4602      	mov	r2, r0
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	2b64      	cmp	r3, #100	@ 0x64
 800541a:	d901      	bls.n	8005420 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e103      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005420:	4b75      	ldr	r3, [pc, #468]	@ (80055f8 <HAL_RCC_OscConfig+0x4c8>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005428:	2b00      	cmp	r3, #0
 800542a:	d0f0      	beq.n	800540e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	2b01      	cmp	r3, #1
 8005432:	d106      	bne.n	8005442 <HAL_RCC_OscConfig+0x312>
 8005434:	4b6f      	ldr	r3, [pc, #444]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 8005436:	6a1b      	ldr	r3, [r3, #32]
 8005438:	4a6e      	ldr	r2, [pc, #440]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 800543a:	f043 0301 	orr.w	r3, r3, #1
 800543e:	6213      	str	r3, [r2, #32]
 8005440:	e02d      	b.n	800549e <HAL_RCC_OscConfig+0x36e>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10c      	bne.n	8005464 <HAL_RCC_OscConfig+0x334>
 800544a:	4b6a      	ldr	r3, [pc, #424]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 800544c:	6a1b      	ldr	r3, [r3, #32]
 800544e:	4a69      	ldr	r2, [pc, #420]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 8005450:	f023 0301 	bic.w	r3, r3, #1
 8005454:	6213      	str	r3, [r2, #32]
 8005456:	4b67      	ldr	r3, [pc, #412]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	4a66      	ldr	r2, [pc, #408]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 800545c:	f023 0304 	bic.w	r3, r3, #4
 8005460:	6213      	str	r3, [r2, #32]
 8005462:	e01c      	b.n	800549e <HAL_RCC_OscConfig+0x36e>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	2b05      	cmp	r3, #5
 800546a:	d10c      	bne.n	8005486 <HAL_RCC_OscConfig+0x356>
 800546c:	4b61      	ldr	r3, [pc, #388]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 800546e:	6a1b      	ldr	r3, [r3, #32]
 8005470:	4a60      	ldr	r2, [pc, #384]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 8005472:	f043 0304 	orr.w	r3, r3, #4
 8005476:	6213      	str	r3, [r2, #32]
 8005478:	4b5e      	ldr	r3, [pc, #376]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 800547a:	6a1b      	ldr	r3, [r3, #32]
 800547c:	4a5d      	ldr	r2, [pc, #372]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 800547e:	f043 0301 	orr.w	r3, r3, #1
 8005482:	6213      	str	r3, [r2, #32]
 8005484:	e00b      	b.n	800549e <HAL_RCC_OscConfig+0x36e>
 8005486:	4b5b      	ldr	r3, [pc, #364]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 8005488:	6a1b      	ldr	r3, [r3, #32]
 800548a:	4a5a      	ldr	r2, [pc, #360]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 800548c:	f023 0301 	bic.w	r3, r3, #1
 8005490:	6213      	str	r3, [r2, #32]
 8005492:	4b58      	ldr	r3, [pc, #352]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 8005494:	6a1b      	ldr	r3, [r3, #32]
 8005496:	4a57      	ldr	r2, [pc, #348]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 8005498:	f023 0304 	bic.w	r3, r3, #4
 800549c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d015      	beq.n	80054d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054a6:	f7fc fab1 	bl	8001a0c <HAL_GetTick>
 80054aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054ac:	e00a      	b.n	80054c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054ae:	f7fc faad 	bl	8001a0c <HAL_GetTick>
 80054b2:	4602      	mov	r2, r0
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054bc:	4293      	cmp	r3, r2
 80054be:	d901      	bls.n	80054c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e0b1      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054c4:	4b4b      	ldr	r3, [pc, #300]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 80054c6:	6a1b      	ldr	r3, [r3, #32]
 80054c8:	f003 0302 	and.w	r3, r3, #2
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d0ee      	beq.n	80054ae <HAL_RCC_OscConfig+0x37e>
 80054d0:	e014      	b.n	80054fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054d2:	f7fc fa9b 	bl	8001a0c <HAL_GetTick>
 80054d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054d8:	e00a      	b.n	80054f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054da:	f7fc fa97 	bl	8001a0c <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d901      	bls.n	80054f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80054ec:	2303      	movs	r3, #3
 80054ee:	e09b      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054f0:	4b40      	ldr	r3, [pc, #256]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 80054f2:	6a1b      	ldr	r3, [r3, #32]
 80054f4:	f003 0302 	and.w	r3, r3, #2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d1ee      	bne.n	80054da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80054fc:	7dfb      	ldrb	r3, [r7, #23]
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d105      	bne.n	800550e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005502:	4b3c      	ldr	r3, [pc, #240]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 8005504:	69db      	ldr	r3, [r3, #28]
 8005506:	4a3b      	ldr	r2, [pc, #236]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 8005508:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800550c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	69db      	ldr	r3, [r3, #28]
 8005512:	2b00      	cmp	r3, #0
 8005514:	f000 8087 	beq.w	8005626 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005518:	4b36      	ldr	r3, [pc, #216]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	f003 030c 	and.w	r3, r3, #12
 8005520:	2b08      	cmp	r3, #8
 8005522:	d061      	beq.n	80055e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	69db      	ldr	r3, [r3, #28]
 8005528:	2b02      	cmp	r3, #2
 800552a:	d146      	bne.n	80055ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800552c:	4b33      	ldr	r3, [pc, #204]	@ (80055fc <HAL_RCC_OscConfig+0x4cc>)
 800552e:	2200      	movs	r2, #0
 8005530:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005532:	f7fc fa6b 	bl	8001a0c <HAL_GetTick>
 8005536:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005538:	e008      	b.n	800554c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800553a:	f7fc fa67 	bl	8001a0c <HAL_GetTick>
 800553e:	4602      	mov	r2, r0
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	2b02      	cmp	r3, #2
 8005546:	d901      	bls.n	800554c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005548:	2303      	movs	r3, #3
 800554a:	e06d      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800554c:	4b29      	ldr	r3, [pc, #164]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1f0      	bne.n	800553a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a1b      	ldr	r3, [r3, #32]
 800555c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005560:	d108      	bne.n	8005574 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005562:	4b24      	ldr	r3, [pc, #144]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	4921      	ldr	r1, [pc, #132]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 8005570:	4313      	orrs	r3, r2
 8005572:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005574:	4b1f      	ldr	r3, [pc, #124]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a19      	ldr	r1, [r3, #32]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005584:	430b      	orrs	r3, r1
 8005586:	491b      	ldr	r1, [pc, #108]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 8005588:	4313      	orrs	r3, r2
 800558a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800558c:	4b1b      	ldr	r3, [pc, #108]	@ (80055fc <HAL_RCC_OscConfig+0x4cc>)
 800558e:	2201      	movs	r2, #1
 8005590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005592:	f7fc fa3b 	bl	8001a0c <HAL_GetTick>
 8005596:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005598:	e008      	b.n	80055ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800559a:	f7fc fa37 	bl	8001a0c <HAL_GetTick>
 800559e:	4602      	mov	r2, r0
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	d901      	bls.n	80055ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	e03d      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80055ac:	4b11      	ldr	r3, [pc, #68]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d0f0      	beq.n	800559a <HAL_RCC_OscConfig+0x46a>
 80055b8:	e035      	b.n	8005626 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055ba:	4b10      	ldr	r3, [pc, #64]	@ (80055fc <HAL_RCC_OscConfig+0x4cc>)
 80055bc:	2200      	movs	r2, #0
 80055be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055c0:	f7fc fa24 	bl	8001a0c <HAL_GetTick>
 80055c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055c6:	e008      	b.n	80055da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055c8:	f7fc fa20 	bl	8001a0c <HAL_GetTick>
 80055cc:	4602      	mov	r2, r0
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	d901      	bls.n	80055da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e026      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055da:	4b06      	ldr	r3, [pc, #24]	@ (80055f4 <HAL_RCC_OscConfig+0x4c4>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1f0      	bne.n	80055c8 <HAL_RCC_OscConfig+0x498>
 80055e6:	e01e      	b.n	8005626 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	69db      	ldr	r3, [r3, #28]
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d107      	bne.n	8005600 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e019      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
 80055f4:	40021000 	.word	0x40021000
 80055f8:	40007000 	.word	0x40007000
 80055fc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005600:	4b0b      	ldr	r3, [pc, #44]	@ (8005630 <HAL_RCC_OscConfig+0x500>)
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6a1b      	ldr	r3, [r3, #32]
 8005610:	429a      	cmp	r2, r3
 8005612:	d106      	bne.n	8005622 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800561e:	429a      	cmp	r2, r3
 8005620:	d001      	beq.n	8005626 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e000      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005626:	2300      	movs	r3, #0
}
 8005628:	4618      	mov	r0, r3
 800562a:	3718      	adds	r7, #24
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}
 8005630:	40021000 	.word	0x40021000

08005634 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d101      	bne.n	8005648 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e0d0      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005648:	4b6a      	ldr	r3, [pc, #424]	@ (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0307 	and.w	r3, r3, #7
 8005650:	683a      	ldr	r2, [r7, #0]
 8005652:	429a      	cmp	r2, r3
 8005654:	d910      	bls.n	8005678 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005656:	4b67      	ldr	r3, [pc, #412]	@ (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f023 0207 	bic.w	r2, r3, #7
 800565e:	4965      	ldr	r1, [pc, #404]	@ (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	4313      	orrs	r3, r2
 8005664:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005666:	4b63      	ldr	r3, [pc, #396]	@ (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0307 	and.w	r3, r3, #7
 800566e:	683a      	ldr	r2, [r7, #0]
 8005670:	429a      	cmp	r2, r3
 8005672:	d001      	beq.n	8005678 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e0b8      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 0302 	and.w	r3, r3, #2
 8005680:	2b00      	cmp	r3, #0
 8005682:	d020      	beq.n	80056c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0304 	and.w	r3, r3, #4
 800568c:	2b00      	cmp	r3, #0
 800568e:	d005      	beq.n	800569c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005690:	4b59      	ldr	r3, [pc, #356]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	4a58      	ldr	r2, [pc, #352]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005696:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800569a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 0308 	and.w	r3, r3, #8
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d005      	beq.n	80056b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80056a8:	4b53      	ldr	r3, [pc, #332]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	4a52      	ldr	r2, [pc, #328]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80056ae:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80056b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056b4:	4b50      	ldr	r3, [pc, #320]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	494d      	ldr	r1, [pc, #308]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80056c2:	4313      	orrs	r3, r2
 80056c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d040      	beq.n	8005754 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d107      	bne.n	80056ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056da:	4b47      	ldr	r3, [pc, #284]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d115      	bne.n	8005712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e07f      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	d107      	bne.n	8005702 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056f2:	4b41      	ldr	r3, [pc, #260]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d109      	bne.n	8005712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e073      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005702:	4b3d      	ldr	r3, [pc, #244]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0302 	and.w	r3, r3, #2
 800570a:	2b00      	cmp	r3, #0
 800570c:	d101      	bne.n	8005712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e06b      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005712:	4b39      	ldr	r3, [pc, #228]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	f023 0203 	bic.w	r2, r3, #3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	4936      	ldr	r1, [pc, #216]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005720:	4313      	orrs	r3, r2
 8005722:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005724:	f7fc f972 	bl	8001a0c <HAL_GetTick>
 8005728:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800572a:	e00a      	b.n	8005742 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800572c:	f7fc f96e 	bl	8001a0c <HAL_GetTick>
 8005730:	4602      	mov	r2, r0
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	1ad3      	subs	r3, r2, r3
 8005736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800573a:	4293      	cmp	r3, r2
 800573c:	d901      	bls.n	8005742 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e053      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005742:	4b2d      	ldr	r3, [pc, #180]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f003 020c 	and.w	r2, r3, #12
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	429a      	cmp	r2, r3
 8005752:	d1eb      	bne.n	800572c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005754:	4b27      	ldr	r3, [pc, #156]	@ (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0307 	and.w	r3, r3, #7
 800575c:	683a      	ldr	r2, [r7, #0]
 800575e:	429a      	cmp	r2, r3
 8005760:	d210      	bcs.n	8005784 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005762:	4b24      	ldr	r3, [pc, #144]	@ (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f023 0207 	bic.w	r2, r3, #7
 800576a:	4922      	ldr	r1, [pc, #136]	@ (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	4313      	orrs	r3, r2
 8005770:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005772:	4b20      	ldr	r3, [pc, #128]	@ (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f003 0307 	and.w	r3, r3, #7
 800577a:	683a      	ldr	r2, [r7, #0]
 800577c:	429a      	cmp	r2, r3
 800577e:	d001      	beq.n	8005784 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e032      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 0304 	and.w	r3, r3, #4
 800578c:	2b00      	cmp	r3, #0
 800578e:	d008      	beq.n	80057a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005790:	4b19      	ldr	r3, [pc, #100]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	4916      	ldr	r1, [pc, #88]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 0308 	and.w	r3, r3, #8
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d009      	beq.n	80057c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80057ae:	4b12      	ldr	r3, [pc, #72]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	00db      	lsls	r3, r3, #3
 80057bc:	490e      	ldr	r1, [pc, #56]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80057c2:	f000 f821 	bl	8005808 <HAL_RCC_GetSysClockFreq>
 80057c6:	4602      	mov	r2, r0
 80057c8:	4b0b      	ldr	r3, [pc, #44]	@ (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	091b      	lsrs	r3, r3, #4
 80057ce:	f003 030f 	and.w	r3, r3, #15
 80057d2:	490a      	ldr	r1, [pc, #40]	@ (80057fc <HAL_RCC_ClockConfig+0x1c8>)
 80057d4:	5ccb      	ldrb	r3, [r1, r3]
 80057d6:	fa22 f303 	lsr.w	r3, r2, r3
 80057da:	4a09      	ldr	r2, [pc, #36]	@ (8005800 <HAL_RCC_ClockConfig+0x1cc>)
 80057dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80057de:	4b09      	ldr	r3, [pc, #36]	@ (8005804 <HAL_RCC_ClockConfig+0x1d0>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7fc f8d0 	bl	8001988 <HAL_InitTick>

  return HAL_OK;
 80057e8:	2300      	movs	r3, #0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3710      	adds	r7, #16
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	40022000 	.word	0x40022000
 80057f8:	40021000 	.word	0x40021000
 80057fc:	0800be90 	.word	0x0800be90
 8005800:	20000000 	.word	0x20000000
 8005804:	20000004 	.word	0x20000004

08005808 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005808:	b480      	push	{r7}
 800580a:	b087      	sub	sp, #28
 800580c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800580e:	2300      	movs	r3, #0
 8005810:	60fb      	str	r3, [r7, #12]
 8005812:	2300      	movs	r3, #0
 8005814:	60bb      	str	r3, [r7, #8]
 8005816:	2300      	movs	r3, #0
 8005818:	617b      	str	r3, [r7, #20]
 800581a:	2300      	movs	r3, #0
 800581c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800581e:	2300      	movs	r3, #0
 8005820:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005822:	4b1e      	ldr	r3, [pc, #120]	@ (800589c <HAL_RCC_GetSysClockFreq+0x94>)
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f003 030c 	and.w	r3, r3, #12
 800582e:	2b04      	cmp	r3, #4
 8005830:	d002      	beq.n	8005838 <HAL_RCC_GetSysClockFreq+0x30>
 8005832:	2b08      	cmp	r3, #8
 8005834:	d003      	beq.n	800583e <HAL_RCC_GetSysClockFreq+0x36>
 8005836:	e027      	b.n	8005888 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005838:	4b19      	ldr	r3, [pc, #100]	@ (80058a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800583a:	613b      	str	r3, [r7, #16]
      break;
 800583c:	e027      	b.n	800588e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	0c9b      	lsrs	r3, r3, #18
 8005842:	f003 030f 	and.w	r3, r3, #15
 8005846:	4a17      	ldr	r2, [pc, #92]	@ (80058a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005848:	5cd3      	ldrb	r3, [r2, r3]
 800584a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d010      	beq.n	8005878 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005856:	4b11      	ldr	r3, [pc, #68]	@ (800589c <HAL_RCC_GetSysClockFreq+0x94>)
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	0c5b      	lsrs	r3, r3, #17
 800585c:	f003 0301 	and.w	r3, r3, #1
 8005860:	4a11      	ldr	r2, [pc, #68]	@ (80058a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005862:	5cd3      	ldrb	r3, [r2, r3]
 8005864:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a0d      	ldr	r2, [pc, #52]	@ (80058a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800586a:	fb03 f202 	mul.w	r2, r3, r2
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	fbb2 f3f3 	udiv	r3, r2, r3
 8005874:	617b      	str	r3, [r7, #20]
 8005876:	e004      	b.n	8005882 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a0c      	ldr	r2, [pc, #48]	@ (80058ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800587c:	fb02 f303 	mul.w	r3, r2, r3
 8005880:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	613b      	str	r3, [r7, #16]
      break;
 8005886:	e002      	b.n	800588e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005888:	4b05      	ldr	r3, [pc, #20]	@ (80058a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800588a:	613b      	str	r3, [r7, #16]
      break;
 800588c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800588e:	693b      	ldr	r3, [r7, #16]
}
 8005890:	4618      	mov	r0, r3
 8005892:	371c      	adds	r7, #28
 8005894:	46bd      	mov	sp, r7
 8005896:	bc80      	pop	{r7}
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	40021000 	.word	0x40021000
 80058a0:	007a1200 	.word	0x007a1200
 80058a4:	0800bea8 	.word	0x0800bea8
 80058a8:	0800beb8 	.word	0x0800beb8
 80058ac:	003d0900 	.word	0x003d0900

080058b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058b0:	b480      	push	{r7}
 80058b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058b4:	4b02      	ldr	r3, [pc, #8]	@ (80058c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80058b6:	681b      	ldr	r3, [r3, #0]
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bc80      	pop	{r7}
 80058be:	4770      	bx	lr
 80058c0:	20000000 	.word	0x20000000

080058c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058c8:	f7ff fff2 	bl	80058b0 <HAL_RCC_GetHCLKFreq>
 80058cc:	4602      	mov	r2, r0
 80058ce:	4b05      	ldr	r3, [pc, #20]	@ (80058e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	0a1b      	lsrs	r3, r3, #8
 80058d4:	f003 0307 	and.w	r3, r3, #7
 80058d8:	4903      	ldr	r1, [pc, #12]	@ (80058e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058da:	5ccb      	ldrb	r3, [r1, r3]
 80058dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	40021000 	.word	0x40021000
 80058e8:	0800bea0 	.word	0x0800bea0

080058ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b085      	sub	sp, #20
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80058f4:	4b0a      	ldr	r3, [pc, #40]	@ (8005920 <RCC_Delay+0x34>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a0a      	ldr	r2, [pc, #40]	@ (8005924 <RCC_Delay+0x38>)
 80058fa:	fba2 2303 	umull	r2, r3, r2, r3
 80058fe:	0a5b      	lsrs	r3, r3, #9
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	fb02 f303 	mul.w	r3, r2, r3
 8005906:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005908:	bf00      	nop
  }
  while (Delay --);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	1e5a      	subs	r2, r3, #1
 800590e:	60fa      	str	r2, [r7, #12]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1f9      	bne.n	8005908 <RCC_Delay+0x1c>
}
 8005914:	bf00      	nop
 8005916:	bf00      	nop
 8005918:	3714      	adds	r7, #20
 800591a:	46bd      	mov	sp, r7
 800591c:	bc80      	pop	{r7}
 800591e:	4770      	bx	lr
 8005920:	20000000 	.word	0x20000000
 8005924:	10624dd3 	.word	0x10624dd3

08005928 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b086      	sub	sp, #24
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005930:	2300      	movs	r3, #0
 8005932:	613b      	str	r3, [r7, #16]
 8005934:	2300      	movs	r3, #0
 8005936:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0301 	and.w	r3, r3, #1
 8005940:	2b00      	cmp	r3, #0
 8005942:	d07d      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005944:	2300      	movs	r3, #0
 8005946:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005948:	4b4f      	ldr	r3, [pc, #316]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800594a:	69db      	ldr	r3, [r3, #28]
 800594c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005950:	2b00      	cmp	r3, #0
 8005952:	d10d      	bne.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005954:	4b4c      	ldr	r3, [pc, #304]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005956:	69db      	ldr	r3, [r3, #28]
 8005958:	4a4b      	ldr	r2, [pc, #300]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800595a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800595e:	61d3      	str	r3, [r2, #28]
 8005960:	4b49      	ldr	r3, [pc, #292]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005962:	69db      	ldr	r3, [r3, #28]
 8005964:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005968:	60bb      	str	r3, [r7, #8]
 800596a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800596c:	2301      	movs	r3, #1
 800596e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005970:	4b46      	ldr	r3, [pc, #280]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005978:	2b00      	cmp	r3, #0
 800597a:	d118      	bne.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800597c:	4b43      	ldr	r3, [pc, #268]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a42      	ldr	r2, [pc, #264]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005982:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005986:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005988:	f7fc f840 	bl	8001a0c <HAL_GetTick>
 800598c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800598e:	e008      	b.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005990:	f7fc f83c 	bl	8001a0c <HAL_GetTick>
 8005994:	4602      	mov	r2, r0
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	1ad3      	subs	r3, r2, r3
 800599a:	2b64      	cmp	r3, #100	@ 0x64
 800599c:	d901      	bls.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800599e:	2303      	movs	r3, #3
 80059a0:	e06d      	b.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059a2:	4b3a      	ldr	r3, [pc, #232]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d0f0      	beq.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059ae:	4b36      	ldr	r3, [pc, #216]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059b0:	6a1b      	ldr	r3, [r3, #32]
 80059b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059b6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d02e      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d027      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059cc:	4b2e      	ldr	r3, [pc, #184]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059ce:	6a1b      	ldr	r3, [r3, #32]
 80059d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059d4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059d6:	4b2e      	ldr	r3, [pc, #184]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059d8:	2201      	movs	r2, #1
 80059da:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059dc:	4b2c      	ldr	r3, [pc, #176]	@ (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059de:	2200      	movs	r2, #0
 80059e0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80059e2:	4a29      	ldr	r2, [pc, #164]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f003 0301 	and.w	r3, r3, #1
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d014      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059f2:	f7fc f80b 	bl	8001a0c <HAL_GetTick>
 80059f6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059f8:	e00a      	b.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059fa:	f7fc f807 	bl	8001a0c <HAL_GetTick>
 80059fe:	4602      	mov	r2, r0
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	1ad3      	subs	r3, r2, r3
 8005a04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d901      	bls.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	e036      	b.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a10:	4b1d      	ldr	r3, [pc, #116]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a12:	6a1b      	ldr	r3, [r3, #32]
 8005a14:	f003 0302 	and.w	r3, r3, #2
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d0ee      	beq.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a1e:	6a1b      	ldr	r3, [r3, #32]
 8005a20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	4917      	ldr	r1, [pc, #92]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a2e:	7dfb      	ldrb	r3, [r7, #23]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d105      	bne.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a34:	4b14      	ldr	r3, [pc, #80]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a36:	69db      	ldr	r3, [r3, #28]
 8005a38:	4a13      	ldr	r2, [pc, #76]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a3e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 0302 	and.w	r3, r3, #2
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d008      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	490b      	ldr	r1, [pc, #44]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 0310 	and.w	r3, r3, #16
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d008      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a6a:	4b07      	ldr	r3, [pc, #28]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	4904      	ldr	r1, [pc, #16]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005a7c:	2300      	movs	r3, #0
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3718      	adds	r7, #24
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	bf00      	nop
 8005a88:	40021000 	.word	0x40021000
 8005a8c:	40007000 	.word	0x40007000
 8005a90:	42420440 	.word	0x42420440

08005a94 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b082      	sub	sp, #8
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d101      	bne.n	8005aa6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e041      	b.n	8005b2a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d106      	bne.n	8005ac0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f7fb fe60 	bl	8001780 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2202      	movs	r2, #2
 8005ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	3304      	adds	r3, #4
 8005ad0:	4619      	mov	r1, r3
 8005ad2:	4610      	mov	r0, r2
 8005ad4:	f000 f9f6 	bl	8005ec4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2201      	movs	r2, #1
 8005b14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b28:	2300      	movs	r3, #0
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3708      	adds	r7, #8
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
	...

08005b34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b084      	sub	sp, #16
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d109      	bne.n	8005b58 <HAL_TIM_PWM_Start+0x24>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	bf14      	ite	ne
 8005b50:	2301      	movne	r3, #1
 8005b52:	2300      	moveq	r3, #0
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	e022      	b.n	8005b9e <HAL_TIM_PWM_Start+0x6a>
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	2b04      	cmp	r3, #4
 8005b5c:	d109      	bne.n	8005b72 <HAL_TIM_PWM_Start+0x3e>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	bf14      	ite	ne
 8005b6a:	2301      	movne	r3, #1
 8005b6c:	2300      	moveq	r3, #0
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	e015      	b.n	8005b9e <HAL_TIM_PWM_Start+0x6a>
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	2b08      	cmp	r3, #8
 8005b76:	d109      	bne.n	8005b8c <HAL_TIM_PWM_Start+0x58>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	bf14      	ite	ne
 8005b84:	2301      	movne	r3, #1
 8005b86:	2300      	moveq	r3, #0
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	e008      	b.n	8005b9e <HAL_TIM_PWM_Start+0x6a>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	bf14      	ite	ne
 8005b98:	2301      	movne	r3, #1
 8005b9a:	2300      	moveq	r3, #0
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d001      	beq.n	8005ba6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e05e      	b.n	8005c64 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d104      	bne.n	8005bb6 <HAL_TIM_PWM_Start+0x82>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2202      	movs	r2, #2
 8005bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bb4:	e013      	b.n	8005bde <HAL_TIM_PWM_Start+0xaa>
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	2b04      	cmp	r3, #4
 8005bba:	d104      	bne.n	8005bc6 <HAL_TIM_PWM_Start+0x92>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2202      	movs	r2, #2
 8005bc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bc4:	e00b      	b.n	8005bde <HAL_TIM_PWM_Start+0xaa>
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	2b08      	cmp	r3, #8
 8005bca:	d104      	bne.n	8005bd6 <HAL_TIM_PWM_Start+0xa2>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2202      	movs	r2, #2
 8005bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bd4:	e003      	b.n	8005bde <HAL_TIM_PWM_Start+0xaa>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2202      	movs	r2, #2
 8005bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	2201      	movs	r2, #1
 8005be4:	6839      	ldr	r1, [r7, #0]
 8005be6:	4618      	mov	r0, r3
 8005be8:	f000 fb62 	bl	80062b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a1e      	ldr	r2, [pc, #120]	@ (8005c6c <HAL_TIM_PWM_Start+0x138>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d107      	bne.n	8005c06 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c04:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a18      	ldr	r2, [pc, #96]	@ (8005c6c <HAL_TIM_PWM_Start+0x138>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d00e      	beq.n	8005c2e <HAL_TIM_PWM_Start+0xfa>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c18:	d009      	beq.n	8005c2e <HAL_TIM_PWM_Start+0xfa>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a14      	ldr	r2, [pc, #80]	@ (8005c70 <HAL_TIM_PWM_Start+0x13c>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d004      	beq.n	8005c2e <HAL_TIM_PWM_Start+0xfa>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a12      	ldr	r2, [pc, #72]	@ (8005c74 <HAL_TIM_PWM_Start+0x140>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d111      	bne.n	8005c52 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	f003 0307 	and.w	r3, r3, #7
 8005c38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2b06      	cmp	r3, #6
 8005c3e:	d010      	beq.n	8005c62 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f042 0201 	orr.w	r2, r2, #1
 8005c4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c50:	e007      	b.n	8005c62 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f042 0201 	orr.w	r2, r2, #1
 8005c60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c62:	2300      	movs	r3, #0
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3710      	adds	r7, #16
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	40012c00 	.word	0x40012c00
 8005c70:	40000400 	.word	0x40000400
 8005c74:	40000800 	.word	0x40000800

08005c78 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b082      	sub	sp, #8
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2200      	movs	r2, #0
 8005c88:	6839      	ldr	r1, [r7, #0]
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f000 fb10 	bl	80062b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a29      	ldr	r2, [pc, #164]	@ (8005d3c <HAL_TIM_PWM_Stop+0xc4>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d117      	bne.n	8005cca <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	6a1a      	ldr	r2, [r3, #32]
 8005ca0:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d10f      	bne.n	8005cca <HAL_TIM_PWM_Stop+0x52>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	6a1a      	ldr	r2, [r3, #32]
 8005cb0:	f240 4344 	movw	r3, #1092	@ 0x444
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d107      	bne.n	8005cca <HAL_TIM_PWM_Stop+0x52>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005cc8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	6a1a      	ldr	r2, [r3, #32]
 8005cd0:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d10f      	bne.n	8005cfa <HAL_TIM_PWM_Stop+0x82>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	6a1a      	ldr	r2, [r3, #32]
 8005ce0:	f240 4344 	movw	r3, #1092	@ 0x444
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d107      	bne.n	8005cfa <HAL_TIM_PWM_Stop+0x82>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f022 0201 	bic.w	r2, r2, #1
 8005cf8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d104      	bne.n	8005d0a <HAL_TIM_PWM_Stop+0x92>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d08:	e013      	b.n	8005d32 <HAL_TIM_PWM_Stop+0xba>
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	2b04      	cmp	r3, #4
 8005d0e:	d104      	bne.n	8005d1a <HAL_TIM_PWM_Stop+0xa2>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d18:	e00b      	b.n	8005d32 <HAL_TIM_PWM_Stop+0xba>
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	2b08      	cmp	r3, #8
 8005d1e:	d104      	bne.n	8005d2a <HAL_TIM_PWM_Stop+0xb2>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d28:	e003      	b.n	8005d32 <HAL_TIM_PWM_Stop+0xba>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005d32:	2300      	movs	r3, #0
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3708      	adds	r7, #8
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	40012c00 	.word	0x40012c00

08005d40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	60f8      	str	r0, [r7, #12]
 8005d48:	60b9      	str	r1, [r7, #8]
 8005d4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d101      	bne.n	8005d5e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d5a:	2302      	movs	r3, #2
 8005d5c:	e0ae      	b.n	8005ebc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2201      	movs	r2, #1
 8005d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2b0c      	cmp	r3, #12
 8005d6a:	f200 809f 	bhi.w	8005eac <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8005d74 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d74:	08005da9 	.word	0x08005da9
 8005d78:	08005ead 	.word	0x08005ead
 8005d7c:	08005ead 	.word	0x08005ead
 8005d80:	08005ead 	.word	0x08005ead
 8005d84:	08005de9 	.word	0x08005de9
 8005d88:	08005ead 	.word	0x08005ead
 8005d8c:	08005ead 	.word	0x08005ead
 8005d90:	08005ead 	.word	0x08005ead
 8005d94:	08005e2b 	.word	0x08005e2b
 8005d98:	08005ead 	.word	0x08005ead
 8005d9c:	08005ead 	.word	0x08005ead
 8005da0:	08005ead 	.word	0x08005ead
 8005da4:	08005e6b 	.word	0x08005e6b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	68b9      	ldr	r1, [r7, #8]
 8005dae:	4618      	mov	r0, r3
 8005db0:	f000 f8f6 	bl	8005fa0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	699a      	ldr	r2, [r3, #24]
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f042 0208 	orr.w	r2, r2, #8
 8005dc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	699a      	ldr	r2, [r3, #24]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f022 0204 	bic.w	r2, r2, #4
 8005dd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	6999      	ldr	r1, [r3, #24]
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	691a      	ldr	r2, [r3, #16]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	430a      	orrs	r2, r1
 8005de4:	619a      	str	r2, [r3, #24]
      break;
 8005de6:	e064      	b.n	8005eb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68b9      	ldr	r1, [r7, #8]
 8005dee:	4618      	mov	r0, r3
 8005df0:	f000 f93c 	bl	800606c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	699a      	ldr	r2, [r3, #24]
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	699a      	ldr	r2, [r3, #24]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	6999      	ldr	r1, [r3, #24]
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	021a      	lsls	r2, r3, #8
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	430a      	orrs	r2, r1
 8005e26:	619a      	str	r2, [r3, #24]
      break;
 8005e28:	e043      	b.n	8005eb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68b9      	ldr	r1, [r7, #8]
 8005e30:	4618      	mov	r0, r3
 8005e32:	f000 f985 	bl	8006140 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	69da      	ldr	r2, [r3, #28]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f042 0208 	orr.w	r2, r2, #8
 8005e44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	69da      	ldr	r2, [r3, #28]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f022 0204 	bic.w	r2, r2, #4
 8005e54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	69d9      	ldr	r1, [r3, #28]
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	691a      	ldr	r2, [r3, #16]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	430a      	orrs	r2, r1
 8005e66:	61da      	str	r2, [r3, #28]
      break;
 8005e68:	e023      	b.n	8005eb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	68b9      	ldr	r1, [r7, #8]
 8005e70:	4618      	mov	r0, r3
 8005e72:	f000 f9cf 	bl	8006214 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	69da      	ldr	r2, [r3, #28]
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	69da      	ldr	r2, [r3, #28]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	69d9      	ldr	r1, [r3, #28]
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	691b      	ldr	r3, [r3, #16]
 8005ea0:	021a      	lsls	r2, r3, #8
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	61da      	str	r2, [r3, #28]
      break;
 8005eaa:	e002      	b.n	8005eb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	75fb      	strb	r3, [r7, #23]
      break;
 8005eb0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005eba:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3718      	adds	r7, #24
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b085      	sub	sp, #20
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4a2f      	ldr	r2, [pc, #188]	@ (8005f94 <TIM_Base_SetConfig+0xd0>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d00b      	beq.n	8005ef4 <TIM_Base_SetConfig+0x30>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ee2:	d007      	beq.n	8005ef4 <TIM_Base_SetConfig+0x30>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	4a2c      	ldr	r2, [pc, #176]	@ (8005f98 <TIM_Base_SetConfig+0xd4>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d003      	beq.n	8005ef4 <TIM_Base_SetConfig+0x30>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a2b      	ldr	r2, [pc, #172]	@ (8005f9c <TIM_Base_SetConfig+0xd8>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d108      	bne.n	8005f06 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005efa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	68fa      	ldr	r2, [r7, #12]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a22      	ldr	r2, [pc, #136]	@ (8005f94 <TIM_Base_SetConfig+0xd0>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d00b      	beq.n	8005f26 <TIM_Base_SetConfig+0x62>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f14:	d007      	beq.n	8005f26 <TIM_Base_SetConfig+0x62>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a1f      	ldr	r2, [pc, #124]	@ (8005f98 <TIM_Base_SetConfig+0xd4>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d003      	beq.n	8005f26 <TIM_Base_SetConfig+0x62>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a1e      	ldr	r2, [pc, #120]	@ (8005f9c <TIM_Base_SetConfig+0xd8>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d108      	bne.n	8005f38 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	4313      	orrs	r3, r2
 8005f36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	695b      	ldr	r3, [r3, #20]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	689a      	ldr	r2, [r3, #8]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	681a      	ldr	r2, [r3, #0]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	4a0d      	ldr	r2, [pc, #52]	@ (8005f94 <TIM_Base_SetConfig+0xd0>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d103      	bne.n	8005f6c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	691a      	ldr	r2, [r3, #16]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	f003 0301 	and.w	r3, r3, #1
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d005      	beq.n	8005f8a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	f023 0201 	bic.w	r2, r3, #1
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	611a      	str	r2, [r3, #16]
  }
}
 8005f8a:	bf00      	nop
 8005f8c:	3714      	adds	r7, #20
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bc80      	pop	{r7}
 8005f92:	4770      	bx	lr
 8005f94:	40012c00 	.word	0x40012c00
 8005f98:	40000400 	.word	0x40000400
 8005f9c:	40000800 	.word	0x40000800

08005fa0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b087      	sub	sp, #28
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a1b      	ldr	r3, [r3, #32]
 8005fae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6a1b      	ldr	r3, [r3, #32]
 8005fb4:	f023 0201 	bic.w	r2, r3, #1
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	699b      	ldr	r3, [r3, #24]
 8005fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f023 0303 	bic.w	r3, r3, #3
 8005fd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	68fa      	ldr	r2, [r7, #12]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f023 0302 	bic.w	r3, r3, #2
 8005fe8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	697a      	ldr	r2, [r7, #20]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4a1c      	ldr	r2, [pc, #112]	@ (8006068 <TIM_OC1_SetConfig+0xc8>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d10c      	bne.n	8006016 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	f023 0308 	bic.w	r3, r3, #8
 8006002:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	697a      	ldr	r2, [r7, #20]
 800600a:	4313      	orrs	r3, r2
 800600c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	f023 0304 	bic.w	r3, r3, #4
 8006014:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a13      	ldr	r2, [pc, #76]	@ (8006068 <TIM_OC1_SetConfig+0xc8>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d111      	bne.n	8006042 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006024:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800602c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	695b      	ldr	r3, [r3, #20]
 8006032:	693a      	ldr	r2, [r7, #16]
 8006034:	4313      	orrs	r3, r2
 8006036:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	693a      	ldr	r2, [r7, #16]
 800603e:	4313      	orrs	r3, r2
 8006040:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	68fa      	ldr	r2, [r7, #12]
 800604c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	685a      	ldr	r2, [r3, #4]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	697a      	ldr	r2, [r7, #20]
 800605a:	621a      	str	r2, [r3, #32]
}
 800605c:	bf00      	nop
 800605e:	371c      	adds	r7, #28
 8006060:	46bd      	mov	sp, r7
 8006062:	bc80      	pop	{r7}
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	40012c00 	.word	0x40012c00

0800606c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800606c:	b480      	push	{r7}
 800606e:	b087      	sub	sp, #28
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a1b      	ldr	r3, [r3, #32]
 800607a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a1b      	ldr	r3, [r3, #32]
 8006080:	f023 0210 	bic.w	r2, r3, #16
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800609a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	021b      	lsls	r3, r3, #8
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	4313      	orrs	r3, r2
 80060ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	f023 0320 	bic.w	r3, r3, #32
 80060b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	011b      	lsls	r3, r3, #4
 80060be:	697a      	ldr	r2, [r7, #20]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a1d      	ldr	r2, [pc, #116]	@ (800613c <TIM_OC2_SetConfig+0xd0>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d10d      	bne.n	80060e8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	011b      	lsls	r3, r3, #4
 80060da:	697a      	ldr	r2, [r7, #20]
 80060dc:	4313      	orrs	r3, r2
 80060de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4a14      	ldr	r2, [pc, #80]	@ (800613c <TIM_OC2_SetConfig+0xd0>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d113      	bne.n	8006118 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80060f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80060fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	695b      	ldr	r3, [r3, #20]
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	693a      	ldr	r2, [r7, #16]
 8006108:	4313      	orrs	r3, r2
 800610a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	009b      	lsls	r3, r3, #2
 8006112:	693a      	ldr	r2, [r7, #16]
 8006114:	4313      	orrs	r3, r2
 8006116:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	693a      	ldr	r2, [r7, #16]
 800611c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	685a      	ldr	r2, [r3, #4]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	621a      	str	r2, [r3, #32]
}
 8006132:	bf00      	nop
 8006134:	371c      	adds	r7, #28
 8006136:	46bd      	mov	sp, r7
 8006138:	bc80      	pop	{r7}
 800613a:	4770      	bx	lr
 800613c:	40012c00 	.word	0x40012c00

08006140 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006140:	b480      	push	{r7}
 8006142:	b087      	sub	sp, #28
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a1b      	ldr	r3, [r3, #32]
 800614e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6a1b      	ldr	r3, [r3, #32]
 8006154:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	69db      	ldr	r3, [r3, #28]
 8006166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800616e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f023 0303 	bic.w	r3, r3, #3
 8006176:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	4313      	orrs	r3, r2
 8006180:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006188:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	021b      	lsls	r3, r3, #8
 8006190:	697a      	ldr	r2, [r7, #20]
 8006192:	4313      	orrs	r3, r2
 8006194:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a1d      	ldr	r2, [pc, #116]	@ (8006210 <TIM_OC3_SetConfig+0xd0>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d10d      	bne.n	80061ba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	021b      	lsls	r3, r3, #8
 80061ac:	697a      	ldr	r2, [r7, #20]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a14      	ldr	r2, [pc, #80]	@ (8006210 <TIM_OC3_SetConfig+0xd0>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d113      	bne.n	80061ea <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80061d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	695b      	ldr	r3, [r3, #20]
 80061d6:	011b      	lsls	r3, r3, #4
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	4313      	orrs	r3, r2
 80061dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	699b      	ldr	r3, [r3, #24]
 80061e2:	011b      	lsls	r3, r3, #4
 80061e4:	693a      	ldr	r2, [r7, #16]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	693a      	ldr	r2, [r7, #16]
 80061ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	68fa      	ldr	r2, [r7, #12]
 80061f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	685a      	ldr	r2, [r3, #4]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	697a      	ldr	r2, [r7, #20]
 8006202:	621a      	str	r2, [r3, #32]
}
 8006204:	bf00      	nop
 8006206:	371c      	adds	r7, #28
 8006208:	46bd      	mov	sp, r7
 800620a:	bc80      	pop	{r7}
 800620c:	4770      	bx	lr
 800620e:	bf00      	nop
 8006210:	40012c00 	.word	0x40012c00

08006214 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006214:	b480      	push	{r7}
 8006216:	b087      	sub	sp, #28
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6a1b      	ldr	r3, [r3, #32]
 8006222:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a1b      	ldr	r3, [r3, #32]
 8006228:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	69db      	ldr	r3, [r3, #28]
 800623a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006242:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800624a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	021b      	lsls	r3, r3, #8
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	4313      	orrs	r3, r2
 8006256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800625e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	031b      	lsls	r3, r3, #12
 8006266:	693a      	ldr	r2, [r7, #16]
 8006268:	4313      	orrs	r3, r2
 800626a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4a0f      	ldr	r2, [pc, #60]	@ (80062ac <TIM_OC4_SetConfig+0x98>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d109      	bne.n	8006288 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800627a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	695b      	ldr	r3, [r3, #20]
 8006280:	019b      	lsls	r3, r3, #6
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	4313      	orrs	r3, r2
 8006286:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	68fa      	ldr	r2, [r7, #12]
 8006292:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	685a      	ldr	r2, [r3, #4]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	621a      	str	r2, [r3, #32]
}
 80062a2:	bf00      	nop
 80062a4:	371c      	adds	r7, #28
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bc80      	pop	{r7}
 80062aa:	4770      	bx	lr
 80062ac:	40012c00 	.word	0x40012c00

080062b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b087      	sub	sp, #28
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	60b9      	str	r1, [r7, #8]
 80062ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	f003 031f 	and.w	r3, r3, #31
 80062c2:	2201      	movs	r2, #1
 80062c4:	fa02 f303 	lsl.w	r3, r2, r3
 80062c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6a1a      	ldr	r2, [r3, #32]
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	43db      	mvns	r3, r3
 80062d2:	401a      	ands	r2, r3
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6a1a      	ldr	r2, [r3, #32]
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	f003 031f 	and.w	r3, r3, #31
 80062e2:	6879      	ldr	r1, [r7, #4]
 80062e4:	fa01 f303 	lsl.w	r3, r1, r3
 80062e8:	431a      	orrs	r2, r3
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	621a      	str	r2, [r3, #32]
}
 80062ee:	bf00      	nop
 80062f0:	371c      	adds	r7, #28
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bc80      	pop	{r7}
 80062f6:	4770      	bx	lr

080062f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b085      	sub	sp, #20
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006308:	2b01      	cmp	r3, #1
 800630a:	d101      	bne.n	8006310 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800630c:	2302      	movs	r3, #2
 800630e:	e046      	b.n	800639e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2202      	movs	r2, #2
 800631c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006336:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	68fa      	ldr	r2, [r7, #12]
 800633e:	4313      	orrs	r3, r2
 8006340:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a16      	ldr	r2, [pc, #88]	@ (80063a8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d00e      	beq.n	8006372 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800635c:	d009      	beq.n	8006372 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a12      	ldr	r2, [pc, #72]	@ (80063ac <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d004      	beq.n	8006372 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a10      	ldr	r2, [pc, #64]	@ (80063b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d10c      	bne.n	800638c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006378:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	68ba      	ldr	r2, [r7, #8]
 8006380:	4313      	orrs	r3, r2
 8006382:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	68ba      	ldr	r2, [r7, #8]
 800638a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3714      	adds	r7, #20
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bc80      	pop	{r7}
 80063a6:	4770      	bx	lr
 80063a8:	40012c00 	.word	0x40012c00
 80063ac:	40000400 	.word	0x40000400
 80063b0:	40000800 	.word	0x40000800

080063b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b085      	sub	sp, #20
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	4638      	mov	r0, r7
 80063be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3714      	adds	r7, #20
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bc80      	pop	{r7}
 80063cc:	4770      	bx	lr

080063ce <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80063ce:	b480      	push	{r7}
 80063d0:	b085      	sub	sp, #20
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80063de:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80063e2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	b29a      	uxth	r2, r3
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3714      	adds	r7, #20
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bc80      	pop	{r7}
 80063f8:	4770      	bx	lr

080063fa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80063fa:	b480      	push	{r7}
 80063fc:	b085      	sub	sp, #20
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006402:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8006406:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800640e:	b29a      	uxth	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	b29b      	uxth	r3, r3
 8006414:	43db      	mvns	r3, r3
 8006416:	b29b      	uxth	r3, r3
 8006418:	4013      	ands	r3, r2
 800641a:	b29a      	uxth	r2, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006422:	2300      	movs	r3, #0
}
 8006424:	4618      	mov	r0, r3
 8006426:	3714      	adds	r7, #20
 8006428:	46bd      	mov	sp, r7
 800642a:	bc80      	pop	{r7}
 800642c:	4770      	bx	lr

0800642e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800642e:	b480      	push	{r7}
 8006430:	b083      	sub	sp, #12
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
 8006436:	460b      	mov	r3, r1
 8006438:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	bc80      	pop	{r7}
 8006444:	4770      	bx	lr

08006446 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006446:	b480      	push	{r7}
 8006448:	b085      	sub	sp, #20
 800644a:	af00      	add	r7, sp, #0
 800644c:	60f8      	str	r0, [r7, #12]
 800644e:	4638      	mov	r0, r7
 8006450:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2201      	movs	r2, #1
 8006458:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2200      	movs	r2, #0
 8006468:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006474:	2300      	movs	r3, #0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3714      	adds	r7, #20
 800647a:	46bd      	mov	sp, r7
 800647c:	bc80      	pop	{r7}
 800647e:	4770      	bx	lr

08006480 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006480:	b480      	push	{r7}
 8006482:	b09d      	sub	sp, #116	@ 0x74
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800648a:	2300      	movs	r3, #0
 800648c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	781b      	ldrb	r3, [r3, #0]
 8006496:	009b      	lsls	r3, r3, #2
 8006498:	4413      	add	r3, r2
 800649a:	881b      	ldrh	r3, [r3, #0]
 800649c:	b29b      	uxth	r3, r3
 800649e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80064a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064a6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	78db      	ldrb	r3, [r3, #3]
 80064ae:	2b03      	cmp	r3, #3
 80064b0:	d81f      	bhi.n	80064f2 <USB_ActivateEndpoint+0x72>
 80064b2:	a201      	add	r2, pc, #4	@ (adr r2, 80064b8 <USB_ActivateEndpoint+0x38>)
 80064b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b8:	080064c9 	.word	0x080064c9
 80064bc:	080064e5 	.word	0x080064e5
 80064c0:	080064fb 	.word	0x080064fb
 80064c4:	080064d7 	.word	0x080064d7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80064c8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80064cc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80064d0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80064d4:	e012      	b.n	80064fc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80064d6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80064da:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80064de:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80064e2:	e00b      	b.n	80064fc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80064e4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80064e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80064ec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80064f0:	e004      	b.n	80064fc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 80064f8:	e000      	b.n	80064fc <USB_ActivateEndpoint+0x7c>
      break;
 80064fa:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	781b      	ldrb	r3, [r3, #0]
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	441a      	add	r2, r3
 8006506:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800650a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800650e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006512:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006516:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800651a:	b29b      	uxth	r3, r3
 800651c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	009b      	lsls	r3, r3, #2
 8006526:	4413      	add	r3, r2
 8006528:	881b      	ldrh	r3, [r3, #0]
 800652a:	b29b      	uxth	r3, r3
 800652c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006530:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006534:	b29b      	uxth	r3, r3
 8006536:	683a      	ldr	r2, [r7, #0]
 8006538:	7812      	ldrb	r2, [r2, #0]
 800653a:	4313      	orrs	r3, r2
 800653c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	781b      	ldrb	r3, [r3, #0]
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	441a      	add	r2, r3
 800654a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800654e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006552:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006556:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800655a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800655e:	b29b      	uxth	r3, r3
 8006560:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	7b1b      	ldrb	r3, [r3, #12]
 8006566:	2b00      	cmp	r3, #0
 8006568:	f040 8178 	bne.w	800685c <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	785b      	ldrb	r3, [r3, #1]
 8006570:	2b00      	cmp	r3, #0
 8006572:	f000 8084 	beq.w	800667e <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	61bb      	str	r3, [r7, #24]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006580:	b29b      	uxth	r3, r3
 8006582:	461a      	mov	r2, r3
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	4413      	add	r3, r2
 8006588:	61bb      	str	r3, [r7, #24]
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	781b      	ldrb	r3, [r3, #0]
 800658e:	011a      	lsls	r2, r3, #4
 8006590:	69bb      	ldr	r3, [r7, #24]
 8006592:	4413      	add	r3, r2
 8006594:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006598:	617b      	str	r3, [r7, #20]
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	88db      	ldrh	r3, [r3, #6]
 800659e:	085b      	lsrs	r3, r3, #1
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	005b      	lsls	r3, r3, #1
 80065a4:	b29a      	uxth	r2, r3
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80065aa:	687a      	ldr	r2, [r7, #4]
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	781b      	ldrb	r3, [r3, #0]
 80065b0:	009b      	lsls	r3, r3, #2
 80065b2:	4413      	add	r3, r2
 80065b4:	881b      	ldrh	r3, [r3, #0]
 80065b6:	827b      	strh	r3, [r7, #18]
 80065b8:	8a7b      	ldrh	r3, [r7, #18]
 80065ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d01b      	beq.n	80065fa <USB_ActivateEndpoint+0x17a>
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	781b      	ldrb	r3, [r3, #0]
 80065c8:	009b      	lsls	r3, r3, #2
 80065ca:	4413      	add	r3, r2
 80065cc:	881b      	ldrh	r3, [r3, #0]
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065d8:	823b      	strh	r3, [r7, #16]
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	781b      	ldrb	r3, [r3, #0]
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	441a      	add	r2, r3
 80065e4:	8a3b      	ldrh	r3, [r7, #16]
 80065e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065f2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	78db      	ldrb	r3, [r3, #3]
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d020      	beq.n	8006644 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	4413      	add	r3, r2
 800660c:	881b      	ldrh	r3, [r3, #0]
 800660e:	b29b      	uxth	r3, r3
 8006610:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006614:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006618:	81bb      	strh	r3, [r7, #12]
 800661a:	89bb      	ldrh	r3, [r7, #12]
 800661c:	f083 0320 	eor.w	r3, r3, #32
 8006620:	81bb      	strh	r3, [r7, #12]
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	441a      	add	r2, r3
 800662c:	89bb      	ldrh	r3, [r7, #12]
 800662e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006632:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006636:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800663a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800663e:	b29b      	uxth	r3, r3
 8006640:	8013      	strh	r3, [r2, #0]
 8006642:	e2d5      	b.n	8006bf0 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	781b      	ldrb	r3, [r3, #0]
 800664a:	009b      	lsls	r3, r3, #2
 800664c:	4413      	add	r3, r2
 800664e:	881b      	ldrh	r3, [r3, #0]
 8006650:	b29b      	uxth	r3, r3
 8006652:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006656:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800665a:	81fb      	strh	r3, [r7, #14]
 800665c:	687a      	ldr	r2, [r7, #4]
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	009b      	lsls	r3, r3, #2
 8006664:	441a      	add	r2, r3
 8006666:	89fb      	ldrh	r3, [r7, #14]
 8006668:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800666c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006670:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006674:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006678:	b29b      	uxth	r3, r3
 800667a:	8013      	strh	r3, [r2, #0]
 800667c:	e2b8      	b.n	8006bf0 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	633b      	str	r3, [r7, #48]	@ 0x30
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006688:	b29b      	uxth	r3, r3
 800668a:	461a      	mov	r2, r3
 800668c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668e:	4413      	add	r3, r2
 8006690:	633b      	str	r3, [r7, #48]	@ 0x30
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	781b      	ldrb	r3, [r3, #0]
 8006696:	011a      	lsls	r2, r3, #4
 8006698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800669a:	4413      	add	r3, r2
 800669c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80066a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	88db      	ldrh	r3, [r3, #6]
 80066a6:	085b      	lsrs	r3, r3, #1
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	005b      	lsls	r3, r3, #1
 80066ac:	b29a      	uxth	r2, r3
 80066ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066b0:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066bc:	b29b      	uxth	r3, r3
 80066be:	461a      	mov	r2, r3
 80066c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c2:	4413      	add	r3, r2
 80066c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	781b      	ldrb	r3, [r3, #0]
 80066ca:	011a      	lsls	r2, r3, #4
 80066cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ce:	4413      	add	r3, r2
 80066d0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80066d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80066d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d8:	881b      	ldrh	r3, [r3, #0]
 80066da:	b29b      	uxth	r3, r3
 80066dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e4:	801a      	strh	r2, [r3, #0]
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	691b      	ldr	r3, [r3, #16]
 80066ea:	2b3e      	cmp	r3, #62	@ 0x3e
 80066ec:	d91d      	bls.n	800672a <USB_ActivateEndpoint+0x2aa>
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	095b      	lsrs	r3, r3, #5
 80066f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	f003 031f 	and.w	r3, r3, #31
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d102      	bne.n	8006708 <USB_ActivateEndpoint+0x288>
 8006702:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006704:	3b01      	subs	r3, #1
 8006706:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800670a:	881b      	ldrh	r3, [r3, #0]
 800670c:	b29a      	uxth	r2, r3
 800670e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006710:	b29b      	uxth	r3, r3
 8006712:	029b      	lsls	r3, r3, #10
 8006714:	b29b      	uxth	r3, r3
 8006716:	4313      	orrs	r3, r2
 8006718:	b29b      	uxth	r3, r3
 800671a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800671e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006722:	b29a      	uxth	r2, r3
 8006724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006726:	801a      	strh	r2, [r3, #0]
 8006728:	e026      	b.n	8006778 <USB_ActivateEndpoint+0x2f8>
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d10a      	bne.n	8006748 <USB_ActivateEndpoint+0x2c8>
 8006732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006734:	881b      	ldrh	r3, [r3, #0]
 8006736:	b29b      	uxth	r3, r3
 8006738:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800673c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006740:	b29a      	uxth	r2, r3
 8006742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006744:	801a      	strh	r2, [r3, #0]
 8006746:	e017      	b.n	8006778 <USB_ActivateEndpoint+0x2f8>
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	691b      	ldr	r3, [r3, #16]
 800674c:	085b      	lsrs	r3, r3, #1
 800674e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	691b      	ldr	r3, [r3, #16]
 8006754:	f003 0301 	and.w	r3, r3, #1
 8006758:	2b00      	cmp	r3, #0
 800675a:	d002      	beq.n	8006762 <USB_ActivateEndpoint+0x2e2>
 800675c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800675e:	3301      	adds	r3, #1
 8006760:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006764:	881b      	ldrh	r3, [r3, #0]
 8006766:	b29a      	uxth	r2, r3
 8006768:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800676a:	b29b      	uxth	r3, r3
 800676c:	029b      	lsls	r3, r3, #10
 800676e:	b29b      	uxth	r3, r3
 8006770:	4313      	orrs	r3, r2
 8006772:	b29a      	uxth	r2, r3
 8006774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006776:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	781b      	ldrb	r3, [r3, #0]
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	4413      	add	r3, r2
 8006782:	881b      	ldrh	r3, [r3, #0]
 8006784:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006786:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006788:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800678c:	2b00      	cmp	r3, #0
 800678e:	d01b      	beq.n	80067c8 <USB_ActivateEndpoint+0x348>
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	781b      	ldrb	r3, [r3, #0]
 8006796:	009b      	lsls	r3, r3, #2
 8006798:	4413      	add	r3, r2
 800679a:	881b      	ldrh	r3, [r3, #0]
 800679c:	b29b      	uxth	r3, r3
 800679e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067a6:	843b      	strh	r3, [r7, #32]
 80067a8:	687a      	ldr	r2, [r7, #4]
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	009b      	lsls	r3, r3, #2
 80067b0:	441a      	add	r2, r3
 80067b2:	8c3b      	ldrh	r3, [r7, #32]
 80067b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80067c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	781b      	ldrb	r3, [r3, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d124      	bne.n	800681a <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	4413      	add	r3, r2
 80067da:	881b      	ldrh	r3, [r3, #0]
 80067dc:	b29b      	uxth	r3, r3
 80067de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067e6:	83bb      	strh	r3, [r7, #28]
 80067e8:	8bbb      	ldrh	r3, [r7, #28]
 80067ea:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80067ee:	83bb      	strh	r3, [r7, #28]
 80067f0:	8bbb      	ldrh	r3, [r7, #28]
 80067f2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80067f6:	83bb      	strh	r3, [r7, #28]
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	781b      	ldrb	r3, [r3, #0]
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	441a      	add	r2, r3
 8006802:	8bbb      	ldrh	r3, [r7, #28]
 8006804:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006808:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800680c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006810:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006814:	b29b      	uxth	r3, r3
 8006816:	8013      	strh	r3, [r2, #0]
 8006818:	e1ea      	b.n	8006bf0 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	781b      	ldrb	r3, [r3, #0]
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	4413      	add	r3, r2
 8006824:	881b      	ldrh	r3, [r3, #0]
 8006826:	b29b      	uxth	r3, r3
 8006828:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800682c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006830:	83fb      	strh	r3, [r7, #30]
 8006832:	8bfb      	ldrh	r3, [r7, #30]
 8006834:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006838:	83fb      	strh	r3, [r7, #30]
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	781b      	ldrb	r3, [r3, #0]
 8006840:	009b      	lsls	r3, r3, #2
 8006842:	441a      	add	r2, r3
 8006844:	8bfb      	ldrh	r3, [r7, #30]
 8006846:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800684a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800684e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006856:	b29b      	uxth	r3, r3
 8006858:	8013      	strh	r3, [r2, #0]
 800685a:	e1c9      	b.n	8006bf0 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	78db      	ldrb	r3, [r3, #3]
 8006860:	2b02      	cmp	r3, #2
 8006862:	d11e      	bne.n	80068a2 <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	009b      	lsls	r3, r3, #2
 800686c:	4413      	add	r3, r2
 800686e:	881b      	ldrh	r3, [r3, #0]
 8006870:	b29b      	uxth	r3, r3
 8006872:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800687a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800687e:	687a      	ldr	r2, [r7, #4]
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	781b      	ldrb	r3, [r3, #0]
 8006884:	009b      	lsls	r3, r3, #2
 8006886:	441a      	add	r2, r3
 8006888:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800688c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006890:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006894:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006898:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800689c:	b29b      	uxth	r3, r3
 800689e:	8013      	strh	r3, [r2, #0]
 80068a0:	e01d      	b.n	80068de <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	4413      	add	r3, r2
 80068ac:	881b      	ldrh	r3, [r3, #0]
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80068b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068b8:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	781b      	ldrb	r3, [r3, #0]
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	441a      	add	r2, r3
 80068c6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80068ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068da:	b29b      	uxth	r3, r3
 80068dc:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	461a      	mov	r2, r3
 80068ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068ee:	4413      	add	r3, r2
 80068f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	011a      	lsls	r2, r3, #4
 80068f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068fa:	4413      	add	r3, r2
 80068fc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006900:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	891b      	ldrh	r3, [r3, #8]
 8006906:	085b      	lsrs	r3, r3, #1
 8006908:	b29b      	uxth	r3, r3
 800690a:	005b      	lsls	r3, r3, #1
 800690c:	b29a      	uxth	r2, r3
 800690e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006910:	801a      	strh	r2, [r3, #0]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	657b      	str	r3, [r7, #84]	@ 0x54
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800691c:	b29b      	uxth	r3, r3
 800691e:	461a      	mov	r2, r3
 8006920:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006922:	4413      	add	r3, r2
 8006924:	657b      	str	r3, [r7, #84]	@ 0x54
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	781b      	ldrb	r3, [r3, #0]
 800692a:	011a      	lsls	r2, r3, #4
 800692c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800692e:	4413      	add	r3, r2
 8006930:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8006934:	653b      	str	r3, [r7, #80]	@ 0x50
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	895b      	ldrh	r3, [r3, #10]
 800693a:	085b      	lsrs	r3, r3, #1
 800693c:	b29b      	uxth	r3, r3
 800693e:	005b      	lsls	r3, r3, #1
 8006940:	b29a      	uxth	r2, r3
 8006942:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006944:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	785b      	ldrb	r3, [r3, #1]
 800694a:	2b00      	cmp	r3, #0
 800694c:	f040 8093 	bne.w	8006a76 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	4413      	add	r3, r2
 800695a:	881b      	ldrh	r3, [r3, #0]
 800695c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8006960:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8006964:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006968:	2b00      	cmp	r3, #0
 800696a:	d01b      	beq.n	80069a4 <USB_ActivateEndpoint+0x524>
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	781b      	ldrb	r3, [r3, #0]
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	4413      	add	r3, r2
 8006976:	881b      	ldrh	r3, [r3, #0]
 8006978:	b29b      	uxth	r3, r3
 800697a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800697e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006982:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	441a      	add	r2, r3
 800698e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006990:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006994:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006998:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800699c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	781b      	ldrb	r3, [r3, #0]
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	4413      	add	r3, r2
 80069ae:	881b      	ldrh	r3, [r3, #0]
 80069b0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80069b2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80069b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d01b      	beq.n	80069f4 <USB_ActivateEndpoint+0x574>
 80069bc:	687a      	ldr	r2, [r7, #4]
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	4413      	add	r3, r2
 80069c6:	881b      	ldrh	r3, [r3, #0]
 80069c8:	b29b      	uxth	r3, r3
 80069ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069d2:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	009b      	lsls	r3, r3, #2
 80069dc:	441a      	add	r2, r3
 80069de:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80069e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069ec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	4413      	add	r3, r2
 80069fe:	881b      	ldrh	r3, [r3, #0]
 8006a00:	b29b      	uxth	r3, r3
 8006a02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a0a:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006a0c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006a0e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006a12:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006a14:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006a16:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006a1a:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	781b      	ldrb	r3, [r3, #0]
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	441a      	add	r2, r3
 8006a26:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006a28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006a3c:	687a      	ldr	r2, [r7, #4]
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	009b      	lsls	r3, r3, #2
 8006a44:	4413      	add	r3, r2
 8006a46:	881b      	ldrh	r3, [r3, #0]
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a52:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006a54:	687a      	ldr	r2, [r7, #4]
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	781b      	ldrb	r3, [r3, #0]
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	441a      	add	r2, r3
 8006a5e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006a60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	8013      	strh	r3, [r2, #0]
 8006a74:	e0bc      	b.n	8006bf0 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a76:	687a      	ldr	r2, [r7, #4]
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	781b      	ldrb	r3, [r3, #0]
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	4413      	add	r3, r2
 8006a80:	881b      	ldrh	r3, [r3, #0]
 8006a82:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006a86:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006a8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d01d      	beq.n	8006ace <USB_ActivateEndpoint+0x64e>
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	781b      	ldrb	r3, [r3, #0]
 8006a98:	009b      	lsls	r3, r3, #2
 8006a9a:	4413      	add	r3, r2
 8006a9c:	881b      	ldrh	r3, [r3, #0]
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006aa4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aa8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	441a      	add	r2, r3
 8006ab6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8006aba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006abe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ac2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006ac6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006ace:	687a      	ldr	r2, [r7, #4]
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	781b      	ldrb	r3, [r3, #0]
 8006ad4:	009b      	lsls	r3, r3, #2
 8006ad6:	4413      	add	r3, r2
 8006ad8:	881b      	ldrh	r3, [r3, #0]
 8006ada:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8006ade:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d01d      	beq.n	8006b26 <USB_ActivateEndpoint+0x6a6>
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	781b      	ldrb	r3, [r3, #0]
 8006af0:	009b      	lsls	r3, r3, #2
 8006af2:	4413      	add	r3, r2
 8006af4:	881b      	ldrh	r3, [r3, #0]
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006afc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b00:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	441a      	add	r2, r3
 8006b0e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8006b12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b1e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	78db      	ldrb	r3, [r3, #3]
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d024      	beq.n	8006b78 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	4413      	add	r3, r2
 8006b38:	881b      	ldrh	r3, [r3, #0]
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b44:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8006b48:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8006b4c:	f083 0320 	eor.w	r3, r3, #32
 8006b50:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	009b      	lsls	r3, r3, #2
 8006b5c:	441a      	add	r2, r3
 8006b5e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8006b62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	8013      	strh	r3, [r2, #0]
 8006b76:	e01d      	b.n	8006bb4 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b78:	687a      	ldr	r2, [r7, #4]
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	781b      	ldrb	r3, [r3, #0]
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	4413      	add	r3, r2
 8006b82:	881b      	ldrh	r3, [r3, #0]
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b8e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	781b      	ldrb	r3, [r3, #0]
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	441a      	add	r2, r3
 8006b9c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006ba0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ba4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ba8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	781b      	ldrb	r3, [r3, #0]
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	4413      	add	r3, r2
 8006bbe:	881b      	ldrh	r3, [r3, #0]
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006bc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bca:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	781b      	ldrb	r3, [r3, #0]
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	441a      	add	r2, r3
 8006bd8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006bdc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006be0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006be4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006be8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8006bf0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3774      	adds	r7, #116	@ 0x74
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bc80      	pop	{r7}
 8006bfc:	4770      	bx	lr
 8006bfe:	bf00      	nop

08006c00 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b08d      	sub	sp, #52	@ 0x34
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
 8006c08:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	7b1b      	ldrb	r3, [r3, #12]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f040 808e 	bne.w	8006d30 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	785b      	ldrb	r3, [r3, #1]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d044      	beq.n	8006ca6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	4413      	add	r3, r2
 8006c26:	881b      	ldrh	r3, [r3, #0]
 8006c28:	81bb      	strh	r3, [r7, #12]
 8006c2a:	89bb      	ldrh	r3, [r7, #12]
 8006c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d01b      	beq.n	8006c6c <USB_DeactivateEndpoint+0x6c>
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	009b      	lsls	r3, r3, #2
 8006c3c:	4413      	add	r3, r2
 8006c3e:	881b      	ldrh	r3, [r3, #0]
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c4a:	817b      	strh	r3, [r7, #10]
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	009b      	lsls	r3, r3, #2
 8006c54:	441a      	add	r2, r3
 8006c56:	897b      	ldrh	r3, [r7, #10]
 8006c58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c64:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006c68:	b29b      	uxth	r3, r3
 8006c6a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006c6c:	687a      	ldr	r2, [r7, #4]
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	781b      	ldrb	r3, [r3, #0]
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4413      	add	r3, r2
 8006c76:	881b      	ldrh	r3, [r3, #0]
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c82:	813b      	strh	r3, [r7, #8]
 8006c84:	687a      	ldr	r2, [r7, #4]
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	781b      	ldrb	r3, [r3, #0]
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	441a      	add	r2, r3
 8006c8e:	893b      	ldrh	r3, [r7, #8]
 8006c90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	8013      	strh	r3, [r2, #0]
 8006ca4:	e192      	b.n	8006fcc <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	4413      	add	r3, r2
 8006cb0:	881b      	ldrh	r3, [r3, #0]
 8006cb2:	827b      	strh	r3, [r7, #18]
 8006cb4:	8a7b      	ldrh	r3, [r7, #18]
 8006cb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d01b      	beq.n	8006cf6 <USB_DeactivateEndpoint+0xf6>
 8006cbe:	687a      	ldr	r2, [r7, #4]
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	009b      	lsls	r3, r3, #2
 8006cc6:	4413      	add	r3, r2
 8006cc8:	881b      	ldrh	r3, [r3, #0]
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cd4:	823b      	strh	r3, [r7, #16]
 8006cd6:	687a      	ldr	r2, [r7, #4]
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	441a      	add	r2, r3
 8006ce0:	8a3b      	ldrh	r3, [r7, #16]
 8006ce2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ce6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006cee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006cf6:	687a      	ldr	r2, [r7, #4]
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	4413      	add	r3, r2
 8006d00:	881b      	ldrh	r3, [r3, #0]
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d0c:	81fb      	strh	r3, [r7, #14]
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	441a      	add	r2, r3
 8006d18:	89fb      	ldrh	r3, [r7, #14]
 8006d1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	8013      	strh	r3, [r2, #0]
 8006d2e:	e14d      	b.n	8006fcc <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	785b      	ldrb	r3, [r3, #1]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	f040 80a5 	bne.w	8006e84 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	4413      	add	r3, r2
 8006d44:	881b      	ldrh	r3, [r3, #0]
 8006d46:	843b      	strh	r3, [r7, #32]
 8006d48:	8c3b      	ldrh	r3, [r7, #32]
 8006d4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d01b      	beq.n	8006d8a <USB_DeactivateEndpoint+0x18a>
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	781b      	ldrb	r3, [r3, #0]
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	4413      	add	r3, r2
 8006d5c:	881b      	ldrh	r3, [r3, #0]
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d68:	83fb      	strh	r3, [r7, #30]
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	781b      	ldrb	r3, [r3, #0]
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	441a      	add	r2, r3
 8006d74:	8bfb      	ldrh	r3, [r7, #30]
 8006d76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d7e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	4413      	add	r3, r2
 8006d94:	881b      	ldrh	r3, [r3, #0]
 8006d96:	83bb      	strh	r3, [r7, #28]
 8006d98:	8bbb      	ldrh	r3, [r7, #28]
 8006d9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d01b      	beq.n	8006dda <USB_DeactivateEndpoint+0x1da>
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	4413      	add	r3, r2
 8006dac:	881b      	ldrh	r3, [r3, #0]
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006db4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006db8:	837b      	strh	r3, [r7, #26]
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	781b      	ldrb	r3, [r3, #0]
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	441a      	add	r2, r3
 8006dc4:	8b7b      	ldrh	r3, [r7, #26]
 8006dc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006dca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006dd2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006dda:	687a      	ldr	r2, [r7, #4]
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	4413      	add	r3, r2
 8006de4:	881b      	ldrh	r3, [r3, #0]
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006df0:	833b      	strh	r3, [r7, #24]
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	441a      	add	r2, r3
 8006dfc:	8b3b      	ldrh	r3, [r7, #24]
 8006dfe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e0a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	4413      	add	r3, r2
 8006e1c:	881b      	ldrh	r3, [r3, #0]
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e28:	82fb      	strh	r3, [r7, #22]
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	781b      	ldrb	r3, [r3, #0]
 8006e30:	009b      	lsls	r3, r3, #2
 8006e32:	441a      	add	r2, r3
 8006e34:	8afb      	ldrh	r3, [r7, #22]
 8006e36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	781b      	ldrb	r3, [r3, #0]
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	4413      	add	r3, r2
 8006e54:	881b      	ldrh	r3, [r3, #0]
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e60:	82bb      	strh	r3, [r7, #20]
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	441a      	add	r2, r3
 8006e6c:	8abb      	ldrh	r3, [r7, #20]
 8006e6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	8013      	strh	r3, [r2, #0]
 8006e82:	e0a3      	b.n	8006fcc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006e84:	687a      	ldr	r2, [r7, #4]
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	781b      	ldrb	r3, [r3, #0]
 8006e8a:	009b      	lsls	r3, r3, #2
 8006e8c:	4413      	add	r3, r2
 8006e8e:	881b      	ldrh	r3, [r3, #0]
 8006e90:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006e92:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006e94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d01b      	beq.n	8006ed4 <USB_DeactivateEndpoint+0x2d4>
 8006e9c:	687a      	ldr	r2, [r7, #4]
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	781b      	ldrb	r3, [r3, #0]
 8006ea2:	009b      	lsls	r3, r3, #2
 8006ea4:	4413      	add	r3, r2
 8006ea6:	881b      	ldrh	r3, [r3, #0]
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006eae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006eb2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8006eb4:	687a      	ldr	r2, [r7, #4]
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	781b      	ldrb	r3, [r3, #0]
 8006eba:	009b      	lsls	r3, r3, #2
 8006ebc:	441a      	add	r2, r3
 8006ebe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006ec0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ec4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ec8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006ecc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	009b      	lsls	r3, r3, #2
 8006edc:	4413      	add	r3, r2
 8006ede:	881b      	ldrh	r3, [r3, #0]
 8006ee0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006ee2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d01b      	beq.n	8006f24 <USB_DeactivateEndpoint+0x324>
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	781b      	ldrb	r3, [r3, #0]
 8006ef2:	009b      	lsls	r3, r3, #2
 8006ef4:	4413      	add	r3, r2
 8006ef6:	881b      	ldrh	r3, [r3, #0]
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006efe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f02:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	009b      	lsls	r3, r3, #2
 8006f0c:	441a      	add	r2, r3
 8006f0e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f1c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	781b      	ldrb	r3, [r3, #0]
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	4413      	add	r3, r2
 8006f2e:	881b      	ldrh	r3, [r3, #0]
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f3a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	441a      	add	r2, r3
 8006f46:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006f48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f50:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006f54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	781b      	ldrb	r3, [r3, #0]
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	4413      	add	r3, r2
 8006f66:	881b      	ldrh	r3, [r3, #0]
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f72:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	441a      	add	r2, r3
 8006f7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006f80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006f94:	687a      	ldr	r2, [r7, #4]
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	781b      	ldrb	r3, [r3, #0]
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	4413      	add	r3, r2
 8006f9e:	881b      	ldrh	r3, [r3, #0]
 8006fa0:	b29b      	uxth	r3, r3
 8006fa2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006fa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006faa:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	441a      	add	r2, r3
 8006fb6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006fb8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fbc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3734      	adds	r7, #52	@ 0x34
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bc80      	pop	{r7}
 8006fd6:	4770      	bx	lr

08006fd8 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b0c2      	sub	sp, #264	@ 0x108
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fe2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006fe6:	6018      	str	r0, [r3, #0]
 8006fe8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ff0:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006ff2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ff6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	785b      	ldrb	r3, [r3, #1]
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	f040 86b7 	bne.w	8007d72 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007004:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007008:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	699a      	ldr	r2, [r3, #24]
 8007010:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007014:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	691b      	ldr	r3, [r3, #16]
 800701c:	429a      	cmp	r2, r3
 800701e:	d908      	bls.n	8007032 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8007020:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007024:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007030:	e007      	b.n	8007042 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8007032:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007036:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	699b      	ldr	r3, [r3, #24]
 800703e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007042:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007046:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	7b1b      	ldrb	r3, [r3, #12]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d13a      	bne.n	80070c8 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007052:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007056:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	6959      	ldr	r1, [r3, #20]
 800705e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007062:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	88da      	ldrh	r2, [r3, #6]
 800706a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800706e:	b29b      	uxth	r3, r3
 8007070:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007074:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007078:	6800      	ldr	r0, [r0, #0]
 800707a:	f001 fc9c 	bl	80089b6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800707e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007082:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	613b      	str	r3, [r7, #16]
 800708a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800708e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007098:	b29b      	uxth	r3, r3
 800709a:	461a      	mov	r2, r3
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	4413      	add	r3, r2
 80070a0:	613b      	str	r3, [r7, #16]
 80070a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	011a      	lsls	r2, r3, #4
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	4413      	add	r3, r2
 80070b4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80070b8:	60fb      	str	r3, [r7, #12]
 80070ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070be:	b29a      	uxth	r2, r3
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	801a      	strh	r2, [r3, #0]
 80070c4:	f000 be1f 	b.w	8007d06 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80070c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	78db      	ldrb	r3, [r3, #3]
 80070d4:	2b02      	cmp	r3, #2
 80070d6:	f040 8462 	bne.w	800799e <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80070da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	6a1a      	ldr	r2, [r3, #32]
 80070e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	429a      	cmp	r2, r3
 80070f4:	f240 83df 	bls.w	80078b6 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80070f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007106:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	781b      	ldrb	r3, [r3, #0]
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	4413      	add	r3, r2
 8007112:	881b      	ldrh	r3, [r3, #0]
 8007114:	b29b      	uxth	r3, r3
 8007116:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800711a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800711e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007122:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007126:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007130:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	009b      	lsls	r3, r3, #2
 800713a:	441a      	add	r2, r3
 800713c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007140:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007144:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007148:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800714c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007150:	b29b      	uxth	r3, r3
 8007152:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007154:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007158:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	6a1a      	ldr	r2, [r3, #32]
 8007160:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007164:	1ad2      	subs	r2, r2, r3
 8007166:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800716a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007172:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007176:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007180:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	781b      	ldrb	r3, [r3, #0]
 8007188:	009b      	lsls	r3, r3, #2
 800718a:	4413      	add	r3, r2
 800718c:	881b      	ldrh	r3, [r3, #0]
 800718e:	b29b      	uxth	r3, r3
 8007190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007194:	2b00      	cmp	r3, #0
 8007196:	f000 81c7 	beq.w	8007528 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800719a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800719e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80071a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	785b      	ldrb	r3, [r3, #1]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d177      	bne.n	80072a6 <USB_EPStartXfer+0x2ce>
 80071b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	461a      	mov	r2, r3
 80071d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071d6:	4413      	add	r3, r2
 80071d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	011a      	lsls	r2, r3, #4
 80071e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ea:	4413      	add	r3, r2
 80071ec:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80071f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80071f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f4:	881b      	ldrh	r3, [r3, #0]
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071fc:	b29a      	uxth	r2, r3
 80071fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007200:	801a      	strh	r2, [r3, #0]
 8007202:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007206:	2b3e      	cmp	r3, #62	@ 0x3e
 8007208:	d921      	bls.n	800724e <USB_EPStartXfer+0x276>
 800720a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800720e:	095b      	lsrs	r3, r3, #5
 8007210:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007214:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007218:	f003 031f 	and.w	r3, r3, #31
 800721c:	2b00      	cmp	r3, #0
 800721e:	d104      	bne.n	800722a <USB_EPStartXfer+0x252>
 8007220:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007224:	3b01      	subs	r3, #1
 8007226:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800722a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800722c:	881b      	ldrh	r3, [r3, #0]
 800722e:	b29a      	uxth	r2, r3
 8007230:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007234:	b29b      	uxth	r3, r3
 8007236:	029b      	lsls	r3, r3, #10
 8007238:	b29b      	uxth	r3, r3
 800723a:	4313      	orrs	r3, r2
 800723c:	b29b      	uxth	r3, r3
 800723e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007242:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007246:	b29a      	uxth	r2, r3
 8007248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724a:	801a      	strh	r2, [r3, #0]
 800724c:	e050      	b.n	80072f0 <USB_EPStartXfer+0x318>
 800724e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007252:	2b00      	cmp	r3, #0
 8007254:	d10a      	bne.n	800726c <USB_EPStartXfer+0x294>
 8007256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007258:	881b      	ldrh	r3, [r3, #0]
 800725a:	b29b      	uxth	r3, r3
 800725c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007260:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007264:	b29a      	uxth	r2, r3
 8007266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007268:	801a      	strh	r2, [r3, #0]
 800726a:	e041      	b.n	80072f0 <USB_EPStartXfer+0x318>
 800726c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007270:	085b      	lsrs	r3, r3, #1
 8007272:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007276:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	2b00      	cmp	r3, #0
 8007280:	d004      	beq.n	800728c <USB_EPStartXfer+0x2b4>
 8007282:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007286:	3301      	adds	r3, #1
 8007288:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800728c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800728e:	881b      	ldrh	r3, [r3, #0]
 8007290:	b29a      	uxth	r2, r3
 8007292:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007296:	b29b      	uxth	r3, r3
 8007298:	029b      	lsls	r3, r3, #10
 800729a:	b29b      	uxth	r3, r3
 800729c:	4313      	orrs	r3, r2
 800729e:	b29a      	uxth	r2, r3
 80072a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a2:	801a      	strh	r2, [r3, #0]
 80072a4:	e024      	b.n	80072f0 <USB_EPStartXfer+0x318>
 80072a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	785b      	ldrb	r3, [r3, #1]
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d11c      	bne.n	80072f0 <USB_EPStartXfer+0x318>
 80072b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	461a      	mov	r2, r3
 80072c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ca:	4413      	add	r3, r2
 80072cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80072ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	781b      	ldrb	r3, [r3, #0]
 80072da:	011a      	lsls	r2, r3, #4
 80072dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072de:	4413      	add	r3, r2
 80072e0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80072e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072ea:	b29a      	uxth	r2, r3
 80072ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ee:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80072f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	895b      	ldrh	r3, [r3, #10]
 80072fc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007300:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007304:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	6959      	ldr	r1, [r3, #20]
 800730c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007310:	b29b      	uxth	r3, r3
 8007312:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007316:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800731a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800731e:	6800      	ldr	r0, [r0, #0]
 8007320:	f001 fb49 	bl	80089b6 <USB_WritePMA>
            ep->xfer_buff += len;
 8007324:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007328:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	695a      	ldr	r2, [r3, #20]
 8007330:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007334:	441a      	add	r2, r3
 8007336:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800733a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007342:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007346:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	6a1a      	ldr	r2, [r3, #32]
 800734e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007352:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	691b      	ldr	r3, [r3, #16]
 800735a:	429a      	cmp	r2, r3
 800735c:	d90f      	bls.n	800737e <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800735e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007362:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	6a1a      	ldr	r2, [r3, #32]
 800736a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800736e:	1ad2      	subs	r2, r2, r3
 8007370:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007374:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	621a      	str	r2, [r3, #32]
 800737c:	e00e      	b.n	800739c <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800737e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007382:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	6a1b      	ldr	r3, [r3, #32]
 800738a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800738e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007392:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	2200      	movs	r2, #0
 800739a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800739c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	785b      	ldrb	r3, [r3, #1]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d177      	bne.n	800749c <USB_EPStartXfer+0x4c4>
 80073ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	61bb      	str	r3, [r7, #24]
 80073b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	461a      	mov	r2, r3
 80073ca:	69bb      	ldr	r3, [r7, #24]
 80073cc:	4413      	add	r3, r2
 80073ce:	61bb      	str	r3, [r7, #24]
 80073d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	011a      	lsls	r2, r3, #4
 80073de:	69bb      	ldr	r3, [r7, #24]
 80073e0:	4413      	add	r3, r2
 80073e2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80073e6:	617b      	str	r3, [r7, #20]
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	881b      	ldrh	r3, [r3, #0]
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073f2:	b29a      	uxth	r2, r3
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	801a      	strh	r2, [r3, #0]
 80073f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073fc:	2b3e      	cmp	r3, #62	@ 0x3e
 80073fe:	d921      	bls.n	8007444 <USB_EPStartXfer+0x46c>
 8007400:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007404:	095b      	lsrs	r3, r3, #5
 8007406:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800740a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800740e:	f003 031f 	and.w	r3, r3, #31
 8007412:	2b00      	cmp	r3, #0
 8007414:	d104      	bne.n	8007420 <USB_EPStartXfer+0x448>
 8007416:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800741a:	3b01      	subs	r3, #1
 800741c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	881b      	ldrh	r3, [r3, #0]
 8007424:	b29a      	uxth	r2, r3
 8007426:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800742a:	b29b      	uxth	r3, r3
 800742c:	029b      	lsls	r3, r3, #10
 800742e:	b29b      	uxth	r3, r3
 8007430:	4313      	orrs	r3, r2
 8007432:	b29b      	uxth	r3, r3
 8007434:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007438:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800743c:	b29a      	uxth	r2, r3
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	801a      	strh	r2, [r3, #0]
 8007442:	e056      	b.n	80074f2 <USB_EPStartXfer+0x51a>
 8007444:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007448:	2b00      	cmp	r3, #0
 800744a:	d10a      	bne.n	8007462 <USB_EPStartXfer+0x48a>
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	881b      	ldrh	r3, [r3, #0]
 8007450:	b29b      	uxth	r3, r3
 8007452:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007456:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800745a:	b29a      	uxth	r2, r3
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	801a      	strh	r2, [r3, #0]
 8007460:	e047      	b.n	80074f2 <USB_EPStartXfer+0x51a>
 8007462:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007466:	085b      	lsrs	r3, r3, #1
 8007468:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800746c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007470:	f003 0301 	and.w	r3, r3, #1
 8007474:	2b00      	cmp	r3, #0
 8007476:	d004      	beq.n	8007482 <USB_EPStartXfer+0x4aa>
 8007478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800747c:	3301      	adds	r3, #1
 800747e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	881b      	ldrh	r3, [r3, #0]
 8007486:	b29a      	uxth	r2, r3
 8007488:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800748c:	b29b      	uxth	r3, r3
 800748e:	029b      	lsls	r3, r3, #10
 8007490:	b29b      	uxth	r3, r3
 8007492:	4313      	orrs	r3, r2
 8007494:	b29a      	uxth	r2, r3
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	801a      	strh	r2, [r3, #0]
 800749a:	e02a      	b.n	80074f2 <USB_EPStartXfer+0x51a>
 800749c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	785b      	ldrb	r3, [r3, #1]
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d122      	bne.n	80074f2 <USB_EPStartXfer+0x51a>
 80074ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	623b      	str	r3, [r7, #32]
 80074b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	461a      	mov	r2, r3
 80074ca:	6a3b      	ldr	r3, [r7, #32]
 80074cc:	4413      	add	r3, r2
 80074ce:	623b      	str	r3, [r7, #32]
 80074d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	011a      	lsls	r2, r3, #4
 80074de:	6a3b      	ldr	r3, [r7, #32]
 80074e0:	4413      	add	r3, r2
 80074e2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80074e6:	61fb      	str	r3, [r7, #28]
 80074e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074ec:	b29a      	uxth	r2, r3
 80074ee:	69fb      	ldr	r3, [r7, #28]
 80074f0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80074f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	891b      	ldrh	r3, [r3, #8]
 80074fe:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007502:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007506:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	6959      	ldr	r1, [r3, #20]
 800750e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007512:	b29b      	uxth	r3, r3
 8007514:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007518:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800751c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007520:	6800      	ldr	r0, [r0, #0]
 8007522:	f001 fa48 	bl	80089b6 <USB_WritePMA>
 8007526:	e3ee      	b.n	8007d06 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007528:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800752c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	785b      	ldrb	r3, [r3, #1]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d177      	bne.n	8007628 <USB_EPStartXfer+0x650>
 8007538:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800753c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007544:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007548:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007552:	b29b      	uxth	r3, r3
 8007554:	461a      	mov	r2, r3
 8007556:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007558:	4413      	add	r3, r2
 800755a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800755c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007560:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	011a      	lsls	r2, r3, #4
 800756a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800756c:	4413      	add	r3, r2
 800756e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007572:	647b      	str	r3, [r7, #68]	@ 0x44
 8007574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007576:	881b      	ldrh	r3, [r3, #0]
 8007578:	b29b      	uxth	r3, r3
 800757a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800757e:	b29a      	uxth	r2, r3
 8007580:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007582:	801a      	strh	r2, [r3, #0]
 8007584:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007588:	2b3e      	cmp	r3, #62	@ 0x3e
 800758a:	d921      	bls.n	80075d0 <USB_EPStartXfer+0x5f8>
 800758c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007590:	095b      	lsrs	r3, r3, #5
 8007592:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007596:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800759a:	f003 031f 	and.w	r3, r3, #31
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d104      	bne.n	80075ac <USB_EPStartXfer+0x5d4>
 80075a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80075a6:	3b01      	subs	r3, #1
 80075a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80075ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075ae:	881b      	ldrh	r3, [r3, #0]
 80075b0:	b29a      	uxth	r2, r3
 80075b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80075b6:	b29b      	uxth	r3, r3
 80075b8:	029b      	lsls	r3, r3, #10
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	4313      	orrs	r3, r2
 80075be:	b29b      	uxth	r3, r3
 80075c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075c8:	b29a      	uxth	r2, r3
 80075ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075cc:	801a      	strh	r2, [r3, #0]
 80075ce:	e056      	b.n	800767e <USB_EPStartXfer+0x6a6>
 80075d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d10a      	bne.n	80075ee <USB_EPStartXfer+0x616>
 80075d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075da:	881b      	ldrh	r3, [r3, #0]
 80075dc:	b29b      	uxth	r3, r3
 80075de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075e6:	b29a      	uxth	r2, r3
 80075e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075ea:	801a      	strh	r2, [r3, #0]
 80075ec:	e047      	b.n	800767e <USB_EPStartXfer+0x6a6>
 80075ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075f2:	085b      	lsrs	r3, r3, #1
 80075f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80075f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075fc:	f003 0301 	and.w	r3, r3, #1
 8007600:	2b00      	cmp	r3, #0
 8007602:	d004      	beq.n	800760e <USB_EPStartXfer+0x636>
 8007604:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007608:	3301      	adds	r3, #1
 800760a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800760e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007610:	881b      	ldrh	r3, [r3, #0]
 8007612:	b29a      	uxth	r2, r3
 8007614:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007618:	b29b      	uxth	r3, r3
 800761a:	029b      	lsls	r3, r3, #10
 800761c:	b29b      	uxth	r3, r3
 800761e:	4313      	orrs	r3, r2
 8007620:	b29a      	uxth	r2, r3
 8007622:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007624:	801a      	strh	r2, [r3, #0]
 8007626:	e02a      	b.n	800767e <USB_EPStartXfer+0x6a6>
 8007628:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800762c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	785b      	ldrb	r3, [r3, #1]
 8007634:	2b01      	cmp	r3, #1
 8007636:	d122      	bne.n	800767e <USB_EPStartXfer+0x6a6>
 8007638:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800763c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	653b      	str	r3, [r7, #80]	@ 0x50
 8007644:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007648:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007652:	b29b      	uxth	r3, r3
 8007654:	461a      	mov	r2, r3
 8007656:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007658:	4413      	add	r3, r2
 800765a:	653b      	str	r3, [r7, #80]	@ 0x50
 800765c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007660:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	781b      	ldrb	r3, [r3, #0]
 8007668:	011a      	lsls	r2, r3, #4
 800766a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800766c:	4413      	add	r3, r2
 800766e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007672:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007678:	b29a      	uxth	r2, r3
 800767a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800767c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800767e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007682:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	891b      	ldrh	r3, [r3, #8]
 800768a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800768e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007692:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	6959      	ldr	r1, [r3, #20]
 800769a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800769e:	b29b      	uxth	r3, r3
 80076a0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80076a4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80076a8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80076ac:	6800      	ldr	r0, [r0, #0]
 80076ae:	f001 f982 	bl	80089b6 <USB_WritePMA>
            ep->xfer_buff += len;
 80076b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	695a      	ldr	r2, [r3, #20]
 80076be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076c2:	441a      	add	r2, r3
 80076c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80076d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	6a1a      	ldr	r2, [r3, #32]
 80076dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	691b      	ldr	r3, [r3, #16]
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d90f      	bls.n	800770c <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 80076ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	6a1a      	ldr	r2, [r3, #32]
 80076f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076fc:	1ad2      	subs	r2, r2, r3
 80076fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007702:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	621a      	str	r2, [r3, #32]
 800770a:	e00e      	b.n	800772a <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800770c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007710:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	6a1b      	ldr	r3, [r3, #32]
 8007718:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800771c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007720:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	2200      	movs	r2, #0
 8007728:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800772a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800772e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	643b      	str	r3, [r7, #64]	@ 0x40
 8007736:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800773a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	785b      	ldrb	r3, [r3, #1]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d177      	bne.n	8007836 <USB_EPStartXfer+0x85e>
 8007746:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800774a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007752:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007756:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007760:	b29b      	uxth	r3, r3
 8007762:	461a      	mov	r2, r3
 8007764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007766:	4413      	add	r3, r2
 8007768:	63bb      	str	r3, [r7, #56]	@ 0x38
 800776a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800776e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	781b      	ldrb	r3, [r3, #0]
 8007776:	011a      	lsls	r2, r3, #4
 8007778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800777a:	4413      	add	r3, r2
 800777c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007780:	637b      	str	r3, [r7, #52]	@ 0x34
 8007782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007784:	881b      	ldrh	r3, [r3, #0]
 8007786:	b29b      	uxth	r3, r3
 8007788:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800778c:	b29a      	uxth	r2, r3
 800778e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007790:	801a      	strh	r2, [r3, #0]
 8007792:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007796:	2b3e      	cmp	r3, #62	@ 0x3e
 8007798:	d921      	bls.n	80077de <USB_EPStartXfer+0x806>
 800779a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800779e:	095b      	lsrs	r3, r3, #5
 80077a0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80077a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077a8:	f003 031f 	and.w	r3, r3, #31
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d104      	bne.n	80077ba <USB_EPStartXfer+0x7e2>
 80077b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077b4:	3b01      	subs	r3, #1
 80077b6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80077ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077bc:	881b      	ldrh	r3, [r3, #0]
 80077be:	b29a      	uxth	r2, r3
 80077c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	029b      	lsls	r3, r3, #10
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	4313      	orrs	r3, r2
 80077cc:	b29b      	uxth	r3, r3
 80077ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077d6:	b29a      	uxth	r2, r3
 80077d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077da:	801a      	strh	r2, [r3, #0]
 80077dc:	e050      	b.n	8007880 <USB_EPStartXfer+0x8a8>
 80077de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d10a      	bne.n	80077fc <USB_EPStartXfer+0x824>
 80077e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077e8:	881b      	ldrh	r3, [r3, #0]
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077f4:	b29a      	uxth	r2, r3
 80077f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077f8:	801a      	strh	r2, [r3, #0]
 80077fa:	e041      	b.n	8007880 <USB_EPStartXfer+0x8a8>
 80077fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007800:	085b      	lsrs	r3, r3, #1
 8007802:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007806:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800780a:	f003 0301 	and.w	r3, r3, #1
 800780e:	2b00      	cmp	r3, #0
 8007810:	d004      	beq.n	800781c <USB_EPStartXfer+0x844>
 8007812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007816:	3301      	adds	r3, #1
 8007818:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800781c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800781e:	881b      	ldrh	r3, [r3, #0]
 8007820:	b29a      	uxth	r2, r3
 8007822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007826:	b29b      	uxth	r3, r3
 8007828:	029b      	lsls	r3, r3, #10
 800782a:	b29b      	uxth	r3, r3
 800782c:	4313      	orrs	r3, r2
 800782e:	b29a      	uxth	r2, r3
 8007830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007832:	801a      	strh	r2, [r3, #0]
 8007834:	e024      	b.n	8007880 <USB_EPStartXfer+0x8a8>
 8007836:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800783a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	785b      	ldrb	r3, [r3, #1]
 8007842:	2b01      	cmp	r3, #1
 8007844:	d11c      	bne.n	8007880 <USB_EPStartXfer+0x8a8>
 8007846:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800784a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007854:	b29b      	uxth	r3, r3
 8007856:	461a      	mov	r2, r3
 8007858:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800785a:	4413      	add	r3, r2
 800785c:	643b      	str	r3, [r7, #64]	@ 0x40
 800785e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007862:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	781b      	ldrb	r3, [r3, #0]
 800786a:	011a      	lsls	r2, r3, #4
 800786c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800786e:	4413      	add	r3, r2
 8007870:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007874:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007876:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800787a:	b29a      	uxth	r2, r3
 800787c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800787e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007880:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007884:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	895b      	ldrh	r3, [r3, #10]
 800788c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007890:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007894:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	6959      	ldr	r1, [r3, #20]
 800789c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80078a6:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80078aa:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80078ae:	6800      	ldr	r0, [r0, #0]
 80078b0:	f001 f881 	bl	80089b6 <USB_WritePMA>
 80078b4:	e227      	b.n	8007d06 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80078b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	6a1b      	ldr	r3, [r3, #32]
 80078c2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80078c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078ca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	781b      	ldrb	r3, [r3, #0]
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	4413      	add	r3, r2
 80078e0:	881b      	ldrh	r3, [r3, #0]
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80078e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078ec:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80078f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	441a      	add	r2, r3
 800790a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800790e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007912:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007916:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800791a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800791e:	b29b      	uxth	r3, r3
 8007920:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007922:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007926:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800792e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007932:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800793c:	b29b      	uxth	r3, r3
 800793e:	461a      	mov	r2, r3
 8007940:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007942:	4413      	add	r3, r2
 8007944:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007946:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800794a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	781b      	ldrb	r3, [r3, #0]
 8007952:	011a      	lsls	r2, r3, #4
 8007954:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007956:	4413      	add	r3, r2
 8007958:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800795c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800795e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007962:	b29a      	uxth	r2, r3
 8007964:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007966:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007968:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800796c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	891b      	ldrh	r3, [r3, #8]
 8007974:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007978:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800797c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	6959      	ldr	r1, [r3, #20]
 8007984:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007988:	b29b      	uxth	r3, r3
 800798a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800798e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007992:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007996:	6800      	ldr	r0, [r0, #0]
 8007998:	f001 f80d 	bl	80089b6 <USB_WritePMA>
 800799c:	e1b3      	b.n	8007d06 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800799e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	6a1a      	ldr	r2, [r3, #32]
 80079aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079ae:	1ad2      	subs	r2, r2, r3
 80079b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80079bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80079c4:	681a      	ldr	r2, [r3, #0]
 80079c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	4413      	add	r3, r2
 80079d6:	881b      	ldrh	r3, [r3, #0]
 80079d8:	b29b      	uxth	r3, r3
 80079da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079de:	2b00      	cmp	r3, #0
 80079e0:	f000 80c6 	beq.w	8007b70 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80079e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	673b      	str	r3, [r7, #112]	@ 0x70
 80079f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	785b      	ldrb	r3, [r3, #1]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d177      	bne.n	8007af0 <USB_EPStartXfer+0xb18>
 8007a00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a04:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a10:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a20:	4413      	add	r3, r2
 8007a22:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	781b      	ldrb	r3, [r3, #0]
 8007a30:	011a      	lsls	r2, r3, #4
 8007a32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a34:	4413      	add	r3, r2
 8007a36:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007a3a:	667b      	str	r3, [r7, #100]	@ 0x64
 8007a3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a3e:	881b      	ldrh	r3, [r3, #0]
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a46:	b29a      	uxth	r2, r3
 8007a48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a4a:	801a      	strh	r2, [r3, #0]
 8007a4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a50:	2b3e      	cmp	r3, #62	@ 0x3e
 8007a52:	d921      	bls.n	8007a98 <USB_EPStartXfer+0xac0>
 8007a54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a58:	095b      	lsrs	r3, r3, #5
 8007a5a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007a5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a62:	f003 031f 	and.w	r3, r3, #31
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d104      	bne.n	8007a74 <USB_EPStartXfer+0xa9c>
 8007a6a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007a74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a76:	881b      	ldrh	r3, [r3, #0]
 8007a78:	b29a      	uxth	r2, r3
 8007a7a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	029b      	lsls	r3, r3, #10
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	4313      	orrs	r3, r2
 8007a86:	b29b      	uxth	r3, r3
 8007a88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a90:	b29a      	uxth	r2, r3
 8007a92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a94:	801a      	strh	r2, [r3, #0]
 8007a96:	e050      	b.n	8007b3a <USB_EPStartXfer+0xb62>
 8007a98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d10a      	bne.n	8007ab6 <USB_EPStartXfer+0xade>
 8007aa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007aa2:	881b      	ldrh	r3, [r3, #0]
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007aaa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007aae:	b29a      	uxth	r2, r3
 8007ab0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ab2:	801a      	strh	r2, [r3, #0]
 8007ab4:	e041      	b.n	8007b3a <USB_EPStartXfer+0xb62>
 8007ab6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aba:	085b      	lsrs	r3, r3, #1
 8007abc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007ac0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ac4:	f003 0301 	and.w	r3, r3, #1
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d004      	beq.n	8007ad6 <USB_EPStartXfer+0xafe>
 8007acc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007ad6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ad8:	881b      	ldrh	r3, [r3, #0]
 8007ada:	b29a      	uxth	r2, r3
 8007adc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	029b      	lsls	r3, r3, #10
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	b29a      	uxth	r2, r3
 8007aea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007aec:	801a      	strh	r2, [r3, #0]
 8007aee:	e024      	b.n	8007b3a <USB_EPStartXfer+0xb62>
 8007af0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007af4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	785b      	ldrb	r3, [r3, #1]
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d11c      	bne.n	8007b3a <USB_EPStartXfer+0xb62>
 8007b00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b04:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	461a      	mov	r2, r3
 8007b12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007b14:	4413      	add	r3, r2
 8007b16:	673b      	str	r3, [r7, #112]	@ 0x70
 8007b18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	011a      	lsls	r2, r3, #4
 8007b26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007b28:	4413      	add	r3, r2
 8007b2a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007b2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007b30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b34:	b29a      	uxth	r2, r3
 8007b36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b38:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007b3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	895b      	ldrh	r3, [r3, #10]
 8007b46:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007b4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	6959      	ldr	r1, [r3, #20]
 8007b56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b5a:	b29b      	uxth	r3, r3
 8007b5c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007b60:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007b64:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007b68:	6800      	ldr	r0, [r0, #0]
 8007b6a:	f000 ff24 	bl	80089b6 <USB_WritePMA>
 8007b6e:	e0ca      	b.n	8007d06 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007b70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	785b      	ldrb	r3, [r3, #1]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d177      	bne.n	8007c70 <USB_EPStartXfer+0xc98>
 8007b80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b84:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007b8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b90:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007ba0:	4413      	add	r3, r2
 8007ba2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007ba4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ba8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	781b      	ldrb	r3, [r3, #0]
 8007bb0:	011a      	lsls	r2, r3, #4
 8007bb2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007bb4:	4413      	add	r3, r2
 8007bb6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007bba:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007bbc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007bbe:	881b      	ldrh	r3, [r3, #0]
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007bc6:	b29a      	uxth	r2, r3
 8007bc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007bca:	801a      	strh	r2, [r3, #0]
 8007bcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bd0:	2b3e      	cmp	r3, #62	@ 0x3e
 8007bd2:	d921      	bls.n	8007c18 <USB_EPStartXfer+0xc40>
 8007bd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bd8:	095b      	lsrs	r3, r3, #5
 8007bda:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007bde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007be2:	f003 031f 	and.w	r3, r3, #31
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d104      	bne.n	8007bf4 <USB_EPStartXfer+0xc1c>
 8007bea:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007bee:	3b01      	subs	r3, #1
 8007bf0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007bf4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007bf6:	881b      	ldrh	r3, [r3, #0]
 8007bf8:	b29a      	uxth	r2, r3
 8007bfa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	029b      	lsls	r3, r3, #10
 8007c02:	b29b      	uxth	r3, r3
 8007c04:	4313      	orrs	r3, r2
 8007c06:	b29b      	uxth	r3, r3
 8007c08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c10:	b29a      	uxth	r2, r3
 8007c12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c14:	801a      	strh	r2, [r3, #0]
 8007c16:	e05c      	b.n	8007cd2 <USB_EPStartXfer+0xcfa>
 8007c18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d10a      	bne.n	8007c36 <USB_EPStartXfer+0xc5e>
 8007c20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c22:	881b      	ldrh	r3, [r3, #0]
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c2e:	b29a      	uxth	r2, r3
 8007c30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c32:	801a      	strh	r2, [r3, #0]
 8007c34:	e04d      	b.n	8007cd2 <USB_EPStartXfer+0xcfa>
 8007c36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c3a:	085b      	lsrs	r3, r3, #1
 8007c3c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007c40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c44:	f003 0301 	and.w	r3, r3, #1
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d004      	beq.n	8007c56 <USB_EPStartXfer+0xc7e>
 8007c4c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007c50:	3301      	adds	r3, #1
 8007c52:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007c56:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c58:	881b      	ldrh	r3, [r3, #0]
 8007c5a:	b29a      	uxth	r2, r3
 8007c5c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	029b      	lsls	r3, r3, #10
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	4313      	orrs	r3, r2
 8007c68:	b29a      	uxth	r2, r3
 8007c6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c6c:	801a      	strh	r2, [r3, #0]
 8007c6e:	e030      	b.n	8007cd2 <USB_EPStartXfer+0xcfa>
 8007c70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	785b      	ldrb	r3, [r3, #1]
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d128      	bne.n	8007cd2 <USB_EPStartXfer+0xcfa>
 8007c80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c84:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007c8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c92:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007ca4:	4413      	add	r3, r2
 8007ca6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007caa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	011a      	lsls	r2, r3, #4
 8007cb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007cbc:	4413      	add	r3, r2
 8007cbe:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007cc2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007cc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cca:	b29a      	uxth	r2, r3
 8007ccc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007cd0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007cd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	891b      	ldrh	r3, [r3, #8]
 8007cde:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007ce2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ce6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	6959      	ldr	r1, [r3, #20]
 8007cee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cf2:	b29b      	uxth	r3, r3
 8007cf4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007cf8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007cfc:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007d00:	6800      	ldr	r0, [r0, #0]
 8007d02:	f000 fe58 	bl	80089b6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007d06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	781b      	ldrb	r3, [r3, #0]
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	4413      	add	r3, r2
 8007d20:	881b      	ldrh	r3, [r3, #0]
 8007d22:	b29b      	uxth	r3, r3
 8007d24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d2c:	817b      	strh	r3, [r7, #10]
 8007d2e:	897b      	ldrh	r3, [r7, #10]
 8007d30:	f083 0310 	eor.w	r3, r3, #16
 8007d34:	817b      	strh	r3, [r7, #10]
 8007d36:	897b      	ldrh	r3, [r7, #10]
 8007d38:	f083 0320 	eor.w	r3, r3, #32
 8007d3c:	817b      	strh	r3, [r7, #10]
 8007d3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d46:	681a      	ldr	r2, [r3, #0]
 8007d48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	781b      	ldrb	r3, [r3, #0]
 8007d54:	009b      	lsls	r3, r3, #2
 8007d56:	441a      	add	r2, r3
 8007d58:	897b      	ldrh	r3, [r7, #10]
 8007d5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d6a:	b29b      	uxth	r3, r3
 8007d6c:	8013      	strh	r3, [r2, #0]
 8007d6e:	f000 bcde 	b.w	800872e <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007d72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	7b1b      	ldrb	r3, [r3, #12]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	f040 80bb 	bne.w	8007efa <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007d84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	699a      	ldr	r2, [r3, #24]
 8007d90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	691b      	ldr	r3, [r3, #16]
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d917      	bls.n	8007dd0 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8007da0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007da4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	691b      	ldr	r3, [r3, #16]
 8007dac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8007db0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007db4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	699a      	ldr	r2, [r3, #24]
 8007dbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dc0:	1ad2      	subs	r2, r2, r3
 8007dc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	619a      	str	r2, [r3, #24]
 8007dce:	e00e      	b.n	8007dee <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8007dd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	699b      	ldr	r3, [r3, #24]
 8007ddc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8007de0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007de4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	2200      	movs	r2, #0
 8007dec:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007dee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007df2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007dfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e00:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	461a      	mov	r2, r3
 8007e0e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007e12:	4413      	add	r3, r2
 8007e14:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007e18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	781b      	ldrb	r3, [r3, #0]
 8007e24:	011a      	lsls	r2, r3, #4
 8007e26:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007e2a:	4413      	add	r3, r2
 8007e2c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007e30:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007e34:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007e38:	881b      	ldrh	r3, [r3, #0]
 8007e3a:	b29b      	uxth	r3, r3
 8007e3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e40:	b29a      	uxth	r2, r3
 8007e42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007e46:	801a      	strh	r2, [r3, #0]
 8007e48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e4c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007e4e:	d924      	bls.n	8007e9a <USB_EPStartXfer+0xec2>
 8007e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e54:	095b      	lsrs	r3, r3, #5
 8007e56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007e5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e5e:	f003 031f 	and.w	r3, r3, #31
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d104      	bne.n	8007e70 <USB_EPStartXfer+0xe98>
 8007e66:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007e6a:	3b01      	subs	r3, #1
 8007e6c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007e70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007e74:	881b      	ldrh	r3, [r3, #0]
 8007e76:	b29a      	uxth	r2, r3
 8007e78:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	029b      	lsls	r3, r3, #10
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	4313      	orrs	r3, r2
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e8e:	b29a      	uxth	r2, r3
 8007e90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007e94:	801a      	strh	r2, [r3, #0]
 8007e96:	f000 bc10 	b.w	80086ba <USB_EPStartXfer+0x16e2>
 8007e9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d10c      	bne.n	8007ebc <USB_EPStartXfer+0xee4>
 8007ea2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007ea6:	881b      	ldrh	r3, [r3, #0]
 8007ea8:	b29b      	uxth	r3, r3
 8007eaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007eae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007eb2:	b29a      	uxth	r2, r3
 8007eb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007eb8:	801a      	strh	r2, [r3, #0]
 8007eba:	e3fe      	b.n	80086ba <USB_EPStartXfer+0x16e2>
 8007ebc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ec0:	085b      	lsrs	r3, r3, #1
 8007ec2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007ec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eca:	f003 0301 	and.w	r3, r3, #1
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d004      	beq.n	8007edc <USB_EPStartXfer+0xf04>
 8007ed2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007edc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007ee0:	881b      	ldrh	r3, [r3, #0]
 8007ee2:	b29a      	uxth	r2, r3
 8007ee4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	029b      	lsls	r3, r3, #10
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	b29a      	uxth	r2, r3
 8007ef2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007ef6:	801a      	strh	r2, [r3, #0]
 8007ef8:	e3df      	b.n	80086ba <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007efa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007efe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	78db      	ldrb	r3, [r3, #3]
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	f040 8218 	bne.w	800833c <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007f0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	785b      	ldrb	r3, [r3, #1]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	f040 809d 	bne.w	8008058 <USB_EPStartXfer+0x1080>
 8007f1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f22:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007f2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f30:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	461a      	mov	r2, r3
 8007f3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f42:	4413      	add	r3, r2
 8007f44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007f48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	781b      	ldrb	r3, [r3, #0]
 8007f54:	011a      	lsls	r2, r3, #4
 8007f56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f5a:	4413      	add	r3, r2
 8007f5c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007f60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007f64:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007f68:	881b      	ldrh	r3, [r3, #0]
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f70:	b29a      	uxth	r2, r3
 8007f72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007f76:	801a      	strh	r2, [r3, #0]
 8007f78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	691b      	ldr	r3, [r3, #16]
 8007f84:	2b3e      	cmp	r3, #62	@ 0x3e
 8007f86:	d92b      	bls.n	8007fe0 <USB_EPStartXfer+0x1008>
 8007f88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	691b      	ldr	r3, [r3, #16]
 8007f94:	095b      	lsrs	r3, r3, #5
 8007f96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007f9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	691b      	ldr	r3, [r3, #16]
 8007fa6:	f003 031f 	and.w	r3, r3, #31
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d104      	bne.n	8007fb8 <USB_EPStartXfer+0xfe0>
 8007fae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fb2:	3b01      	subs	r3, #1
 8007fb4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007fb8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007fbc:	881b      	ldrh	r3, [r3, #0]
 8007fbe:	b29a      	uxth	r2, r3
 8007fc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	029b      	lsls	r3, r3, #10
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	b29b      	uxth	r3, r3
 8007fce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007fd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007fd6:	b29a      	uxth	r2, r3
 8007fd8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007fdc:	801a      	strh	r2, [r3, #0]
 8007fde:	e070      	b.n	80080c2 <USB_EPStartXfer+0x10ea>
 8007fe0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fe4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	691b      	ldr	r3, [r3, #16]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d10c      	bne.n	800800a <USB_EPStartXfer+0x1032>
 8007ff0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007ff4:	881b      	ldrh	r3, [r3, #0]
 8007ff6:	b29b      	uxth	r3, r3
 8007ff8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ffc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008000:	b29a      	uxth	r2, r3
 8008002:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008006:	801a      	strh	r2, [r3, #0]
 8008008:	e05b      	b.n	80080c2 <USB_EPStartXfer+0x10ea>
 800800a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800800e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	691b      	ldr	r3, [r3, #16]
 8008016:	085b      	lsrs	r3, r3, #1
 8008018:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800801c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008020:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	691b      	ldr	r3, [r3, #16]
 8008028:	f003 0301 	and.w	r3, r3, #1
 800802c:	2b00      	cmp	r3, #0
 800802e:	d004      	beq.n	800803a <USB_EPStartXfer+0x1062>
 8008030:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008034:	3301      	adds	r3, #1
 8008036:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800803a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800803e:	881b      	ldrh	r3, [r3, #0]
 8008040:	b29a      	uxth	r2, r3
 8008042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008046:	b29b      	uxth	r3, r3
 8008048:	029b      	lsls	r3, r3, #10
 800804a:	b29b      	uxth	r3, r3
 800804c:	4313      	orrs	r3, r2
 800804e:	b29a      	uxth	r2, r3
 8008050:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008054:	801a      	strh	r2, [r3, #0]
 8008056:	e034      	b.n	80080c2 <USB_EPStartXfer+0x10ea>
 8008058:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800805c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	785b      	ldrb	r3, [r3, #1]
 8008064:	2b01      	cmp	r3, #1
 8008066:	d12c      	bne.n	80080c2 <USB_EPStartXfer+0x10ea>
 8008068:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800806c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008076:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800807a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008084:	b29b      	uxth	r3, r3
 8008086:	461a      	mov	r2, r3
 8008088:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800808c:	4413      	add	r3, r2
 800808e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008092:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008096:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	011a      	lsls	r2, r3, #4
 80080a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80080a4:	4413      	add	r3, r2
 80080a6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80080aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80080ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	691b      	ldr	r3, [r3, #16]
 80080ba:	b29a      	uxth	r2, r3
 80080bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80080c0:	801a      	strh	r2, [r3, #0]
 80080c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80080d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	785b      	ldrb	r3, [r3, #1]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	f040 809d 	bne.w	800821c <USB_EPStartXfer+0x1244>
 80080e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80080f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080fe:	b29b      	uxth	r3, r3
 8008100:	461a      	mov	r2, r3
 8008102:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008106:	4413      	add	r3, r2
 8008108:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800810c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008110:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	781b      	ldrb	r3, [r3, #0]
 8008118:	011a      	lsls	r2, r3, #4
 800811a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800811e:	4413      	add	r3, r2
 8008120:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008124:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008128:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800812c:	881b      	ldrh	r3, [r3, #0]
 800812e:	b29b      	uxth	r3, r3
 8008130:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008134:	b29a      	uxth	r2, r3
 8008136:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800813a:	801a      	strh	r2, [r3, #0]
 800813c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008140:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	691b      	ldr	r3, [r3, #16]
 8008148:	2b3e      	cmp	r3, #62	@ 0x3e
 800814a:	d92b      	bls.n	80081a4 <USB_EPStartXfer+0x11cc>
 800814c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008150:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	691b      	ldr	r3, [r3, #16]
 8008158:	095b      	lsrs	r3, r3, #5
 800815a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800815e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008162:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	691b      	ldr	r3, [r3, #16]
 800816a:	f003 031f 	and.w	r3, r3, #31
 800816e:	2b00      	cmp	r3, #0
 8008170:	d104      	bne.n	800817c <USB_EPStartXfer+0x11a4>
 8008172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008176:	3b01      	subs	r3, #1
 8008178:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800817c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008180:	881b      	ldrh	r3, [r3, #0]
 8008182:	b29a      	uxth	r2, r3
 8008184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008188:	b29b      	uxth	r3, r3
 800818a:	029b      	lsls	r3, r3, #10
 800818c:	b29b      	uxth	r3, r3
 800818e:	4313      	orrs	r3, r2
 8008190:	b29b      	uxth	r3, r3
 8008192:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008196:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800819a:	b29a      	uxth	r2, r3
 800819c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80081a0:	801a      	strh	r2, [r3, #0]
 80081a2:	e069      	b.n	8008278 <USB_EPStartXfer+0x12a0>
 80081a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	691b      	ldr	r3, [r3, #16]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d10c      	bne.n	80081ce <USB_EPStartXfer+0x11f6>
 80081b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80081b8:	881b      	ldrh	r3, [r3, #0]
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081c4:	b29a      	uxth	r2, r3
 80081c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80081ca:	801a      	strh	r2, [r3, #0]
 80081cc:	e054      	b.n	8008278 <USB_EPStartXfer+0x12a0>
 80081ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	691b      	ldr	r3, [r3, #16]
 80081da:	085b      	lsrs	r3, r3, #1
 80081dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80081e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	691b      	ldr	r3, [r3, #16]
 80081ec:	f003 0301 	and.w	r3, r3, #1
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d004      	beq.n	80081fe <USB_EPStartXfer+0x1226>
 80081f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081f8:	3301      	adds	r3, #1
 80081fa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80081fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008202:	881b      	ldrh	r3, [r3, #0]
 8008204:	b29a      	uxth	r2, r3
 8008206:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800820a:	b29b      	uxth	r3, r3
 800820c:	029b      	lsls	r3, r3, #10
 800820e:	b29b      	uxth	r3, r3
 8008210:	4313      	orrs	r3, r2
 8008212:	b29a      	uxth	r2, r3
 8008214:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008218:	801a      	strh	r2, [r3, #0]
 800821a:	e02d      	b.n	8008278 <USB_EPStartXfer+0x12a0>
 800821c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008220:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	785b      	ldrb	r3, [r3, #1]
 8008228:	2b01      	cmp	r3, #1
 800822a:	d125      	bne.n	8008278 <USB_EPStartXfer+0x12a0>
 800822c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008230:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800823a:	b29b      	uxth	r3, r3
 800823c:	461a      	mov	r2, r3
 800823e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008242:	4413      	add	r3, r2
 8008244:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008248:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800824c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	781b      	ldrb	r3, [r3, #0]
 8008254:	011a      	lsls	r2, r3, #4
 8008256:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800825a:	4413      	add	r3, r2
 800825c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008260:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008264:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008268:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	691b      	ldr	r3, [r3, #16]
 8008270:	b29a      	uxth	r2, r3
 8008272:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008276:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008278:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800827c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	69db      	ldr	r3, [r3, #28]
 8008284:	2b00      	cmp	r3, #0
 8008286:	f000 8218 	beq.w	80086ba <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800828a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800828e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008292:	681a      	ldr	r2, [r3, #0]
 8008294:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008298:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	4413      	add	r3, r2
 80082a4:	881b      	ldrh	r3, [r3, #0]
 80082a6:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80082aa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80082ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d005      	beq.n	80082c2 <USB_EPStartXfer+0x12ea>
 80082b6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80082ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d10d      	bne.n	80082de <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80082c2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80082c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	f040 81f5 	bne.w	80086ba <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80082d0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80082d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082d8:	2b00      	cmp	r3, #0
 80082da:	f040 81ee 	bne.w	80086ba <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80082de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	781b      	ldrb	r3, [r3, #0]
 80082f4:	009b      	lsls	r3, r3, #2
 80082f6:	4413      	add	r3, r2
 80082f8:	881b      	ldrh	r3, [r3, #0]
 80082fa:	b29b      	uxth	r3, r3
 80082fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008300:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008304:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008308:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800830c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008310:	681a      	ldr	r2, [r3, #0]
 8008312:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008316:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	441a      	add	r2, r3
 8008322:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008326:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800832a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800832e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008332:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008336:	b29b      	uxth	r3, r3
 8008338:	8013      	strh	r3, [r2, #0]
 800833a:	e1be      	b.n	80086ba <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800833c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008340:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	78db      	ldrb	r3, [r3, #3]
 8008348:	2b01      	cmp	r3, #1
 800834a:	f040 81b4 	bne.w	80086b6 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800834e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008352:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	699a      	ldr	r2, [r3, #24]
 800835a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800835e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	691b      	ldr	r3, [r3, #16]
 8008366:	429a      	cmp	r2, r3
 8008368:	d917      	bls.n	800839a <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800836a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800836e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	691b      	ldr	r3, [r3, #16]
 8008376:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 800837a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800837e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	699a      	ldr	r2, [r3, #24]
 8008386:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800838a:	1ad2      	subs	r2, r2, r3
 800838c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008390:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	619a      	str	r2, [r3, #24]
 8008398:	e00e      	b.n	80083b8 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800839a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800839e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	699b      	ldr	r3, [r3, #24]
 80083a6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 80083aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	2200      	movs	r2, #0
 80083b6:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80083b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	785b      	ldrb	r3, [r3, #1]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	f040 8085 	bne.w	80084d4 <USB_EPStartXfer+0x14fc>
 80083ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80083d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	461a      	mov	r2, r3
 80083ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80083ee:	4413      	add	r3, r2
 80083f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80083f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	781b      	ldrb	r3, [r3, #0]
 8008400:	011a      	lsls	r2, r3, #4
 8008402:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008406:	4413      	add	r3, r2
 8008408:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800840c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008410:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008414:	881b      	ldrh	r3, [r3, #0]
 8008416:	b29b      	uxth	r3, r3
 8008418:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800841c:	b29a      	uxth	r2, r3
 800841e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008422:	801a      	strh	r2, [r3, #0]
 8008424:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008428:	2b3e      	cmp	r3, #62	@ 0x3e
 800842a:	d923      	bls.n	8008474 <USB_EPStartXfer+0x149c>
 800842c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008430:	095b      	lsrs	r3, r3, #5
 8008432:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008436:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800843a:	f003 031f 	and.w	r3, r3, #31
 800843e:	2b00      	cmp	r3, #0
 8008440:	d104      	bne.n	800844c <USB_EPStartXfer+0x1474>
 8008442:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008446:	3b01      	subs	r3, #1
 8008448:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800844c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008450:	881b      	ldrh	r3, [r3, #0]
 8008452:	b29a      	uxth	r2, r3
 8008454:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008458:	b29b      	uxth	r3, r3
 800845a:	029b      	lsls	r3, r3, #10
 800845c:	b29b      	uxth	r3, r3
 800845e:	4313      	orrs	r3, r2
 8008460:	b29b      	uxth	r3, r3
 8008462:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008466:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800846a:	b29a      	uxth	r2, r3
 800846c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008470:	801a      	strh	r2, [r3, #0]
 8008472:	e060      	b.n	8008536 <USB_EPStartXfer+0x155e>
 8008474:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008478:	2b00      	cmp	r3, #0
 800847a:	d10c      	bne.n	8008496 <USB_EPStartXfer+0x14be>
 800847c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008480:	881b      	ldrh	r3, [r3, #0]
 8008482:	b29b      	uxth	r3, r3
 8008484:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008488:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800848c:	b29a      	uxth	r2, r3
 800848e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008492:	801a      	strh	r2, [r3, #0]
 8008494:	e04f      	b.n	8008536 <USB_EPStartXfer+0x155e>
 8008496:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800849a:	085b      	lsrs	r3, r3, #1
 800849c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80084a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084a4:	f003 0301 	and.w	r3, r3, #1
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d004      	beq.n	80084b6 <USB_EPStartXfer+0x14de>
 80084ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084b0:	3301      	adds	r3, #1
 80084b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80084b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80084ba:	881b      	ldrh	r3, [r3, #0]
 80084bc:	b29a      	uxth	r2, r3
 80084be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084c2:	b29b      	uxth	r3, r3
 80084c4:	029b      	lsls	r3, r3, #10
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	4313      	orrs	r3, r2
 80084ca:	b29a      	uxth	r2, r3
 80084cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80084d0:	801a      	strh	r2, [r3, #0]
 80084d2:	e030      	b.n	8008536 <USB_EPStartXfer+0x155e>
 80084d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	785b      	ldrb	r3, [r3, #1]
 80084e0:	2b01      	cmp	r3, #1
 80084e2:	d128      	bne.n	8008536 <USB_EPStartXfer+0x155e>
 80084e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80084f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008500:	b29b      	uxth	r3, r3
 8008502:	461a      	mov	r2, r3
 8008504:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008508:	4413      	add	r3, r2
 800850a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800850e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008512:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	781b      	ldrb	r3, [r3, #0]
 800851a:	011a      	lsls	r2, r3, #4
 800851c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008520:	4413      	add	r3, r2
 8008522:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008526:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800852a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800852e:	b29a      	uxth	r2, r3
 8008530:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8008534:	801a      	strh	r2, [r3, #0]
 8008536:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800853a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008544:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008548:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	785b      	ldrb	r3, [r3, #1]
 8008550:	2b00      	cmp	r3, #0
 8008552:	f040 8085 	bne.w	8008660 <USB_EPStartXfer+0x1688>
 8008556:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800855a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008564:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008568:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008572:	b29b      	uxth	r3, r3
 8008574:	461a      	mov	r2, r3
 8008576:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800857a:	4413      	add	r3, r2
 800857c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008580:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008584:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	781b      	ldrb	r3, [r3, #0]
 800858c:	011a      	lsls	r2, r3, #4
 800858e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008592:	4413      	add	r3, r2
 8008594:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008598:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800859c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80085a0:	881b      	ldrh	r3, [r3, #0]
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085a8:	b29a      	uxth	r2, r3
 80085aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80085ae:	801a      	strh	r2, [r3, #0]
 80085b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80085b6:	d923      	bls.n	8008600 <USB_EPStartXfer+0x1628>
 80085b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085bc:	095b      	lsrs	r3, r3, #5
 80085be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80085c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085c6:	f003 031f 	and.w	r3, r3, #31
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d104      	bne.n	80085d8 <USB_EPStartXfer+0x1600>
 80085ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80085d2:	3b01      	subs	r3, #1
 80085d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80085d8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80085dc:	881b      	ldrh	r3, [r3, #0]
 80085de:	b29a      	uxth	r2, r3
 80085e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80085e4:	b29b      	uxth	r3, r3
 80085e6:	029b      	lsls	r3, r3, #10
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	4313      	orrs	r3, r2
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085f6:	b29a      	uxth	r2, r3
 80085f8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80085fc:	801a      	strh	r2, [r3, #0]
 80085fe:	e05c      	b.n	80086ba <USB_EPStartXfer+0x16e2>
 8008600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008604:	2b00      	cmp	r3, #0
 8008606:	d10c      	bne.n	8008622 <USB_EPStartXfer+0x164a>
 8008608:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800860c:	881b      	ldrh	r3, [r3, #0]
 800860e:	b29b      	uxth	r3, r3
 8008610:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008614:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008618:	b29a      	uxth	r2, r3
 800861a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800861e:	801a      	strh	r2, [r3, #0]
 8008620:	e04b      	b.n	80086ba <USB_EPStartXfer+0x16e2>
 8008622:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008626:	085b      	lsrs	r3, r3, #1
 8008628:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800862c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008630:	f003 0301 	and.w	r3, r3, #1
 8008634:	2b00      	cmp	r3, #0
 8008636:	d004      	beq.n	8008642 <USB_EPStartXfer+0x166a>
 8008638:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800863c:	3301      	adds	r3, #1
 800863e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008642:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008646:	881b      	ldrh	r3, [r3, #0]
 8008648:	b29a      	uxth	r2, r3
 800864a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800864e:	b29b      	uxth	r3, r3
 8008650:	029b      	lsls	r3, r3, #10
 8008652:	b29b      	uxth	r3, r3
 8008654:	4313      	orrs	r3, r2
 8008656:	b29a      	uxth	r2, r3
 8008658:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800865c:	801a      	strh	r2, [r3, #0]
 800865e:	e02c      	b.n	80086ba <USB_EPStartXfer+0x16e2>
 8008660:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008664:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	785b      	ldrb	r3, [r3, #1]
 800866c:	2b01      	cmp	r3, #1
 800866e:	d124      	bne.n	80086ba <USB_EPStartXfer+0x16e2>
 8008670:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008674:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800867e:	b29b      	uxth	r3, r3
 8008680:	461a      	mov	r2, r3
 8008682:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008686:	4413      	add	r3, r2
 8008688:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800868c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008690:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	011a      	lsls	r2, r3, #4
 800869a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800869e:	4413      	add	r3, r2
 80086a0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80086a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80086a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086ac:	b29a      	uxth	r2, r3
 80086ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80086b2:	801a      	strh	r2, [r3, #0]
 80086b4:	e001      	b.n	80086ba <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	e03a      	b.n	8008730 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80086ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80086c2:	681a      	ldr	r2, [r3, #0]
 80086c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	781b      	ldrb	r3, [r3, #0]
 80086d0:	009b      	lsls	r3, r3, #2
 80086d2:	4413      	add	r3, r2
 80086d4:	881b      	ldrh	r3, [r3, #0]
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80086dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086e0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80086e4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80086e8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80086ec:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80086f0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80086f4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80086f8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80086fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008700:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800870a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	781b      	ldrb	r3, [r3, #0]
 8008712:	009b      	lsls	r3, r3, #2
 8008714:	441a      	add	r2, r3
 8008716:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800871a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800871e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008722:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800872a:	b29b      	uxth	r3, r3
 800872c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800872e:	2300      	movs	r3, #0
}
 8008730:	4618      	mov	r0, r3
 8008732:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}

0800873a <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800873a:	b480      	push	{r7}
 800873c:	b085      	sub	sp, #20
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
 8008742:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	785b      	ldrb	r3, [r3, #1]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d020      	beq.n	800878e <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800874c:	687a      	ldr	r2, [r7, #4]
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	4413      	add	r3, r2
 8008756:	881b      	ldrh	r3, [r3, #0]
 8008758:	b29b      	uxth	r3, r3
 800875a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800875e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008762:	81bb      	strh	r3, [r7, #12]
 8008764:	89bb      	ldrh	r3, [r7, #12]
 8008766:	f083 0310 	eor.w	r3, r3, #16
 800876a:	81bb      	strh	r3, [r7, #12]
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	781b      	ldrb	r3, [r3, #0]
 8008772:	009b      	lsls	r3, r3, #2
 8008774:	441a      	add	r2, r3
 8008776:	89bb      	ldrh	r3, [r7, #12]
 8008778:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800877c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008780:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008784:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008788:	b29b      	uxth	r3, r3
 800878a:	8013      	strh	r3, [r2, #0]
 800878c:	e01f      	b.n	80087ce <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800878e:	687a      	ldr	r2, [r7, #4]
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	781b      	ldrb	r3, [r3, #0]
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	4413      	add	r3, r2
 8008798:	881b      	ldrh	r3, [r3, #0]
 800879a:	b29b      	uxth	r3, r3
 800879c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80087a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087a4:	81fb      	strh	r3, [r7, #14]
 80087a6:	89fb      	ldrh	r3, [r7, #14]
 80087a8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80087ac:	81fb      	strh	r3, [r7, #14]
 80087ae:	687a      	ldr	r2, [r7, #4]
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	781b      	ldrb	r3, [r3, #0]
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	441a      	add	r2, r3
 80087b8:	89fb      	ldrh	r3, [r7, #14]
 80087ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80087be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80087c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80087c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80087ce:	2300      	movs	r3, #0
}
 80087d0:	4618      	mov	r0, r3
 80087d2:	3714      	adds	r7, #20
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bc80      	pop	{r7}
 80087d8:	4770      	bx	lr

080087da <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80087da:	b480      	push	{r7}
 80087dc:	b087      	sub	sp, #28
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
 80087e2:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	7b1b      	ldrb	r3, [r3, #12]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	f040 809d 	bne.w	8008928 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	785b      	ldrb	r3, [r3, #1]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d04c      	beq.n	8008890 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80087f6:	687a      	ldr	r2, [r7, #4]
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	4413      	add	r3, r2
 8008800:	881b      	ldrh	r3, [r3, #0]
 8008802:	823b      	strh	r3, [r7, #16]
 8008804:	8a3b      	ldrh	r3, [r7, #16]
 8008806:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800880a:	2b00      	cmp	r3, #0
 800880c:	d01b      	beq.n	8008846 <USB_EPClearStall+0x6c>
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	781b      	ldrb	r3, [r3, #0]
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	4413      	add	r3, r2
 8008818:	881b      	ldrh	r3, [r3, #0]
 800881a:	b29b      	uxth	r3, r3
 800881c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008820:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008824:	81fb      	strh	r3, [r7, #14]
 8008826:	687a      	ldr	r2, [r7, #4]
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	441a      	add	r2, r3
 8008830:	89fb      	ldrh	r3, [r7, #14]
 8008832:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008836:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800883a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800883e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008842:	b29b      	uxth	r3, r3
 8008844:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	78db      	ldrb	r3, [r3, #3]
 800884a:	2b01      	cmp	r3, #1
 800884c:	d06c      	beq.n	8008928 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	009b      	lsls	r3, r3, #2
 8008856:	4413      	add	r3, r2
 8008858:	881b      	ldrh	r3, [r3, #0]
 800885a:	b29b      	uxth	r3, r3
 800885c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008860:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008864:	81bb      	strh	r3, [r7, #12]
 8008866:	89bb      	ldrh	r3, [r7, #12]
 8008868:	f083 0320 	eor.w	r3, r3, #32
 800886c:	81bb      	strh	r3, [r7, #12]
 800886e:	687a      	ldr	r2, [r7, #4]
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	781b      	ldrb	r3, [r3, #0]
 8008874:	009b      	lsls	r3, r3, #2
 8008876:	441a      	add	r2, r3
 8008878:	89bb      	ldrh	r3, [r7, #12]
 800887a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800887e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008882:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008886:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800888a:	b29b      	uxth	r3, r3
 800888c:	8013      	strh	r3, [r2, #0]
 800888e:	e04b      	b.n	8008928 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008890:	687a      	ldr	r2, [r7, #4]
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	009b      	lsls	r3, r3, #2
 8008898:	4413      	add	r3, r2
 800889a:	881b      	ldrh	r3, [r3, #0]
 800889c:	82fb      	strh	r3, [r7, #22]
 800889e:	8afb      	ldrh	r3, [r7, #22]
 80088a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d01b      	beq.n	80088e0 <USB_EPClearStall+0x106>
 80088a8:	687a      	ldr	r2, [r7, #4]
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	781b      	ldrb	r3, [r3, #0]
 80088ae:	009b      	lsls	r3, r3, #2
 80088b0:	4413      	add	r3, r2
 80088b2:	881b      	ldrh	r3, [r3, #0]
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088be:	82bb      	strh	r3, [r7, #20]
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	781b      	ldrb	r3, [r3, #0]
 80088c6:	009b      	lsls	r3, r3, #2
 80088c8:	441a      	add	r2, r3
 80088ca:	8abb      	ldrh	r3, [r7, #20]
 80088cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80088d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80088d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088dc:	b29b      	uxth	r3, r3
 80088de:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	009b      	lsls	r3, r3, #2
 80088e8:	4413      	add	r3, r2
 80088ea:	881b      	ldrh	r3, [r3, #0]
 80088ec:	b29b      	uxth	r3, r3
 80088ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80088f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088f6:	827b      	strh	r3, [r7, #18]
 80088f8:	8a7b      	ldrh	r3, [r7, #18]
 80088fa:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80088fe:	827b      	strh	r3, [r7, #18]
 8008900:	8a7b      	ldrh	r3, [r7, #18]
 8008902:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008906:	827b      	strh	r3, [r7, #18]
 8008908:	687a      	ldr	r2, [r7, #4]
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	781b      	ldrb	r3, [r3, #0]
 800890e:	009b      	lsls	r3, r3, #2
 8008910:	441a      	add	r2, r3
 8008912:	8a7b      	ldrh	r3, [r7, #18]
 8008914:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008918:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800891c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008920:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008924:	b29b      	uxth	r3, r3
 8008926:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008928:	2300      	movs	r3, #0
}
 800892a:	4618      	mov	r0, r3
 800892c:	371c      	adds	r7, #28
 800892e:	46bd      	mov	sp, r7
 8008930:	bc80      	pop	{r7}
 8008932:	4770      	bx	lr

08008934 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008934:	b480      	push	{r7}
 8008936:	b083      	sub	sp, #12
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
 800893c:	460b      	mov	r3, r1
 800893e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008940:	78fb      	ldrb	r3, [r7, #3]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d103      	bne.n	800894e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2280      	movs	r2, #128	@ 0x80
 800894a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800894e:	2300      	movs	r3, #0
}
 8008950:	4618      	mov	r0, r3
 8008952:	370c      	adds	r7, #12
 8008954:	46bd      	mov	sp, r7
 8008956:	bc80      	pop	{r7}
 8008958:	4770      	bx	lr

0800895a <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800895a:	b480      	push	{r7}
 800895c:	b083      	sub	sp, #12
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008962:	2300      	movs	r3, #0
}
 8008964:	4618      	mov	r0, r3
 8008966:	370c      	adds	r7, #12
 8008968:	46bd      	mov	sp, r7
 800896a:	bc80      	pop	{r7}
 800896c:	4770      	bx	lr

0800896e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800896e:	b480      	push	{r7}
 8008970:	b083      	sub	sp, #12
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008976:	2300      	movs	r3, #0
}
 8008978:	4618      	mov	r0, r3
 800897a:	370c      	adds	r7, #12
 800897c:	46bd      	mov	sp, r7
 800897e:	bc80      	pop	{r7}
 8008980:	4770      	bx	lr

08008982 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008982:	b480      	push	{r7}
 8008984:	b085      	sub	sp, #20
 8008986:	af00      	add	r7, sp, #0
 8008988:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008990:	b29b      	uxth	r3, r3
 8008992:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008994:	68fb      	ldr	r3, [r7, #12]
}
 8008996:	4618      	mov	r0, r3
 8008998:	3714      	adds	r7, #20
 800899a:	46bd      	mov	sp, r7
 800899c:	bc80      	pop	{r7}
 800899e:	4770      	bx	lr

080089a0 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b083      	sub	sp, #12
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80089aa:	2300      	movs	r3, #0
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	370c      	adds	r7, #12
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bc80      	pop	{r7}
 80089b4:	4770      	bx	lr

080089b6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80089b6:	b480      	push	{r7}
 80089b8:	b08b      	sub	sp, #44	@ 0x2c
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	60f8      	str	r0, [r7, #12]
 80089be:	60b9      	str	r1, [r7, #8]
 80089c0:	4611      	mov	r1, r2
 80089c2:	461a      	mov	r2, r3
 80089c4:	460b      	mov	r3, r1
 80089c6:	80fb      	strh	r3, [r7, #6]
 80089c8:	4613      	mov	r3, r2
 80089ca:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80089cc:	88bb      	ldrh	r3, [r7, #4]
 80089ce:	3301      	adds	r3, #1
 80089d0:	085b      	lsrs	r3, r3, #1
 80089d2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80089dc:	88fb      	ldrh	r3, [r7, #6]
 80089de:	005a      	lsls	r2, r3, #1
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	4413      	add	r3, r2
 80089e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80089e8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80089ee:	e01f      	b.n	8008a30 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 80089f0:	69fb      	ldr	r3, [r7, #28]
 80089f2:	781b      	ldrb	r3, [r3, #0]
 80089f4:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80089f6:	69fb      	ldr	r3, [r7, #28]
 80089f8:	3301      	adds	r3, #1
 80089fa:	781b      	ldrb	r3, [r3, #0]
 80089fc:	b21b      	sxth	r3, r3
 80089fe:	021b      	lsls	r3, r3, #8
 8008a00:	b21a      	sxth	r2, r3
 8008a02:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008a06:	4313      	orrs	r3, r2
 8008a08:	b21b      	sxth	r3, r3
 8008a0a:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8008a0c:	6a3b      	ldr	r3, [r7, #32]
 8008a0e:	8a7a      	ldrh	r2, [r7, #18]
 8008a10:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008a12:	6a3b      	ldr	r3, [r7, #32]
 8008a14:	3302      	adds	r3, #2
 8008a16:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008a18:	6a3b      	ldr	r3, [r7, #32]
 8008a1a:	3302      	adds	r3, #2
 8008a1c:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8008a1e:	69fb      	ldr	r3, [r7, #28]
 8008a20:	3301      	adds	r3, #1
 8008a22:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008a24:	69fb      	ldr	r3, [r7, #28]
 8008a26:	3301      	adds	r3, #1
 8008a28:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a2c:	3b01      	subs	r3, #1
 8008a2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d1dc      	bne.n	80089f0 <USB_WritePMA+0x3a>
  }
}
 8008a36:	bf00      	nop
 8008a38:	bf00      	nop
 8008a3a:	372c      	adds	r7, #44	@ 0x2c
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bc80      	pop	{r7}
 8008a40:	4770      	bx	lr

08008a42 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008a42:	b480      	push	{r7}
 8008a44:	b08b      	sub	sp, #44	@ 0x2c
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	60f8      	str	r0, [r7, #12]
 8008a4a:	60b9      	str	r1, [r7, #8]
 8008a4c:	4611      	mov	r1, r2
 8008a4e:	461a      	mov	r2, r3
 8008a50:	460b      	mov	r3, r1
 8008a52:	80fb      	strh	r3, [r7, #6]
 8008a54:	4613      	mov	r3, r2
 8008a56:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008a58:	88bb      	ldrh	r3, [r7, #4]
 8008a5a:	085b      	lsrs	r3, r3, #1
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008a68:	88fb      	ldrh	r3, [r7, #6]
 8008a6a:	005a      	lsls	r2, r3, #1
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	4413      	add	r3, r2
 8008a70:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008a74:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008a76:	69bb      	ldr	r3, [r7, #24]
 8008a78:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a7a:	e01b      	b.n	8008ab4 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008a7c:	6a3b      	ldr	r3, [r7, #32]
 8008a7e:	881b      	ldrh	r3, [r3, #0]
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008a84:	6a3b      	ldr	r3, [r7, #32]
 8008a86:	3302      	adds	r3, #2
 8008a88:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	b2da      	uxtb	r2, r3
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008a92:	69fb      	ldr	r3, [r7, #28]
 8008a94:	3301      	adds	r3, #1
 8008a96:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	0a1b      	lsrs	r3, r3, #8
 8008a9c:	b2da      	uxtb	r2, r3
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008aa2:	69fb      	ldr	r3, [r7, #28]
 8008aa4:	3301      	adds	r3, #1
 8008aa6:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008aa8:	6a3b      	ldr	r3, [r7, #32]
 8008aaa:	3302      	adds	r3, #2
 8008aac:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8008aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab0:	3b01      	subs	r3, #1
 8008ab2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d1e0      	bne.n	8008a7c <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008aba:	88bb      	ldrh	r3, [r7, #4]
 8008abc:	f003 0301 	and.w	r3, r3, #1
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d007      	beq.n	8008ad6 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8008ac6:	6a3b      	ldr	r3, [r7, #32]
 8008ac8:	881b      	ldrh	r3, [r3, #0]
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	b2da      	uxtb	r2, r3
 8008ad2:	69fb      	ldr	r3, [r7, #28]
 8008ad4:	701a      	strb	r2, [r3, #0]
  }
}
 8008ad6:	bf00      	nop
 8008ad8:	372c      	adds	r7, #44	@ 0x2c
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bc80      	pop	{r7}
 8008ade:	4770      	bx	lr

08008ae0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b084      	sub	sp, #16
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	460b      	mov	r3, r1
 8008aea:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008aec:	2300      	movs	r3, #0
 8008aee:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	7c1b      	ldrb	r3, [r3, #16]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d115      	bne.n	8008b24 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008af8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008afc:	2202      	movs	r2, #2
 8008afe:	2181      	movs	r1, #129	@ 0x81
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f001 fea2 	bl	800a84a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008b0c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b10:	2202      	movs	r2, #2
 8008b12:	2101      	movs	r1, #1
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f001 fe98 	bl	800a84a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8008b22:	e012      	b.n	8008b4a <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008b24:	2340      	movs	r3, #64	@ 0x40
 8008b26:	2202      	movs	r2, #2
 8008b28:	2181      	movs	r1, #129	@ 0x81
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f001 fe8d 	bl	800a84a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008b36:	2340      	movs	r3, #64	@ 0x40
 8008b38:	2202      	movs	r2, #2
 8008b3a:	2101      	movs	r1, #1
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f001 fe84 	bl	800a84a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2201      	movs	r2, #1
 8008b46:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008b4a:	2308      	movs	r3, #8
 8008b4c:	2203      	movs	r2, #3
 8008b4e:	2182      	movs	r1, #130	@ 0x82
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f001 fe7a 	bl	800a84a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2201      	movs	r2, #1
 8008b5a:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008b5c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008b60:	f001 ff9a 	bl	800aa98 <USBD_static_malloc>
 8008b64:	4602      	mov	r2, r0
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d102      	bne.n	8008b7c <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8008b76:	2301      	movs	r3, #1
 8008b78:	73fb      	strb	r3, [r7, #15]
 8008b7a:	e026      	b.n	8008bca <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b82:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	2200      	movs	r2, #0
 8008b92:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	7c1b      	ldrb	r3, [r3, #16]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d109      	bne.n	8008bba <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008bac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008bb0:	2101      	movs	r1, #1
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f001 ff39 	bl	800aa2a <USBD_LL_PrepareReceive>
 8008bb8:	e007      	b.n	8008bca <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008bc0:	2340      	movs	r3, #64	@ 0x40
 8008bc2:	2101      	movs	r1, #1
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f001 ff30 	bl	800aa2a <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008bca:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3710      	adds	r7, #16
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
 8008bdc:	460b      	mov	r3, r1
 8008bde:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008be0:	2300      	movs	r3, #0
 8008be2:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008be4:	2181      	movs	r1, #129	@ 0x81
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f001 fe55 	bl	800a896 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008bf2:	2101      	movs	r1, #1
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f001 fe4e 	bl	800a896 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008c02:	2182      	movs	r1, #130	@ 0x82
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f001 fe46 	bl	800a896 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d00e      	beq.n	8008c38 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008c20:	685b      	ldr	r3, [r3, #4]
 8008c22:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	f001 ff40 	bl	800aab0 <USBD_static_free>
    pdev->pClassData = NULL;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2200      	movs	r2, #0
 8008c34:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8008c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	3710      	adds	r7, #16
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}

08008c42 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008c42:	b580      	push	{r7, lr}
 8008c44:	b086      	sub	sp, #24
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
 8008c4a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c52:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008c54:	2300      	movs	r3, #0
 8008c56:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	781b      	ldrb	r3, [r3, #0]
 8008c64:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d039      	beq.n	8008ce0 <USBD_CDC_Setup+0x9e>
 8008c6c:	2b20      	cmp	r3, #32
 8008c6e:	d17f      	bne.n	8008d70 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	88db      	ldrh	r3, [r3, #6]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d029      	beq.n	8008ccc <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	781b      	ldrb	r3, [r3, #0]
 8008c7c:	b25b      	sxtb	r3, r3
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	da11      	bge.n	8008ca6 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008c88:	689b      	ldr	r3, [r3, #8]
 8008c8a:	683a      	ldr	r2, [r7, #0]
 8008c8c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008c8e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008c90:	683a      	ldr	r2, [r7, #0]
 8008c92:	88d2      	ldrh	r2, [r2, #6]
 8008c94:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008c96:	6939      	ldr	r1, [r7, #16]
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	88db      	ldrh	r3, [r3, #6]
 8008c9c:	461a      	mov	r2, r3
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f001 fa06 	bl	800a0b0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008ca4:	e06b      	b.n	8008d7e <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	785a      	ldrb	r2, [r3, #1]
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	88db      	ldrh	r3, [r3, #6]
 8008cb4:	b2da      	uxtb	r2, r3
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008cbc:	6939      	ldr	r1, [r7, #16]
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	88db      	ldrh	r3, [r3, #6]
 8008cc2:	461a      	mov	r2, r3
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f001 fa21 	bl	800a10c <USBD_CtlPrepareRx>
      break;
 8008cca:	e058      	b.n	8008d7e <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	683a      	ldr	r2, [r7, #0]
 8008cd6:	7850      	ldrb	r0, [r2, #1]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	6839      	ldr	r1, [r7, #0]
 8008cdc:	4798      	blx	r3
      break;
 8008cde:	e04e      	b.n	8008d7e <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	785b      	ldrb	r3, [r3, #1]
 8008ce4:	2b0b      	cmp	r3, #11
 8008ce6:	d02e      	beq.n	8008d46 <USBD_CDC_Setup+0x104>
 8008ce8:	2b0b      	cmp	r3, #11
 8008cea:	dc38      	bgt.n	8008d5e <USBD_CDC_Setup+0x11c>
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d002      	beq.n	8008cf6 <USBD_CDC_Setup+0xb4>
 8008cf0:	2b0a      	cmp	r3, #10
 8008cf2:	d014      	beq.n	8008d1e <USBD_CDC_Setup+0xdc>
 8008cf4:	e033      	b.n	8008d5e <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cfc:	2b03      	cmp	r3, #3
 8008cfe:	d107      	bne.n	8008d10 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008d00:	f107 030c 	add.w	r3, r7, #12
 8008d04:	2202      	movs	r2, #2
 8008d06:	4619      	mov	r1, r3
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f001 f9d1 	bl	800a0b0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008d0e:	e02e      	b.n	8008d6e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008d10:	6839      	ldr	r1, [r7, #0]
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f001 f962 	bl	8009fdc <USBD_CtlError>
            ret = USBD_FAIL;
 8008d18:	2302      	movs	r3, #2
 8008d1a:	75fb      	strb	r3, [r7, #23]
          break;
 8008d1c:	e027      	b.n	8008d6e <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d24:	2b03      	cmp	r3, #3
 8008d26:	d107      	bne.n	8008d38 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008d28:	f107 030f 	add.w	r3, r7, #15
 8008d2c:	2201      	movs	r2, #1
 8008d2e:	4619      	mov	r1, r3
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f001 f9bd 	bl	800a0b0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008d36:	e01a      	b.n	8008d6e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008d38:	6839      	ldr	r1, [r7, #0]
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f001 f94e 	bl	8009fdc <USBD_CtlError>
            ret = USBD_FAIL;
 8008d40:	2302      	movs	r3, #2
 8008d42:	75fb      	strb	r3, [r7, #23]
          break;
 8008d44:	e013      	b.n	8008d6e <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d4c:	2b03      	cmp	r3, #3
 8008d4e:	d00d      	beq.n	8008d6c <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008d50:	6839      	ldr	r1, [r7, #0]
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f001 f942 	bl	8009fdc <USBD_CtlError>
            ret = USBD_FAIL;
 8008d58:	2302      	movs	r3, #2
 8008d5a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008d5c:	e006      	b.n	8008d6c <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008d5e:	6839      	ldr	r1, [r7, #0]
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f001 f93b 	bl	8009fdc <USBD_CtlError>
          ret = USBD_FAIL;
 8008d66:	2302      	movs	r3, #2
 8008d68:	75fb      	strb	r3, [r7, #23]
          break;
 8008d6a:	e000      	b.n	8008d6e <USBD_CDC_Setup+0x12c>
          break;
 8008d6c:	bf00      	nop
      }
      break;
 8008d6e:	e006      	b.n	8008d7e <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008d70:	6839      	ldr	r1, [r7, #0]
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f001 f932 	bl	8009fdc <USBD_CtlError>
      ret = USBD_FAIL;
 8008d78:	2302      	movs	r3, #2
 8008d7a:	75fb      	strb	r3, [r7, #23]
      break;
 8008d7c:	bf00      	nop
  }

  return ret;
 8008d7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3718      	adds	r7, #24
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b084      	sub	sp, #16
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
 8008d90:	460b      	mov	r3, r1
 8008d92:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d9a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008da2:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d03a      	beq.n	8008e24 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008dae:	78fa      	ldrb	r2, [r7, #3]
 8008db0:	6879      	ldr	r1, [r7, #4]
 8008db2:	4613      	mov	r3, r2
 8008db4:	009b      	lsls	r3, r3, #2
 8008db6:	4413      	add	r3, r2
 8008db8:	009b      	lsls	r3, r3, #2
 8008dba:	440b      	add	r3, r1
 8008dbc:	331c      	adds	r3, #28
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d029      	beq.n	8008e18 <USBD_CDC_DataIn+0x90>
 8008dc4:	78fa      	ldrb	r2, [r7, #3]
 8008dc6:	6879      	ldr	r1, [r7, #4]
 8008dc8:	4613      	mov	r3, r2
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	4413      	add	r3, r2
 8008dce:	009b      	lsls	r3, r3, #2
 8008dd0:	440b      	add	r3, r1
 8008dd2:	331c      	adds	r3, #28
 8008dd4:	681a      	ldr	r2, [r3, #0]
 8008dd6:	78f9      	ldrb	r1, [r7, #3]
 8008dd8:	68b8      	ldr	r0, [r7, #8]
 8008dda:	460b      	mov	r3, r1
 8008ddc:	009b      	lsls	r3, r3, #2
 8008dde:	440b      	add	r3, r1
 8008de0:	00db      	lsls	r3, r3, #3
 8008de2:	4403      	add	r3, r0
 8008de4:	3320      	adds	r3, #32
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	fbb2 f1f3 	udiv	r1, r2, r3
 8008dec:	fb01 f303 	mul.w	r3, r1, r3
 8008df0:	1ad3      	subs	r3, r2, r3
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d110      	bne.n	8008e18 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008df6:	78fa      	ldrb	r2, [r7, #3]
 8008df8:	6879      	ldr	r1, [r7, #4]
 8008dfa:	4613      	mov	r3, r2
 8008dfc:	009b      	lsls	r3, r3, #2
 8008dfe:	4413      	add	r3, r2
 8008e00:	009b      	lsls	r3, r3, #2
 8008e02:	440b      	add	r3, r1
 8008e04:	331c      	adds	r3, #28
 8008e06:	2200      	movs	r2, #0
 8008e08:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008e0a:	78f9      	ldrb	r1, [r7, #3]
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	2200      	movs	r2, #0
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f001 fde7 	bl	800a9e4 <USBD_LL_Transmit>
 8008e16:	e003      	b.n	8008e20 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8008e20:	2300      	movs	r3, #0
 8008e22:	e000      	b.n	8008e26 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008e24:	2302      	movs	r3, #2
  }
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	3710      	adds	r7, #16
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bd80      	pop	{r7, pc}

08008e2e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008e2e:	b580      	push	{r7, lr}
 8008e30:	b084      	sub	sp, #16
 8008e32:	af00      	add	r7, sp, #0
 8008e34:	6078      	str	r0, [r7, #4]
 8008e36:	460b      	mov	r3, r1
 8008e38:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e40:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008e42:	78fb      	ldrb	r3, [r7, #3]
 8008e44:	4619      	mov	r1, r3
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f001 fe12 	bl	800aa70 <USBD_LL_GetRxDataSize>
 8008e4c:	4602      	mov	r2, r0
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d00d      	beq.n	8008e7a <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008e64:	68db      	ldr	r3, [r3, #12]
 8008e66:	68fa      	ldr	r2, [r7, #12]
 8008e68:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008e6c:	68fa      	ldr	r2, [r7, #12]
 8008e6e:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008e72:	4611      	mov	r1, r2
 8008e74:	4798      	blx	r3

    return USBD_OK;
 8008e76:	2300      	movs	r3, #0
 8008e78:	e000      	b.n	8008e7c <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008e7a:	2302      	movs	r3, #2
  }
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	3710      	adds	r7, #16
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b084      	sub	sp, #16
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e92:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d014      	beq.n	8008ec8 <USBD_CDC_EP0_RxReady+0x44>
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008ea4:	2bff      	cmp	r3, #255	@ 0xff
 8008ea6:	d00f      	beq.n	8008ec8 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008eae:	689b      	ldr	r3, [r3, #8]
 8008eb0:	68fa      	ldr	r2, [r7, #12]
 8008eb2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008eb6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008eb8:	68fa      	ldr	r2, [r7, #12]
 8008eba:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008ebe:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	22ff      	movs	r2, #255	@ 0xff
 8008ec4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8008ec8:	2300      	movs	r3, #0
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3710      	adds	r7, #16
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}
	...

08008ed4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b083      	sub	sp, #12
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2243      	movs	r2, #67	@ 0x43
 8008ee0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008ee2:	4b03      	ldr	r3, [pc, #12]	@ (8008ef0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	370c      	adds	r7, #12
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bc80      	pop	{r7}
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop
 8008ef0:	20000094 	.word	0x20000094

08008ef4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b083      	sub	sp, #12
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2243      	movs	r2, #67	@ 0x43
 8008f00:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8008f02:	4b03      	ldr	r3, [pc, #12]	@ (8008f10 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	370c      	adds	r7, #12
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bc80      	pop	{r7}
 8008f0c:	4770      	bx	lr
 8008f0e:	bf00      	nop
 8008f10:	20000050 	.word	0x20000050

08008f14 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b083      	sub	sp, #12
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2243      	movs	r2, #67	@ 0x43
 8008f20:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8008f22:	4b03      	ldr	r3, [pc, #12]	@ (8008f30 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	370c      	adds	r7, #12
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bc80      	pop	{r7}
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	200000d8 	.word	0x200000d8

08008f34 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b083      	sub	sp, #12
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	220a      	movs	r2, #10
 8008f40:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8008f42:	4b03      	ldr	r3, [pc, #12]	@ (8008f50 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	370c      	adds	r7, #12
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bc80      	pop	{r7}
 8008f4c:	4770      	bx	lr
 8008f4e:	bf00      	nop
 8008f50:	2000000c 	.word	0x2000000c

08008f54 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b085      	sub	sp, #20
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
 8008f5c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008f5e:	2302      	movs	r3, #2
 8008f60:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d005      	beq.n	8008f74 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	683a      	ldr	r2, [r7, #0]
 8008f6c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8008f70:	2300      	movs	r3, #0
 8008f72:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f76:	4618      	mov	r0, r3
 8008f78:	3714      	adds	r7, #20
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bc80      	pop	{r7}
 8008f7e:	4770      	bx	lr

08008f80 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b087      	sub	sp, #28
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	60f8      	str	r0, [r7, #12]
 8008f88:	60b9      	str	r1, [r7, #8]
 8008f8a:	4613      	mov	r3, r2
 8008f8c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f94:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	68ba      	ldr	r2, [r7, #8]
 8008f9a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008f9e:	88fa      	ldrh	r2, [r7, #6]
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8008fa6:	2300      	movs	r3, #0
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	371c      	adds	r7, #28
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bc80      	pop	{r7}
 8008fb0:	4770      	bx	lr

08008fb2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008fb2:	b480      	push	{r7}
 8008fb4:	b085      	sub	sp, #20
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	6078      	str	r0, [r7, #4]
 8008fba:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fc2:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	683a      	ldr	r2, [r7, #0]
 8008fc8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8008fcc:	2300      	movs	r3, #0
}
 8008fce:	4618      	mov	r0, r3
 8008fd0:	3714      	adds	r7, #20
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bc80      	pop	{r7}
 8008fd6:	4770      	bx	lr

08008fd8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fe6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d01c      	beq.n	800902c <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d115      	bne.n	8009028 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2201      	movs	r2, #1
 8009000:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800901a:	b29b      	uxth	r3, r3
 800901c:	2181      	movs	r1, #129	@ 0x81
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f001 fce0 	bl	800a9e4 <USBD_LL_Transmit>

      return USBD_OK;
 8009024:	2300      	movs	r3, #0
 8009026:	e002      	b.n	800902e <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009028:	2301      	movs	r3, #1
 800902a:	e000      	b.n	800902e <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800902c:	2302      	movs	r3, #2
  }
}
 800902e:	4618      	mov	r0, r3
 8009030:	3710      	adds	r7, #16
 8009032:	46bd      	mov	sp, r7
 8009034:	bd80      	pop	{r7, pc}

08009036 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009036:	b580      	push	{r7, lr}
 8009038:	b084      	sub	sp, #16
 800903a:	af00      	add	r7, sp, #0
 800903c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009044:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800904c:	2b00      	cmp	r3, #0
 800904e:	d017      	beq.n	8009080 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	7c1b      	ldrb	r3, [r3, #16]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d109      	bne.n	800906c <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800905e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009062:	2101      	movs	r1, #1
 8009064:	6878      	ldr	r0, [r7, #4]
 8009066:	f001 fce0 	bl	800aa2a <USBD_LL_PrepareReceive>
 800906a:	e007      	b.n	800907c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009072:	2340      	movs	r3, #64	@ 0x40
 8009074:	2101      	movs	r1, #1
 8009076:	6878      	ldr	r0, [r7, #4]
 8009078:	f001 fcd7 	bl	800aa2a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800907c:	2300      	movs	r3, #0
 800907e:	e000      	b.n	8009082 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009080:	2302      	movs	r3, #2
  }
}
 8009082:	4618      	mov	r0, r3
 8009084:	3710      	adds	r7, #16
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}

0800908a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800908a:	b580      	push	{r7, lr}
 800908c:	b084      	sub	sp, #16
 800908e:	af00      	add	r7, sp, #0
 8009090:	60f8      	str	r0, [r7, #12]
 8009092:	60b9      	str	r1, [r7, #8]
 8009094:	4613      	mov	r3, r2
 8009096:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d101      	bne.n	80090a2 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800909e:	2302      	movs	r3, #2
 80090a0:	e01a      	b.n	80090d8 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d003      	beq.n	80090b4 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2200      	movs	r2, #0
 80090b0:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d003      	beq.n	80090c2 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	68ba      	ldr	r2, [r7, #8]
 80090be:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2201      	movs	r2, #1
 80090c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	79fa      	ldrb	r2, [r7, #7]
 80090ce:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80090d0:	68f8      	ldr	r0, [r7, #12]
 80090d2:	f001 fb45 	bl	800a760 <USBD_LL_Init>

  return USBD_OK;
 80090d6:	2300      	movs	r3, #0
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3710      	adds	r7, #16
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}

080090e0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b085      	sub	sp, #20
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80090ea:	2300      	movs	r3, #0
 80090ec:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d006      	beq.n	8009102 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	683a      	ldr	r2, [r7, #0]
 80090f8:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 80090fc:	2300      	movs	r3, #0
 80090fe:	73fb      	strb	r3, [r7, #15]
 8009100:	e001      	b.n	8009106 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009102:	2302      	movs	r3, #2
 8009104:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009106:	7bfb      	ldrb	r3, [r7, #15]
}
 8009108:	4618      	mov	r0, r3
 800910a:	3714      	adds	r7, #20
 800910c:	46bd      	mov	sp, r7
 800910e:	bc80      	pop	{r7}
 8009110:	4770      	bx	lr

08009112 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009112:	b580      	push	{r7, lr}
 8009114:	b082      	sub	sp, #8
 8009116:	af00      	add	r7, sp, #0
 8009118:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	f001 fb7a 	bl	800a814 <USBD_LL_Start>

  return USBD_OK;
 8009120:	2300      	movs	r3, #0
}
 8009122:	4618      	mov	r0, r3
 8009124:	3708      	adds	r7, #8
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}

0800912a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800912a:	b480      	push	{r7}
 800912c:	b083      	sub	sp, #12
 800912e:	af00      	add	r7, sp, #0
 8009130:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009132:	2300      	movs	r3, #0
}
 8009134:	4618      	mov	r0, r3
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	bc80      	pop	{r7}
 800913c:	4770      	bx	lr

0800913e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b084      	sub	sp, #16
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
 8009146:	460b      	mov	r3, r1
 8009148:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800914a:	2302      	movs	r3, #2
 800914c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009154:	2b00      	cmp	r3, #0
 8009156:	d00c      	beq.n	8009172 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	78fa      	ldrb	r2, [r7, #3]
 8009162:	4611      	mov	r1, r2
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	4798      	blx	r3
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d101      	bne.n	8009172 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800916e:	2300      	movs	r3, #0
 8009170:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009172:	7bfb      	ldrb	r3, [r7, #15]
}
 8009174:	4618      	mov	r0, r3
 8009176:	3710      	adds	r7, #16
 8009178:	46bd      	mov	sp, r7
 800917a:	bd80      	pop	{r7, pc}

0800917c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b082      	sub	sp, #8
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	460b      	mov	r3, r1
 8009186:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	78fa      	ldrb	r2, [r7, #3]
 8009192:	4611      	mov	r1, r2
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	4798      	blx	r3

  return USBD_OK;
 8009198:	2300      	movs	r3, #0
}
 800919a:	4618      	mov	r0, r3
 800919c:	3708      	adds	r7, #8
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}

080091a2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80091a2:	b580      	push	{r7, lr}
 80091a4:	b082      	sub	sp, #8
 80091a6:	af00      	add	r7, sp, #0
 80091a8:	6078      	str	r0, [r7, #4]
 80091aa:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80091b2:	6839      	ldr	r1, [r7, #0]
 80091b4:	4618      	mov	r0, r3
 80091b6:	f000 fed8 	bl	8009f6a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2201      	movs	r2, #1
 80091be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80091c8:	461a      	mov	r2, r3
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80091d6:	f003 031f 	and.w	r3, r3, #31
 80091da:	2b02      	cmp	r3, #2
 80091dc:	d016      	beq.n	800920c <USBD_LL_SetupStage+0x6a>
 80091de:	2b02      	cmp	r3, #2
 80091e0:	d81c      	bhi.n	800921c <USBD_LL_SetupStage+0x7a>
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d002      	beq.n	80091ec <USBD_LL_SetupStage+0x4a>
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	d008      	beq.n	80091fc <USBD_LL_SetupStage+0x5a>
 80091ea:	e017      	b.n	800921c <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80091f2:	4619      	mov	r1, r3
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f000 f9cb 	bl	8009590 <USBD_StdDevReq>
      break;
 80091fa:	e01a      	b.n	8009232 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009202:	4619      	mov	r1, r3
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f000 fa2d 	bl	8009664 <USBD_StdItfReq>
      break;
 800920a:	e012      	b.n	8009232 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009212:	4619      	mov	r1, r3
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f000 fa6d 	bl	80096f4 <USBD_StdEPReq>
      break;
 800921a:	e00a      	b.n	8009232 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009222:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009226:	b2db      	uxtb	r3, r3
 8009228:	4619      	mov	r1, r3
 800922a:	6878      	ldr	r0, [r7, #4]
 800922c:	f001 fb52 	bl	800a8d4 <USBD_LL_StallEP>
      break;
 8009230:	bf00      	nop
  }

  return USBD_OK;
 8009232:	2300      	movs	r3, #0
}
 8009234:	4618      	mov	r0, r3
 8009236:	3708      	adds	r7, #8
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b086      	sub	sp, #24
 8009240:	af00      	add	r7, sp, #0
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	460b      	mov	r3, r1
 8009246:	607a      	str	r2, [r7, #4]
 8009248:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800924a:	7afb      	ldrb	r3, [r7, #11]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d14b      	bne.n	80092e8 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009256:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800925e:	2b03      	cmp	r3, #3
 8009260:	d134      	bne.n	80092cc <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	68da      	ldr	r2, [r3, #12]
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	691b      	ldr	r3, [r3, #16]
 800926a:	429a      	cmp	r2, r3
 800926c:	d919      	bls.n	80092a2 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	68da      	ldr	r2, [r3, #12]
 8009272:	697b      	ldr	r3, [r7, #20]
 8009274:	691b      	ldr	r3, [r3, #16]
 8009276:	1ad2      	subs	r2, r2, r3
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	68da      	ldr	r2, [r3, #12]
 8009280:	697b      	ldr	r3, [r7, #20]
 8009282:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009284:	429a      	cmp	r2, r3
 8009286:	d203      	bcs.n	8009290 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800928c:	b29b      	uxth	r3, r3
 800928e:	e002      	b.n	8009296 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009294:	b29b      	uxth	r3, r3
 8009296:	461a      	mov	r2, r3
 8009298:	6879      	ldr	r1, [r7, #4]
 800929a:	68f8      	ldr	r0, [r7, #12]
 800929c:	f000 ff54 	bl	800a148 <USBD_CtlContinueRx>
 80092a0:	e038      	b.n	8009314 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092a8:	691b      	ldr	r3, [r3, #16]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d00a      	beq.n	80092c4 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80092b4:	2b03      	cmp	r3, #3
 80092b6:	d105      	bne.n	80092c4 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092be:	691b      	ldr	r3, [r3, #16]
 80092c0:	68f8      	ldr	r0, [r7, #12]
 80092c2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80092c4:	68f8      	ldr	r0, [r7, #12]
 80092c6:	f000 ff51 	bl	800a16c <USBD_CtlSendStatus>
 80092ca:	e023      	b.n	8009314 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80092d2:	2b05      	cmp	r3, #5
 80092d4:	d11e      	bne.n	8009314 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2200      	movs	r2, #0
 80092da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 80092de:	2100      	movs	r1, #0
 80092e0:	68f8      	ldr	r0, [r7, #12]
 80092e2:	f001 faf7 	bl	800a8d4 <USBD_LL_StallEP>
 80092e6:	e015      	b.n	8009314 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092ee:	699b      	ldr	r3, [r3, #24]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d00d      	beq.n	8009310 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80092fa:	2b03      	cmp	r3, #3
 80092fc:	d108      	bne.n	8009310 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009304:	699b      	ldr	r3, [r3, #24]
 8009306:	7afa      	ldrb	r2, [r7, #11]
 8009308:	4611      	mov	r1, r2
 800930a:	68f8      	ldr	r0, [r7, #12]
 800930c:	4798      	blx	r3
 800930e:	e001      	b.n	8009314 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009310:	2302      	movs	r3, #2
 8009312:	e000      	b.n	8009316 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009314:	2300      	movs	r3, #0
}
 8009316:	4618      	mov	r0, r3
 8009318:	3718      	adds	r7, #24
 800931a:	46bd      	mov	sp, r7
 800931c:	bd80      	pop	{r7, pc}

0800931e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800931e:	b580      	push	{r7, lr}
 8009320:	b086      	sub	sp, #24
 8009322:	af00      	add	r7, sp, #0
 8009324:	60f8      	str	r0, [r7, #12]
 8009326:	460b      	mov	r3, r1
 8009328:	607a      	str	r2, [r7, #4]
 800932a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800932c:	7afb      	ldrb	r3, [r7, #11]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d17f      	bne.n	8009432 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	3314      	adds	r3, #20
 8009336:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800933e:	2b02      	cmp	r3, #2
 8009340:	d15c      	bne.n	80093fc <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	68da      	ldr	r2, [r3, #12]
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	691b      	ldr	r3, [r3, #16]
 800934a:	429a      	cmp	r2, r3
 800934c:	d915      	bls.n	800937a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	68da      	ldr	r2, [r3, #12]
 8009352:	697b      	ldr	r3, [r7, #20]
 8009354:	691b      	ldr	r3, [r3, #16]
 8009356:	1ad2      	subs	r2, r2, r3
 8009358:	697b      	ldr	r3, [r7, #20]
 800935a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	68db      	ldr	r3, [r3, #12]
 8009360:	b29b      	uxth	r3, r3
 8009362:	461a      	mov	r2, r3
 8009364:	6879      	ldr	r1, [r7, #4]
 8009366:	68f8      	ldr	r0, [r7, #12]
 8009368:	f000 febe 	bl	800a0e8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800936c:	2300      	movs	r3, #0
 800936e:	2200      	movs	r2, #0
 8009370:	2100      	movs	r1, #0
 8009372:	68f8      	ldr	r0, [r7, #12]
 8009374:	f001 fb59 	bl	800aa2a <USBD_LL_PrepareReceive>
 8009378:	e04e      	b.n	8009418 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	697a      	ldr	r2, [r7, #20]
 8009380:	6912      	ldr	r2, [r2, #16]
 8009382:	fbb3 f1f2 	udiv	r1, r3, r2
 8009386:	fb01 f202 	mul.w	r2, r1, r2
 800938a:	1a9b      	subs	r3, r3, r2
 800938c:	2b00      	cmp	r3, #0
 800938e:	d11c      	bne.n	80093ca <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009390:	697b      	ldr	r3, [r7, #20]
 8009392:	689a      	ldr	r2, [r3, #8]
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009398:	429a      	cmp	r2, r3
 800939a:	d316      	bcc.n	80093ca <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800939c:	697b      	ldr	r3, [r7, #20]
 800939e:	689a      	ldr	r2, [r3, #8]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d20f      	bcs.n	80093ca <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80093aa:	2200      	movs	r2, #0
 80093ac:	2100      	movs	r1, #0
 80093ae:	68f8      	ldr	r0, [r7, #12]
 80093b0:	f000 fe9a 	bl	800a0e8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	2200      	movs	r2, #0
 80093b8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80093bc:	2300      	movs	r3, #0
 80093be:	2200      	movs	r2, #0
 80093c0:	2100      	movs	r1, #0
 80093c2:	68f8      	ldr	r0, [r7, #12]
 80093c4:	f001 fb31 	bl	800aa2a <USBD_LL_PrepareReceive>
 80093c8:	e026      	b.n	8009418 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093d0:	68db      	ldr	r3, [r3, #12]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d00a      	beq.n	80093ec <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80093dc:	2b03      	cmp	r3, #3
 80093de:	d105      	bne.n	80093ec <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093e6:	68db      	ldr	r3, [r3, #12]
 80093e8:	68f8      	ldr	r0, [r7, #12]
 80093ea:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80093ec:	2180      	movs	r1, #128	@ 0x80
 80093ee:	68f8      	ldr	r0, [r7, #12]
 80093f0:	f001 fa70 	bl	800a8d4 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80093f4:	68f8      	ldr	r0, [r7, #12]
 80093f6:	f000 fecc 	bl	800a192 <USBD_CtlReceiveStatus>
 80093fa:	e00d      	b.n	8009418 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009402:	2b04      	cmp	r3, #4
 8009404:	d004      	beq.n	8009410 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800940c:	2b00      	cmp	r3, #0
 800940e:	d103      	bne.n	8009418 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009410:	2180      	movs	r1, #128	@ 0x80
 8009412:	68f8      	ldr	r0, [r7, #12]
 8009414:	f001 fa5e 	bl	800a8d4 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800941e:	2b01      	cmp	r3, #1
 8009420:	d11d      	bne.n	800945e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009422:	68f8      	ldr	r0, [r7, #12]
 8009424:	f7ff fe81 	bl	800912a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	2200      	movs	r2, #0
 800942c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009430:	e015      	b.n	800945e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009438:	695b      	ldr	r3, [r3, #20]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d00d      	beq.n	800945a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009444:	2b03      	cmp	r3, #3
 8009446:	d108      	bne.n	800945a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800944e:	695b      	ldr	r3, [r3, #20]
 8009450:	7afa      	ldrb	r2, [r7, #11]
 8009452:	4611      	mov	r1, r2
 8009454:	68f8      	ldr	r0, [r7, #12]
 8009456:	4798      	blx	r3
 8009458:	e001      	b.n	800945e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800945a:	2302      	movs	r3, #2
 800945c:	e000      	b.n	8009460 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800945e:	2300      	movs	r3, #0
}
 8009460:	4618      	mov	r0, r3
 8009462:	3718      	adds	r7, #24
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}

08009468 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009470:	2340      	movs	r3, #64	@ 0x40
 8009472:	2200      	movs	r2, #0
 8009474:	2100      	movs	r1, #0
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	f001 f9e7 	bl	800a84a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2201      	movs	r2, #1
 8009480:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2240      	movs	r2, #64	@ 0x40
 8009488:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800948c:	2340      	movs	r3, #64	@ 0x40
 800948e:	2200      	movs	r2, #0
 8009490:	2180      	movs	r1, #128	@ 0x80
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f001 f9d9 	bl	800a84a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2201      	movs	r2, #1
 800949c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2240      	movs	r2, #64	@ 0x40
 80094a2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2201      	movs	r2, #1
 80094a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2200      	movs	r2, #0
 80094b0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2200      	movs	r2, #0
 80094b8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2200      	movs	r2, #0
 80094be:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d009      	beq.n	80094e0 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	687a      	ldr	r2, [r7, #4]
 80094d6:	6852      	ldr	r2, [r2, #4]
 80094d8:	b2d2      	uxtb	r2, r2
 80094da:	4611      	mov	r1, r2
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	4798      	blx	r3
  }

  return USBD_OK;
 80094e0:	2300      	movs	r3, #0
}
 80094e2:	4618      	mov	r0, r3
 80094e4:	3708      	adds	r7, #8
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}

080094ea <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80094ea:	b480      	push	{r7}
 80094ec:	b083      	sub	sp, #12
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]
 80094f2:	460b      	mov	r3, r1
 80094f4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	78fa      	ldrb	r2, [r7, #3]
 80094fa:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80094fc:	2300      	movs	r3, #0
}
 80094fe:	4618      	mov	r0, r3
 8009500:	370c      	adds	r7, #12
 8009502:	46bd      	mov	sp, r7
 8009504:	bc80      	pop	{r7}
 8009506:	4770      	bx	lr

08009508 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009508:	b480      	push	{r7}
 800950a:	b083      	sub	sp, #12
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2204      	movs	r2, #4
 8009520:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009524:	2300      	movs	r3, #0
}
 8009526:	4618      	mov	r0, r3
 8009528:	370c      	adds	r7, #12
 800952a:	46bd      	mov	sp, r7
 800952c:	bc80      	pop	{r7}
 800952e:	4770      	bx	lr

08009530 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009530:	b480      	push	{r7}
 8009532:	b083      	sub	sp, #12
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800953e:	2b04      	cmp	r3, #4
 8009540:	d105      	bne.n	800954e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800954e:	2300      	movs	r3, #0
}
 8009550:	4618      	mov	r0, r3
 8009552:	370c      	adds	r7, #12
 8009554:	46bd      	mov	sp, r7
 8009556:	bc80      	pop	{r7}
 8009558:	4770      	bx	lr

0800955a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800955a:	b580      	push	{r7, lr}
 800955c:	b082      	sub	sp, #8
 800955e:	af00      	add	r7, sp, #0
 8009560:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009568:	2b03      	cmp	r3, #3
 800956a:	d10b      	bne.n	8009584 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009572:	69db      	ldr	r3, [r3, #28]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d005      	beq.n	8009584 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800957e:	69db      	ldr	r3, [r3, #28]
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009584:	2300      	movs	r3, #0
}
 8009586:	4618      	mov	r0, r3
 8009588:	3708      	adds	r7, #8
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
	...

08009590 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b084      	sub	sp, #16
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
 8009598:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800959a:	2300      	movs	r3, #0
 800959c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	781b      	ldrb	r3, [r3, #0]
 80095a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80095a6:	2b40      	cmp	r3, #64	@ 0x40
 80095a8:	d005      	beq.n	80095b6 <USBD_StdDevReq+0x26>
 80095aa:	2b40      	cmp	r3, #64	@ 0x40
 80095ac:	d84f      	bhi.n	800964e <USBD_StdDevReq+0xbe>
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d009      	beq.n	80095c6 <USBD_StdDevReq+0x36>
 80095b2:	2b20      	cmp	r3, #32
 80095b4:	d14b      	bne.n	800964e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	6839      	ldr	r1, [r7, #0]
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	4798      	blx	r3
      break;
 80095c4:	e048      	b.n	8009658 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	785b      	ldrb	r3, [r3, #1]
 80095ca:	2b09      	cmp	r3, #9
 80095cc:	d839      	bhi.n	8009642 <USBD_StdDevReq+0xb2>
 80095ce:	a201      	add	r2, pc, #4	@ (adr r2, 80095d4 <USBD_StdDevReq+0x44>)
 80095d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095d4:	08009625 	.word	0x08009625
 80095d8:	08009639 	.word	0x08009639
 80095dc:	08009643 	.word	0x08009643
 80095e0:	0800962f 	.word	0x0800962f
 80095e4:	08009643 	.word	0x08009643
 80095e8:	08009607 	.word	0x08009607
 80095ec:	080095fd 	.word	0x080095fd
 80095f0:	08009643 	.word	0x08009643
 80095f4:	0800961b 	.word	0x0800961b
 80095f8:	08009611 	.word	0x08009611
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80095fc:	6839      	ldr	r1, [r7, #0]
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f000 f9dc 	bl	80099bc <USBD_GetDescriptor>
          break;
 8009604:	e022      	b.n	800964c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009606:	6839      	ldr	r1, [r7, #0]
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f000 fb3f 	bl	8009c8c <USBD_SetAddress>
          break;
 800960e:	e01d      	b.n	800964c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009610:	6839      	ldr	r1, [r7, #0]
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 fb7e 	bl	8009d14 <USBD_SetConfig>
          break;
 8009618:	e018      	b.n	800964c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800961a:	6839      	ldr	r1, [r7, #0]
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 fc07 	bl	8009e30 <USBD_GetConfig>
          break;
 8009622:	e013      	b.n	800964c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009624:	6839      	ldr	r1, [r7, #0]
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f000 fc37 	bl	8009e9a <USBD_GetStatus>
          break;
 800962c:	e00e      	b.n	800964c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800962e:	6839      	ldr	r1, [r7, #0]
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f000 fc65 	bl	8009f00 <USBD_SetFeature>
          break;
 8009636:	e009      	b.n	800964c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009638:	6839      	ldr	r1, [r7, #0]
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f000 fc74 	bl	8009f28 <USBD_ClrFeature>
          break;
 8009640:	e004      	b.n	800964c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009642:	6839      	ldr	r1, [r7, #0]
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f000 fcc9 	bl	8009fdc <USBD_CtlError>
          break;
 800964a:	bf00      	nop
      }
      break;
 800964c:	e004      	b.n	8009658 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800964e:	6839      	ldr	r1, [r7, #0]
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f000 fcc3 	bl	8009fdc <USBD_CtlError>
      break;
 8009656:	bf00      	nop
  }

  return ret;
 8009658:	7bfb      	ldrb	r3, [r7, #15]
}
 800965a:	4618      	mov	r0, r3
 800965c:	3710      	adds	r7, #16
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}
 8009662:	bf00      	nop

08009664 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b084      	sub	sp, #16
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
 800966c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800966e:	2300      	movs	r3, #0
 8009670:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800967a:	2b40      	cmp	r3, #64	@ 0x40
 800967c:	d005      	beq.n	800968a <USBD_StdItfReq+0x26>
 800967e:	2b40      	cmp	r3, #64	@ 0x40
 8009680:	d82e      	bhi.n	80096e0 <USBD_StdItfReq+0x7c>
 8009682:	2b00      	cmp	r3, #0
 8009684:	d001      	beq.n	800968a <USBD_StdItfReq+0x26>
 8009686:	2b20      	cmp	r3, #32
 8009688:	d12a      	bne.n	80096e0 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009690:	3b01      	subs	r3, #1
 8009692:	2b02      	cmp	r3, #2
 8009694:	d81d      	bhi.n	80096d2 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	889b      	ldrh	r3, [r3, #4]
 800969a:	b2db      	uxtb	r3, r3
 800969c:	2b01      	cmp	r3, #1
 800969e:	d813      	bhi.n	80096c8 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80096a6:	689b      	ldr	r3, [r3, #8]
 80096a8:	6839      	ldr	r1, [r7, #0]
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	4798      	blx	r3
 80096ae:	4603      	mov	r3, r0
 80096b0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	88db      	ldrh	r3, [r3, #6]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d110      	bne.n	80096dc <USBD_StdItfReq+0x78>
 80096ba:	7bfb      	ldrb	r3, [r7, #15]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d10d      	bne.n	80096dc <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f000 fd53 	bl	800a16c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80096c6:	e009      	b.n	80096dc <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80096c8:	6839      	ldr	r1, [r7, #0]
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f000 fc86 	bl	8009fdc <USBD_CtlError>
          break;
 80096d0:	e004      	b.n	80096dc <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80096d2:	6839      	ldr	r1, [r7, #0]
 80096d4:	6878      	ldr	r0, [r7, #4]
 80096d6:	f000 fc81 	bl	8009fdc <USBD_CtlError>
          break;
 80096da:	e000      	b.n	80096de <USBD_StdItfReq+0x7a>
          break;
 80096dc:	bf00      	nop
      }
      break;
 80096de:	e004      	b.n	80096ea <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80096e0:	6839      	ldr	r1, [r7, #0]
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f000 fc7a 	bl	8009fdc <USBD_CtlError>
      break;
 80096e8:	bf00      	nop
  }

  return USBD_OK;
 80096ea:	2300      	movs	r3, #0
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	3710      	adds	r7, #16
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}

080096f4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b084      	sub	sp, #16
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
 80096fc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80096fe:	2300      	movs	r3, #0
 8009700:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	889b      	ldrh	r3, [r3, #4]
 8009706:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	781b      	ldrb	r3, [r3, #0]
 800970c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009710:	2b40      	cmp	r3, #64	@ 0x40
 8009712:	d007      	beq.n	8009724 <USBD_StdEPReq+0x30>
 8009714:	2b40      	cmp	r3, #64	@ 0x40
 8009716:	f200 8146 	bhi.w	80099a6 <USBD_StdEPReq+0x2b2>
 800971a:	2b00      	cmp	r3, #0
 800971c:	d00a      	beq.n	8009734 <USBD_StdEPReq+0x40>
 800971e:	2b20      	cmp	r3, #32
 8009720:	f040 8141 	bne.w	80099a6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	6839      	ldr	r1, [r7, #0]
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	4798      	blx	r3
      break;
 8009732:	e13d      	b.n	80099b0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	781b      	ldrb	r3, [r3, #0]
 8009738:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800973c:	2b20      	cmp	r3, #32
 800973e:	d10a      	bne.n	8009756 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	6839      	ldr	r1, [r7, #0]
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	4798      	blx	r3
 800974e:	4603      	mov	r3, r0
 8009750:	73fb      	strb	r3, [r7, #15]

        return ret;
 8009752:	7bfb      	ldrb	r3, [r7, #15]
 8009754:	e12d      	b.n	80099b2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	785b      	ldrb	r3, [r3, #1]
 800975a:	2b03      	cmp	r3, #3
 800975c:	d007      	beq.n	800976e <USBD_StdEPReq+0x7a>
 800975e:	2b03      	cmp	r3, #3
 8009760:	f300 811b 	bgt.w	800999a <USBD_StdEPReq+0x2a6>
 8009764:	2b00      	cmp	r3, #0
 8009766:	d072      	beq.n	800984e <USBD_StdEPReq+0x15a>
 8009768:	2b01      	cmp	r3, #1
 800976a:	d03a      	beq.n	80097e2 <USBD_StdEPReq+0xee>
 800976c:	e115      	b.n	800999a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009774:	2b02      	cmp	r3, #2
 8009776:	d002      	beq.n	800977e <USBD_StdEPReq+0x8a>
 8009778:	2b03      	cmp	r3, #3
 800977a:	d015      	beq.n	80097a8 <USBD_StdEPReq+0xb4>
 800977c:	e02b      	b.n	80097d6 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800977e:	7bbb      	ldrb	r3, [r7, #14]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d00c      	beq.n	800979e <USBD_StdEPReq+0xaa>
 8009784:	7bbb      	ldrb	r3, [r7, #14]
 8009786:	2b80      	cmp	r3, #128	@ 0x80
 8009788:	d009      	beq.n	800979e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800978a:	7bbb      	ldrb	r3, [r7, #14]
 800978c:	4619      	mov	r1, r3
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f001 f8a0 	bl	800a8d4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009794:	2180      	movs	r1, #128	@ 0x80
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f001 f89c 	bl	800a8d4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800979c:	e020      	b.n	80097e0 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800979e:	6839      	ldr	r1, [r7, #0]
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f000 fc1b 	bl	8009fdc <USBD_CtlError>
              break;
 80097a6:	e01b      	b.n	80097e0 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	885b      	ldrh	r3, [r3, #2]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d10e      	bne.n	80097ce <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80097b0:	7bbb      	ldrb	r3, [r7, #14]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d00b      	beq.n	80097ce <USBD_StdEPReq+0xda>
 80097b6:	7bbb      	ldrb	r3, [r7, #14]
 80097b8:	2b80      	cmp	r3, #128	@ 0x80
 80097ba:	d008      	beq.n	80097ce <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	88db      	ldrh	r3, [r3, #6]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d104      	bne.n	80097ce <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80097c4:	7bbb      	ldrb	r3, [r7, #14]
 80097c6:	4619      	mov	r1, r3
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f001 f883 	bl	800a8d4 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f000 fccc 	bl	800a16c <USBD_CtlSendStatus>

              break;
 80097d4:	e004      	b.n	80097e0 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80097d6:	6839      	ldr	r1, [r7, #0]
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f000 fbff 	bl	8009fdc <USBD_CtlError>
              break;
 80097de:	bf00      	nop
          }
          break;
 80097e0:	e0e0      	b.n	80099a4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097e8:	2b02      	cmp	r3, #2
 80097ea:	d002      	beq.n	80097f2 <USBD_StdEPReq+0xfe>
 80097ec:	2b03      	cmp	r3, #3
 80097ee:	d015      	beq.n	800981c <USBD_StdEPReq+0x128>
 80097f0:	e026      	b.n	8009840 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80097f2:	7bbb      	ldrb	r3, [r7, #14]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d00c      	beq.n	8009812 <USBD_StdEPReq+0x11e>
 80097f8:	7bbb      	ldrb	r3, [r7, #14]
 80097fa:	2b80      	cmp	r3, #128	@ 0x80
 80097fc:	d009      	beq.n	8009812 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80097fe:	7bbb      	ldrb	r3, [r7, #14]
 8009800:	4619      	mov	r1, r3
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f001 f866 	bl	800a8d4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009808:	2180      	movs	r1, #128	@ 0x80
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f001 f862 	bl	800a8d4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009810:	e01c      	b.n	800984c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8009812:	6839      	ldr	r1, [r7, #0]
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f000 fbe1 	bl	8009fdc <USBD_CtlError>
              break;
 800981a:	e017      	b.n	800984c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	885b      	ldrh	r3, [r3, #2]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d112      	bne.n	800984a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009824:	7bbb      	ldrb	r3, [r7, #14]
 8009826:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800982a:	2b00      	cmp	r3, #0
 800982c:	d004      	beq.n	8009838 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800982e:	7bbb      	ldrb	r3, [r7, #14]
 8009830:	4619      	mov	r1, r3
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f001 f86d 	bl	800a912 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009838:	6878      	ldr	r0, [r7, #4]
 800983a:	f000 fc97 	bl	800a16c <USBD_CtlSendStatus>
              }
              break;
 800983e:	e004      	b.n	800984a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009840:	6839      	ldr	r1, [r7, #0]
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 fbca 	bl	8009fdc <USBD_CtlError>
              break;
 8009848:	e000      	b.n	800984c <USBD_StdEPReq+0x158>
              break;
 800984a:	bf00      	nop
          }
          break;
 800984c:	e0aa      	b.n	80099a4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009854:	2b02      	cmp	r3, #2
 8009856:	d002      	beq.n	800985e <USBD_StdEPReq+0x16a>
 8009858:	2b03      	cmp	r3, #3
 800985a:	d032      	beq.n	80098c2 <USBD_StdEPReq+0x1ce>
 800985c:	e097      	b.n	800998e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800985e:	7bbb      	ldrb	r3, [r7, #14]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d007      	beq.n	8009874 <USBD_StdEPReq+0x180>
 8009864:	7bbb      	ldrb	r3, [r7, #14]
 8009866:	2b80      	cmp	r3, #128	@ 0x80
 8009868:	d004      	beq.n	8009874 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800986a:	6839      	ldr	r1, [r7, #0]
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 fbb5 	bl	8009fdc <USBD_CtlError>
                break;
 8009872:	e091      	b.n	8009998 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009874:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009878:	2b00      	cmp	r3, #0
 800987a:	da0b      	bge.n	8009894 <USBD_StdEPReq+0x1a0>
 800987c:	7bbb      	ldrb	r3, [r7, #14]
 800987e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009882:	4613      	mov	r3, r2
 8009884:	009b      	lsls	r3, r3, #2
 8009886:	4413      	add	r3, r2
 8009888:	009b      	lsls	r3, r3, #2
 800988a:	3310      	adds	r3, #16
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	4413      	add	r3, r2
 8009890:	3304      	adds	r3, #4
 8009892:	e00b      	b.n	80098ac <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009894:	7bbb      	ldrb	r3, [r7, #14]
 8009896:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800989a:	4613      	mov	r3, r2
 800989c:	009b      	lsls	r3, r3, #2
 800989e:	4413      	add	r3, r2
 80098a0:	009b      	lsls	r3, r3, #2
 80098a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80098a6:	687a      	ldr	r2, [r7, #4]
 80098a8:	4413      	add	r3, r2
 80098aa:	3304      	adds	r3, #4
 80098ac:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	2200      	movs	r2, #0
 80098b2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	2202      	movs	r2, #2
 80098b8:	4619      	mov	r1, r3
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f000 fbf8 	bl	800a0b0 <USBD_CtlSendData>
              break;
 80098c0:	e06a      	b.n	8009998 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80098c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	da11      	bge.n	80098ee <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80098ca:	7bbb      	ldrb	r3, [r7, #14]
 80098cc:	f003 020f 	and.w	r2, r3, #15
 80098d0:	6879      	ldr	r1, [r7, #4]
 80098d2:	4613      	mov	r3, r2
 80098d4:	009b      	lsls	r3, r3, #2
 80098d6:	4413      	add	r3, r2
 80098d8:	009b      	lsls	r3, r3, #2
 80098da:	440b      	add	r3, r1
 80098dc:	3318      	adds	r3, #24
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d117      	bne.n	8009914 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80098e4:	6839      	ldr	r1, [r7, #0]
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f000 fb78 	bl	8009fdc <USBD_CtlError>
                  break;
 80098ec:	e054      	b.n	8009998 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80098ee:	7bbb      	ldrb	r3, [r7, #14]
 80098f0:	f003 020f 	and.w	r2, r3, #15
 80098f4:	6879      	ldr	r1, [r7, #4]
 80098f6:	4613      	mov	r3, r2
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	4413      	add	r3, r2
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	440b      	add	r3, r1
 8009900:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d104      	bne.n	8009914 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800990a:	6839      	ldr	r1, [r7, #0]
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 fb65 	bl	8009fdc <USBD_CtlError>
                  break;
 8009912:	e041      	b.n	8009998 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009914:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009918:	2b00      	cmp	r3, #0
 800991a:	da0b      	bge.n	8009934 <USBD_StdEPReq+0x240>
 800991c:	7bbb      	ldrb	r3, [r7, #14]
 800991e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009922:	4613      	mov	r3, r2
 8009924:	009b      	lsls	r3, r3, #2
 8009926:	4413      	add	r3, r2
 8009928:	009b      	lsls	r3, r3, #2
 800992a:	3310      	adds	r3, #16
 800992c:	687a      	ldr	r2, [r7, #4]
 800992e:	4413      	add	r3, r2
 8009930:	3304      	adds	r3, #4
 8009932:	e00b      	b.n	800994c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009934:	7bbb      	ldrb	r3, [r7, #14]
 8009936:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800993a:	4613      	mov	r3, r2
 800993c:	009b      	lsls	r3, r3, #2
 800993e:	4413      	add	r3, r2
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009946:	687a      	ldr	r2, [r7, #4]
 8009948:	4413      	add	r3, r2
 800994a:	3304      	adds	r3, #4
 800994c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800994e:	7bbb      	ldrb	r3, [r7, #14]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d002      	beq.n	800995a <USBD_StdEPReq+0x266>
 8009954:	7bbb      	ldrb	r3, [r7, #14]
 8009956:	2b80      	cmp	r3, #128	@ 0x80
 8009958:	d103      	bne.n	8009962 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	2200      	movs	r2, #0
 800995e:	601a      	str	r2, [r3, #0]
 8009960:	e00e      	b.n	8009980 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009962:	7bbb      	ldrb	r3, [r7, #14]
 8009964:	4619      	mov	r1, r3
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f000 fff2 	bl	800a950 <USBD_LL_IsStallEP>
 800996c:	4603      	mov	r3, r0
 800996e:	2b00      	cmp	r3, #0
 8009970:	d003      	beq.n	800997a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	2201      	movs	r2, #1
 8009976:	601a      	str	r2, [r3, #0]
 8009978:	e002      	b.n	8009980 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	2200      	movs	r2, #0
 800997e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	2202      	movs	r2, #2
 8009984:	4619      	mov	r1, r3
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f000 fb92 	bl	800a0b0 <USBD_CtlSendData>
              break;
 800998c:	e004      	b.n	8009998 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800998e:	6839      	ldr	r1, [r7, #0]
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f000 fb23 	bl	8009fdc <USBD_CtlError>
              break;
 8009996:	bf00      	nop
          }
          break;
 8009998:	e004      	b.n	80099a4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800999a:	6839      	ldr	r1, [r7, #0]
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f000 fb1d 	bl	8009fdc <USBD_CtlError>
          break;
 80099a2:	bf00      	nop
      }
      break;
 80099a4:	e004      	b.n	80099b0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80099a6:	6839      	ldr	r1, [r7, #0]
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 fb17 	bl	8009fdc <USBD_CtlError>
      break;
 80099ae:	bf00      	nop
  }

  return ret;
 80099b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	3710      	adds	r7, #16
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}
	...

080099bc <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b084      	sub	sp, #16
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
 80099c4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80099c6:	2300      	movs	r3, #0
 80099c8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80099ca:	2300      	movs	r3, #0
 80099cc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80099ce:	2300      	movs	r3, #0
 80099d0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	885b      	ldrh	r3, [r3, #2]
 80099d6:	0a1b      	lsrs	r3, r3, #8
 80099d8:	b29b      	uxth	r3, r3
 80099da:	3b01      	subs	r3, #1
 80099dc:	2b06      	cmp	r3, #6
 80099de:	f200 8128 	bhi.w	8009c32 <USBD_GetDescriptor+0x276>
 80099e2:	a201      	add	r2, pc, #4	@ (adr r2, 80099e8 <USBD_GetDescriptor+0x2c>)
 80099e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099e8:	08009a05 	.word	0x08009a05
 80099ec:	08009a1d 	.word	0x08009a1d
 80099f0:	08009a5d 	.word	0x08009a5d
 80099f4:	08009c33 	.word	0x08009c33
 80099f8:	08009c33 	.word	0x08009c33
 80099fc:	08009bd3 	.word	0x08009bd3
 8009a00:	08009bff 	.word	0x08009bff
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	687a      	ldr	r2, [r7, #4]
 8009a0e:	7c12      	ldrb	r2, [r2, #16]
 8009a10:	f107 0108 	add.w	r1, r7, #8
 8009a14:	4610      	mov	r0, r2
 8009a16:	4798      	blx	r3
 8009a18:	60f8      	str	r0, [r7, #12]
      break;
 8009a1a:	e112      	b.n	8009c42 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	7c1b      	ldrb	r3, [r3, #16]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d10d      	bne.n	8009a40 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a2c:	f107 0208 	add.w	r2, r7, #8
 8009a30:	4610      	mov	r0, r2
 8009a32:	4798      	blx	r3
 8009a34:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	3301      	adds	r3, #1
 8009a3a:	2202      	movs	r2, #2
 8009a3c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009a3e:	e100      	b.n	8009c42 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a48:	f107 0208 	add.w	r2, r7, #8
 8009a4c:	4610      	mov	r0, r2
 8009a4e:	4798      	blx	r3
 8009a50:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	3301      	adds	r3, #1
 8009a56:	2202      	movs	r2, #2
 8009a58:	701a      	strb	r2, [r3, #0]
      break;
 8009a5a:	e0f2      	b.n	8009c42 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	885b      	ldrh	r3, [r3, #2]
 8009a60:	b2db      	uxtb	r3, r3
 8009a62:	2b05      	cmp	r3, #5
 8009a64:	f200 80ac 	bhi.w	8009bc0 <USBD_GetDescriptor+0x204>
 8009a68:	a201      	add	r2, pc, #4	@ (adr r2, 8009a70 <USBD_GetDescriptor+0xb4>)
 8009a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a6e:	bf00      	nop
 8009a70:	08009a89 	.word	0x08009a89
 8009a74:	08009abd 	.word	0x08009abd
 8009a78:	08009af1 	.word	0x08009af1
 8009a7c:	08009b25 	.word	0x08009b25
 8009a80:	08009b59 	.word	0x08009b59
 8009a84:	08009b8d 	.word	0x08009b8d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009a8e:	685b      	ldr	r3, [r3, #4]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d00b      	beq.n	8009aac <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	687a      	ldr	r2, [r7, #4]
 8009a9e:	7c12      	ldrb	r2, [r2, #16]
 8009aa0:	f107 0108 	add.w	r1, r7, #8
 8009aa4:	4610      	mov	r0, r2
 8009aa6:	4798      	blx	r3
 8009aa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009aaa:	e091      	b.n	8009bd0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009aac:	6839      	ldr	r1, [r7, #0]
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f000 fa94 	bl	8009fdc <USBD_CtlError>
            err++;
 8009ab4:	7afb      	ldrb	r3, [r7, #11]
 8009ab6:	3301      	adds	r3, #1
 8009ab8:	72fb      	strb	r3, [r7, #11]
          break;
 8009aba:	e089      	b.n	8009bd0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009ac2:	689b      	ldr	r3, [r3, #8]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d00b      	beq.n	8009ae0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009ace:	689b      	ldr	r3, [r3, #8]
 8009ad0:	687a      	ldr	r2, [r7, #4]
 8009ad2:	7c12      	ldrb	r2, [r2, #16]
 8009ad4:	f107 0108 	add.w	r1, r7, #8
 8009ad8:	4610      	mov	r0, r2
 8009ada:	4798      	blx	r3
 8009adc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ade:	e077      	b.n	8009bd0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ae0:	6839      	ldr	r1, [r7, #0]
 8009ae2:	6878      	ldr	r0, [r7, #4]
 8009ae4:	f000 fa7a 	bl	8009fdc <USBD_CtlError>
            err++;
 8009ae8:	7afb      	ldrb	r3, [r7, #11]
 8009aea:	3301      	adds	r3, #1
 8009aec:	72fb      	strb	r3, [r7, #11]
          break;
 8009aee:	e06f      	b.n	8009bd0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009af6:	68db      	ldr	r3, [r3, #12]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d00b      	beq.n	8009b14 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b02:	68db      	ldr	r3, [r3, #12]
 8009b04:	687a      	ldr	r2, [r7, #4]
 8009b06:	7c12      	ldrb	r2, [r2, #16]
 8009b08:	f107 0108 	add.w	r1, r7, #8
 8009b0c:	4610      	mov	r0, r2
 8009b0e:	4798      	blx	r3
 8009b10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b12:	e05d      	b.n	8009bd0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b14:	6839      	ldr	r1, [r7, #0]
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	f000 fa60 	bl	8009fdc <USBD_CtlError>
            err++;
 8009b1c:	7afb      	ldrb	r3, [r7, #11]
 8009b1e:	3301      	adds	r3, #1
 8009b20:	72fb      	strb	r3, [r7, #11]
          break;
 8009b22:	e055      	b.n	8009bd0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b2a:	691b      	ldr	r3, [r3, #16]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d00b      	beq.n	8009b48 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b36:	691b      	ldr	r3, [r3, #16]
 8009b38:	687a      	ldr	r2, [r7, #4]
 8009b3a:	7c12      	ldrb	r2, [r2, #16]
 8009b3c:	f107 0108 	add.w	r1, r7, #8
 8009b40:	4610      	mov	r0, r2
 8009b42:	4798      	blx	r3
 8009b44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b46:	e043      	b.n	8009bd0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b48:	6839      	ldr	r1, [r7, #0]
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f000 fa46 	bl	8009fdc <USBD_CtlError>
            err++;
 8009b50:	7afb      	ldrb	r3, [r7, #11]
 8009b52:	3301      	adds	r3, #1
 8009b54:	72fb      	strb	r3, [r7, #11]
          break;
 8009b56:	e03b      	b.n	8009bd0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b5e:	695b      	ldr	r3, [r3, #20]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d00b      	beq.n	8009b7c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b6a:	695b      	ldr	r3, [r3, #20]
 8009b6c:	687a      	ldr	r2, [r7, #4]
 8009b6e:	7c12      	ldrb	r2, [r2, #16]
 8009b70:	f107 0108 	add.w	r1, r7, #8
 8009b74:	4610      	mov	r0, r2
 8009b76:	4798      	blx	r3
 8009b78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b7a:	e029      	b.n	8009bd0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b7c:	6839      	ldr	r1, [r7, #0]
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 fa2c 	bl	8009fdc <USBD_CtlError>
            err++;
 8009b84:	7afb      	ldrb	r3, [r7, #11]
 8009b86:	3301      	adds	r3, #1
 8009b88:	72fb      	strb	r3, [r7, #11]
          break;
 8009b8a:	e021      	b.n	8009bd0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b92:	699b      	ldr	r3, [r3, #24]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d00b      	beq.n	8009bb0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b9e:	699b      	ldr	r3, [r3, #24]
 8009ba0:	687a      	ldr	r2, [r7, #4]
 8009ba2:	7c12      	ldrb	r2, [r2, #16]
 8009ba4:	f107 0108 	add.w	r1, r7, #8
 8009ba8:	4610      	mov	r0, r2
 8009baa:	4798      	blx	r3
 8009bac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009bae:	e00f      	b.n	8009bd0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009bb0:	6839      	ldr	r1, [r7, #0]
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f000 fa12 	bl	8009fdc <USBD_CtlError>
            err++;
 8009bb8:	7afb      	ldrb	r3, [r7, #11]
 8009bba:	3301      	adds	r3, #1
 8009bbc:	72fb      	strb	r3, [r7, #11]
          break;
 8009bbe:	e007      	b.n	8009bd0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009bc0:	6839      	ldr	r1, [r7, #0]
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f000 fa0a 	bl	8009fdc <USBD_CtlError>
          err++;
 8009bc8:	7afb      	ldrb	r3, [r7, #11]
 8009bca:	3301      	adds	r3, #1
 8009bcc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009bce:	e038      	b.n	8009c42 <USBD_GetDescriptor+0x286>
 8009bd0:	e037      	b.n	8009c42 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	7c1b      	ldrb	r3, [r3, #16]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d109      	bne.n	8009bee <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009be0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009be2:	f107 0208 	add.w	r2, r7, #8
 8009be6:	4610      	mov	r0, r2
 8009be8:	4798      	blx	r3
 8009bea:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009bec:	e029      	b.n	8009c42 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009bee:	6839      	ldr	r1, [r7, #0]
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	f000 f9f3 	bl	8009fdc <USBD_CtlError>
        err++;
 8009bf6:	7afb      	ldrb	r3, [r7, #11]
 8009bf8:	3301      	adds	r3, #1
 8009bfa:	72fb      	strb	r3, [r7, #11]
      break;
 8009bfc:	e021      	b.n	8009c42 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	7c1b      	ldrb	r3, [r3, #16]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d10d      	bne.n	8009c22 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c0e:	f107 0208 	add.w	r2, r7, #8
 8009c12:	4610      	mov	r0, r2
 8009c14:	4798      	blx	r3
 8009c16:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	3301      	adds	r3, #1
 8009c1c:	2207      	movs	r2, #7
 8009c1e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009c20:	e00f      	b.n	8009c42 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009c22:	6839      	ldr	r1, [r7, #0]
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f000 f9d9 	bl	8009fdc <USBD_CtlError>
        err++;
 8009c2a:	7afb      	ldrb	r3, [r7, #11]
 8009c2c:	3301      	adds	r3, #1
 8009c2e:	72fb      	strb	r3, [r7, #11]
      break;
 8009c30:	e007      	b.n	8009c42 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009c32:	6839      	ldr	r1, [r7, #0]
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f000 f9d1 	bl	8009fdc <USBD_CtlError>
      err++;
 8009c3a:	7afb      	ldrb	r3, [r7, #11]
 8009c3c:	3301      	adds	r3, #1
 8009c3e:	72fb      	strb	r3, [r7, #11]
      break;
 8009c40:	bf00      	nop
  }

  if (err != 0U)
 8009c42:	7afb      	ldrb	r3, [r7, #11]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d11c      	bne.n	8009c82 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009c48:	893b      	ldrh	r3, [r7, #8]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d011      	beq.n	8009c72 <USBD_GetDescriptor+0x2b6>
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	88db      	ldrh	r3, [r3, #6]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d00d      	beq.n	8009c72 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	88da      	ldrh	r2, [r3, #6]
 8009c5a:	893b      	ldrh	r3, [r7, #8]
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	bf28      	it	cs
 8009c60:	4613      	movcs	r3, r2
 8009c62:	b29b      	uxth	r3, r3
 8009c64:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009c66:	893b      	ldrh	r3, [r7, #8]
 8009c68:	461a      	mov	r2, r3
 8009c6a:	68f9      	ldr	r1, [r7, #12]
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f000 fa1f 	bl	800a0b0 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	88db      	ldrh	r3, [r3, #6]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d104      	bne.n	8009c84 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009c7a:	6878      	ldr	r0, [r7, #4]
 8009c7c:	f000 fa76 	bl	800a16c <USBD_CtlSendStatus>
 8009c80:	e000      	b.n	8009c84 <USBD_GetDescriptor+0x2c8>
    return;
 8009c82:	bf00      	nop
    }
  }
}
 8009c84:	3710      	adds	r7, #16
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}
 8009c8a:	bf00      	nop

08009c8c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b084      	sub	sp, #16
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
 8009c94:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	889b      	ldrh	r3, [r3, #4]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d130      	bne.n	8009d00 <USBD_SetAddress+0x74>
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	88db      	ldrh	r3, [r3, #6]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d12c      	bne.n	8009d00 <USBD_SetAddress+0x74>
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	885b      	ldrh	r3, [r3, #2]
 8009caa:	2b7f      	cmp	r3, #127	@ 0x7f
 8009cac:	d828      	bhi.n	8009d00 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	885b      	ldrh	r3, [r3, #2]
 8009cb2:	b2db      	uxtb	r3, r3
 8009cb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cb8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cc0:	2b03      	cmp	r3, #3
 8009cc2:	d104      	bne.n	8009cce <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009cc4:	6839      	ldr	r1, [r7, #0]
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 f988 	bl	8009fdc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ccc:	e01d      	b.n	8009d0a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	7bfa      	ldrb	r2, [r7, #15]
 8009cd2:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009cd6:	7bfb      	ldrb	r3, [r7, #15]
 8009cd8:	4619      	mov	r1, r3
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f000 fe63 	bl	800a9a6 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f000 fa43 	bl	800a16c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009ce6:	7bfb      	ldrb	r3, [r7, #15]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d004      	beq.n	8009cf6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2202      	movs	r2, #2
 8009cf0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cf4:	e009      	b.n	8009d0a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	2201      	movs	r2, #1
 8009cfa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cfe:	e004      	b.n	8009d0a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009d00:	6839      	ldr	r1, [r7, #0]
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f000 f96a 	bl	8009fdc <USBD_CtlError>
  }
}
 8009d08:	bf00      	nop
 8009d0a:	bf00      	nop
 8009d0c:	3710      	adds	r7, #16
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}
	...

08009d14 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b082      	sub	sp, #8
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
 8009d1c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	885b      	ldrh	r3, [r3, #2]
 8009d22:	b2da      	uxtb	r2, r3
 8009d24:	4b41      	ldr	r3, [pc, #260]	@ (8009e2c <USBD_SetConfig+0x118>)
 8009d26:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009d28:	4b40      	ldr	r3, [pc, #256]	@ (8009e2c <USBD_SetConfig+0x118>)
 8009d2a:	781b      	ldrb	r3, [r3, #0]
 8009d2c:	2b01      	cmp	r3, #1
 8009d2e:	d904      	bls.n	8009d3a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009d30:	6839      	ldr	r1, [r7, #0]
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f000 f952 	bl	8009fdc <USBD_CtlError>
 8009d38:	e075      	b.n	8009e26 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d40:	2b02      	cmp	r3, #2
 8009d42:	d002      	beq.n	8009d4a <USBD_SetConfig+0x36>
 8009d44:	2b03      	cmp	r3, #3
 8009d46:	d023      	beq.n	8009d90 <USBD_SetConfig+0x7c>
 8009d48:	e062      	b.n	8009e10 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009d4a:	4b38      	ldr	r3, [pc, #224]	@ (8009e2c <USBD_SetConfig+0x118>)
 8009d4c:	781b      	ldrb	r3, [r3, #0]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d01a      	beq.n	8009d88 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009d52:	4b36      	ldr	r3, [pc, #216]	@ (8009e2c <USBD_SetConfig+0x118>)
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	461a      	mov	r2, r3
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2203      	movs	r2, #3
 8009d60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009d64:	4b31      	ldr	r3, [pc, #196]	@ (8009e2c <USBD_SetConfig+0x118>)
 8009d66:	781b      	ldrb	r3, [r3, #0]
 8009d68:	4619      	mov	r1, r3
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f7ff f9e7 	bl	800913e <USBD_SetClassConfig>
 8009d70:	4603      	mov	r3, r0
 8009d72:	2b02      	cmp	r3, #2
 8009d74:	d104      	bne.n	8009d80 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009d76:	6839      	ldr	r1, [r7, #0]
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f000 f92f 	bl	8009fdc <USBD_CtlError>
            return;
 8009d7e:	e052      	b.n	8009e26 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	f000 f9f3 	bl	800a16c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009d86:	e04e      	b.n	8009e26 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f000 f9ef 	bl	800a16c <USBD_CtlSendStatus>
        break;
 8009d8e:	e04a      	b.n	8009e26 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009d90:	4b26      	ldr	r3, [pc, #152]	@ (8009e2c <USBD_SetConfig+0x118>)
 8009d92:	781b      	ldrb	r3, [r3, #0]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d112      	bne.n	8009dbe <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2202      	movs	r2, #2
 8009d9c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8009da0:	4b22      	ldr	r3, [pc, #136]	@ (8009e2c <USBD_SetConfig+0x118>)
 8009da2:	781b      	ldrb	r3, [r3, #0]
 8009da4:	461a      	mov	r2, r3
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009daa:	4b20      	ldr	r3, [pc, #128]	@ (8009e2c <USBD_SetConfig+0x118>)
 8009dac:	781b      	ldrb	r3, [r3, #0]
 8009dae:	4619      	mov	r1, r3
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f7ff f9e3 	bl	800917c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f000 f9d8 	bl	800a16c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009dbc:	e033      	b.n	8009e26 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8009e2c <USBD_SetConfig+0x118>)
 8009dc0:	781b      	ldrb	r3, [r3, #0]
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	685b      	ldr	r3, [r3, #4]
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d01d      	beq.n	8009e08 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	685b      	ldr	r3, [r3, #4]
 8009dd0:	b2db      	uxtb	r3, r3
 8009dd2:	4619      	mov	r1, r3
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f7ff f9d1 	bl	800917c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009dda:	4b14      	ldr	r3, [pc, #80]	@ (8009e2c <USBD_SetConfig+0x118>)
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	461a      	mov	r2, r3
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009de4:	4b11      	ldr	r3, [pc, #68]	@ (8009e2c <USBD_SetConfig+0x118>)
 8009de6:	781b      	ldrb	r3, [r3, #0]
 8009de8:	4619      	mov	r1, r3
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f7ff f9a7 	bl	800913e <USBD_SetClassConfig>
 8009df0:	4603      	mov	r3, r0
 8009df2:	2b02      	cmp	r3, #2
 8009df4:	d104      	bne.n	8009e00 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009df6:	6839      	ldr	r1, [r7, #0]
 8009df8:	6878      	ldr	r0, [r7, #4]
 8009dfa:	f000 f8ef 	bl	8009fdc <USBD_CtlError>
            return;
 8009dfe:	e012      	b.n	8009e26 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009e00:	6878      	ldr	r0, [r7, #4]
 8009e02:	f000 f9b3 	bl	800a16c <USBD_CtlSendStatus>
        break;
 8009e06:	e00e      	b.n	8009e26 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f000 f9af 	bl	800a16c <USBD_CtlSendStatus>
        break;
 8009e0e:	e00a      	b.n	8009e26 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009e10:	6839      	ldr	r1, [r7, #0]
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	f000 f8e2 	bl	8009fdc <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009e18:	4b04      	ldr	r3, [pc, #16]	@ (8009e2c <USBD_SetConfig+0x118>)
 8009e1a:	781b      	ldrb	r3, [r3, #0]
 8009e1c:	4619      	mov	r1, r3
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f7ff f9ac 	bl	800917c <USBD_ClrClassConfig>
        break;
 8009e24:	bf00      	nop
    }
  }
}
 8009e26:	3708      	adds	r7, #8
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}
 8009e2c:	200002dc 	.word	0x200002dc

08009e30 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b082      	sub	sp, #8
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	88db      	ldrh	r3, [r3, #6]
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	d004      	beq.n	8009e4c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009e42:	6839      	ldr	r1, [r7, #0]
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f000 f8c9 	bl	8009fdc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009e4a:	e022      	b.n	8009e92 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e52:	2b02      	cmp	r3, #2
 8009e54:	dc02      	bgt.n	8009e5c <USBD_GetConfig+0x2c>
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	dc03      	bgt.n	8009e62 <USBD_GetConfig+0x32>
 8009e5a:	e015      	b.n	8009e88 <USBD_GetConfig+0x58>
 8009e5c:	2b03      	cmp	r3, #3
 8009e5e:	d00b      	beq.n	8009e78 <USBD_GetConfig+0x48>
 8009e60:	e012      	b.n	8009e88 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	2200      	movs	r2, #0
 8009e66:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	3308      	adds	r3, #8
 8009e6c:	2201      	movs	r2, #1
 8009e6e:	4619      	mov	r1, r3
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f000 f91d 	bl	800a0b0 <USBD_CtlSendData>
        break;
 8009e76:	e00c      	b.n	8009e92 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	3304      	adds	r3, #4
 8009e7c:	2201      	movs	r2, #1
 8009e7e:	4619      	mov	r1, r3
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	f000 f915 	bl	800a0b0 <USBD_CtlSendData>
        break;
 8009e86:	e004      	b.n	8009e92 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009e88:	6839      	ldr	r1, [r7, #0]
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 f8a6 	bl	8009fdc <USBD_CtlError>
        break;
 8009e90:	bf00      	nop
}
 8009e92:	bf00      	nop
 8009e94:	3708      	adds	r7, #8
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}

08009e9a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e9a:	b580      	push	{r7, lr}
 8009e9c:	b082      	sub	sp, #8
 8009e9e:	af00      	add	r7, sp, #0
 8009ea0:	6078      	str	r0, [r7, #4]
 8009ea2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009eaa:	3b01      	subs	r3, #1
 8009eac:	2b02      	cmp	r3, #2
 8009eae:	d81e      	bhi.n	8009eee <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	88db      	ldrh	r3, [r3, #6]
 8009eb4:	2b02      	cmp	r3, #2
 8009eb6:	d004      	beq.n	8009ec2 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009eb8:	6839      	ldr	r1, [r7, #0]
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f000 f88e 	bl	8009fdc <USBD_CtlError>
        break;
 8009ec0:	e01a      	b.n	8009ef8 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	2201      	movs	r2, #1
 8009ec6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d005      	beq.n	8009ede <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	68db      	ldr	r3, [r3, #12]
 8009ed6:	f043 0202 	orr.w	r2, r3, #2
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	330c      	adds	r3, #12
 8009ee2:	2202      	movs	r2, #2
 8009ee4:	4619      	mov	r1, r3
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f000 f8e2 	bl	800a0b0 <USBD_CtlSendData>
      break;
 8009eec:	e004      	b.n	8009ef8 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009eee:	6839      	ldr	r1, [r7, #0]
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f000 f873 	bl	8009fdc <USBD_CtlError>
      break;
 8009ef6:	bf00      	nop
  }
}
 8009ef8:	bf00      	nop
 8009efa:	3708      	adds	r7, #8
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}

08009f00 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b082      	sub	sp, #8
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
 8009f08:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	885b      	ldrh	r3, [r3, #2]
 8009f0e:	2b01      	cmp	r3, #1
 8009f10:	d106      	bne.n	8009f20 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2201      	movs	r2, #1
 8009f16:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	f000 f926 	bl	800a16c <USBD_CtlSendStatus>
  }
}
 8009f20:	bf00      	nop
 8009f22:	3708      	adds	r7, #8
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bd80      	pop	{r7, pc}

08009f28 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b082      	sub	sp, #8
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	2b02      	cmp	r3, #2
 8009f3c:	d80b      	bhi.n	8009f56 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	885b      	ldrh	r3, [r3, #2]
 8009f42:	2b01      	cmp	r3, #1
 8009f44:	d10c      	bne.n	8009f60 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 f90c 	bl	800a16c <USBD_CtlSendStatus>
      }
      break;
 8009f54:	e004      	b.n	8009f60 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009f56:	6839      	ldr	r1, [r7, #0]
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f000 f83f 	bl	8009fdc <USBD_CtlError>
      break;
 8009f5e:	e000      	b.n	8009f62 <USBD_ClrFeature+0x3a>
      break;
 8009f60:	bf00      	nop
  }
}
 8009f62:	bf00      	nop
 8009f64:	3708      	adds	r7, #8
 8009f66:	46bd      	mov	sp, r7
 8009f68:	bd80      	pop	{r7, pc}

08009f6a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009f6a:	b480      	push	{r7}
 8009f6c:	b083      	sub	sp, #12
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	6078      	str	r0, [r7, #4]
 8009f72:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	781a      	ldrb	r2, [r3, #0]
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	785a      	ldrb	r2, [r3, #1]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	3302      	adds	r3, #2
 8009f88:	781b      	ldrb	r3, [r3, #0]
 8009f8a:	461a      	mov	r2, r3
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	3303      	adds	r3, #3
 8009f90:	781b      	ldrb	r3, [r3, #0]
 8009f92:	021b      	lsls	r3, r3, #8
 8009f94:	b29b      	uxth	r3, r3
 8009f96:	4413      	add	r3, r2
 8009f98:	b29a      	uxth	r2, r3
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	3304      	adds	r3, #4
 8009fa2:	781b      	ldrb	r3, [r3, #0]
 8009fa4:	461a      	mov	r2, r3
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	3305      	adds	r3, #5
 8009faa:	781b      	ldrb	r3, [r3, #0]
 8009fac:	021b      	lsls	r3, r3, #8
 8009fae:	b29b      	uxth	r3, r3
 8009fb0:	4413      	add	r3, r2
 8009fb2:	b29a      	uxth	r2, r3
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	3306      	adds	r3, #6
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	461a      	mov	r2, r3
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	3307      	adds	r3, #7
 8009fc4:	781b      	ldrb	r3, [r3, #0]
 8009fc6:	021b      	lsls	r3, r3, #8
 8009fc8:	b29b      	uxth	r3, r3
 8009fca:	4413      	add	r3, r2
 8009fcc:	b29a      	uxth	r2, r3
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	80da      	strh	r2, [r3, #6]

}
 8009fd2:	bf00      	nop
 8009fd4:	370c      	adds	r7, #12
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bc80      	pop	{r7}
 8009fda:	4770      	bx	lr

08009fdc <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b082      	sub	sp, #8
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009fe6:	2180      	movs	r1, #128	@ 0x80
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f000 fc73 	bl	800a8d4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009fee:	2100      	movs	r1, #0
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f000 fc6f 	bl	800a8d4 <USBD_LL_StallEP>
}
 8009ff6:	bf00      	nop
 8009ff8:	3708      	adds	r7, #8
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}

08009ffe <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009ffe:	b580      	push	{r7, lr}
 800a000:	b086      	sub	sp, #24
 800a002:	af00      	add	r7, sp, #0
 800a004:	60f8      	str	r0, [r7, #12]
 800a006:	60b9      	str	r1, [r7, #8]
 800a008:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a00a:	2300      	movs	r3, #0
 800a00c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d032      	beq.n	800a07a <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a014:	68f8      	ldr	r0, [r7, #12]
 800a016:	f000 f834 	bl	800a082 <USBD_GetLen>
 800a01a:	4603      	mov	r3, r0
 800a01c:	3301      	adds	r3, #1
 800a01e:	b29b      	uxth	r3, r3
 800a020:	005b      	lsls	r3, r3, #1
 800a022:	b29a      	uxth	r2, r3
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a028:	7dfb      	ldrb	r3, [r7, #23]
 800a02a:	1c5a      	adds	r2, r3, #1
 800a02c:	75fa      	strb	r2, [r7, #23]
 800a02e:	461a      	mov	r2, r3
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	4413      	add	r3, r2
 800a034:	687a      	ldr	r2, [r7, #4]
 800a036:	7812      	ldrb	r2, [r2, #0]
 800a038:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a03a:	7dfb      	ldrb	r3, [r7, #23]
 800a03c:	1c5a      	adds	r2, r3, #1
 800a03e:	75fa      	strb	r2, [r7, #23]
 800a040:	461a      	mov	r2, r3
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	4413      	add	r3, r2
 800a046:	2203      	movs	r2, #3
 800a048:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a04a:	e012      	b.n	800a072 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	1c5a      	adds	r2, r3, #1
 800a050:	60fa      	str	r2, [r7, #12]
 800a052:	7dfa      	ldrb	r2, [r7, #23]
 800a054:	1c51      	adds	r1, r2, #1
 800a056:	75f9      	strb	r1, [r7, #23]
 800a058:	4611      	mov	r1, r2
 800a05a:	68ba      	ldr	r2, [r7, #8]
 800a05c:	440a      	add	r2, r1
 800a05e:	781b      	ldrb	r3, [r3, #0]
 800a060:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a062:	7dfb      	ldrb	r3, [r7, #23]
 800a064:	1c5a      	adds	r2, r3, #1
 800a066:	75fa      	strb	r2, [r7, #23]
 800a068:	461a      	mov	r2, r3
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	4413      	add	r3, r2
 800a06e:	2200      	movs	r2, #0
 800a070:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	781b      	ldrb	r3, [r3, #0]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d1e8      	bne.n	800a04c <USBD_GetString+0x4e>
    }
  }
}
 800a07a:	bf00      	nop
 800a07c:	3718      	adds	r7, #24
 800a07e:	46bd      	mov	sp, r7
 800a080:	bd80      	pop	{r7, pc}

0800a082 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a082:	b480      	push	{r7}
 800a084:	b085      	sub	sp, #20
 800a086:	af00      	add	r7, sp, #0
 800a088:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a08a:	2300      	movs	r3, #0
 800a08c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a08e:	e005      	b.n	800a09c <USBD_GetLen+0x1a>
  {
    len++;
 800a090:	7bfb      	ldrb	r3, [r7, #15]
 800a092:	3301      	adds	r3, #1
 800a094:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	3301      	adds	r3, #1
 800a09a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	781b      	ldrb	r3, [r3, #0]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d1f5      	bne.n	800a090 <USBD_GetLen+0xe>
  }

  return len;
 800a0a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3714      	adds	r7, #20
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bc80      	pop	{r7}
 800a0ae:	4770      	bx	lr

0800a0b0 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b084      	sub	sp, #16
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	60f8      	str	r0, [r7, #12]
 800a0b8:	60b9      	str	r1, [r7, #8]
 800a0ba:	4613      	mov	r3, r2
 800a0bc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	2202      	movs	r2, #2
 800a0c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a0c6:	88fa      	ldrh	r2, [r7, #6]
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a0cc:	88fa      	ldrh	r2, [r7, #6]
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a0d2:	88fb      	ldrh	r3, [r7, #6]
 800a0d4:	68ba      	ldr	r2, [r7, #8]
 800a0d6:	2100      	movs	r1, #0
 800a0d8:	68f8      	ldr	r0, [r7, #12]
 800a0da:	f000 fc83 	bl	800a9e4 <USBD_LL_Transmit>

  return USBD_OK;
 800a0de:	2300      	movs	r3, #0
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	3710      	adds	r7, #16
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}

0800a0e8 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b084      	sub	sp, #16
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	60f8      	str	r0, [r7, #12]
 800a0f0:	60b9      	str	r1, [r7, #8]
 800a0f2:	4613      	mov	r3, r2
 800a0f4:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a0f6:	88fb      	ldrh	r3, [r7, #6]
 800a0f8:	68ba      	ldr	r2, [r7, #8]
 800a0fa:	2100      	movs	r1, #0
 800a0fc:	68f8      	ldr	r0, [r7, #12]
 800a0fe:	f000 fc71 	bl	800a9e4 <USBD_LL_Transmit>

  return USBD_OK;
 800a102:	2300      	movs	r3, #0
}
 800a104:	4618      	mov	r0, r3
 800a106:	3710      	adds	r7, #16
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b084      	sub	sp, #16
 800a110:	af00      	add	r7, sp, #0
 800a112:	60f8      	str	r0, [r7, #12]
 800a114:	60b9      	str	r1, [r7, #8]
 800a116:	4613      	mov	r3, r2
 800a118:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	2203      	movs	r2, #3
 800a11e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a122:	88fa      	ldrh	r2, [r7, #6]
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a12a:	88fa      	ldrh	r2, [r7, #6]
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a132:	88fb      	ldrh	r3, [r7, #6]
 800a134:	68ba      	ldr	r2, [r7, #8]
 800a136:	2100      	movs	r1, #0
 800a138:	68f8      	ldr	r0, [r7, #12]
 800a13a:	f000 fc76 	bl	800aa2a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a13e:	2300      	movs	r3, #0
}
 800a140:	4618      	mov	r0, r3
 800a142:	3710      	adds	r7, #16
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}

0800a148 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	60f8      	str	r0, [r7, #12]
 800a150:	60b9      	str	r1, [r7, #8]
 800a152:	4613      	mov	r3, r2
 800a154:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a156:	88fb      	ldrh	r3, [r7, #6]
 800a158:	68ba      	ldr	r2, [r7, #8]
 800a15a:	2100      	movs	r1, #0
 800a15c:	68f8      	ldr	r0, [r7, #12]
 800a15e:	f000 fc64 	bl	800aa2a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a162:	2300      	movs	r3, #0
}
 800a164:	4618      	mov	r0, r3
 800a166:	3710      	adds	r7, #16
 800a168:	46bd      	mov	sp, r7
 800a16a:	bd80      	pop	{r7, pc}

0800a16c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b082      	sub	sp, #8
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2204      	movs	r2, #4
 800a178:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a17c:	2300      	movs	r3, #0
 800a17e:	2200      	movs	r2, #0
 800a180:	2100      	movs	r1, #0
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 fc2e 	bl	800a9e4 <USBD_LL_Transmit>

  return USBD_OK;
 800a188:	2300      	movs	r3, #0
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	3708      	adds	r7, #8
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}

0800a192 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a192:	b580      	push	{r7, lr}
 800a194:	b082      	sub	sp, #8
 800a196:	af00      	add	r7, sp, #0
 800a198:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2205      	movs	r2, #5
 800a19e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	2100      	movs	r1, #0
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f000 fc3e 	bl	800aa2a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a1ae:	2300      	movs	r3, #0
}
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	3708      	adds	r7, #8
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}

0800a1b8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a1bc:	2200      	movs	r2, #0
 800a1be:	4912      	ldr	r1, [pc, #72]	@ (800a208 <MX_USB_DEVICE_Init+0x50>)
 800a1c0:	4812      	ldr	r0, [pc, #72]	@ (800a20c <MX_USB_DEVICE_Init+0x54>)
 800a1c2:	f7fe ff62 	bl	800908a <USBD_Init>
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d001      	beq.n	800a1d0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a1cc:	f7f6 ffde 	bl	800118c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a1d0:	490f      	ldr	r1, [pc, #60]	@ (800a210 <MX_USB_DEVICE_Init+0x58>)
 800a1d2:	480e      	ldr	r0, [pc, #56]	@ (800a20c <MX_USB_DEVICE_Init+0x54>)
 800a1d4:	f7fe ff84 	bl	80090e0 <USBD_RegisterClass>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d001      	beq.n	800a1e2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a1de:	f7f6 ffd5 	bl	800118c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a1e2:	490c      	ldr	r1, [pc, #48]	@ (800a214 <MX_USB_DEVICE_Init+0x5c>)
 800a1e4:	4809      	ldr	r0, [pc, #36]	@ (800a20c <MX_USB_DEVICE_Init+0x54>)
 800a1e6:	f7fe feb5 	bl	8008f54 <USBD_CDC_RegisterInterface>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d001      	beq.n	800a1f4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a1f0:	f7f6 ffcc 	bl	800118c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a1f4:	4805      	ldr	r0, [pc, #20]	@ (800a20c <MX_USB_DEVICE_Init+0x54>)
 800a1f6:	f7fe ff8c 	bl	8009112 <USBD_Start>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d001      	beq.n	800a204 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a200:	f7f6 ffc4 	bl	800118c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a204:	bf00      	nop
 800a206:	bd80      	pop	{r7, pc}
 800a208:	2000012c 	.word	0x2000012c
 800a20c:	200002e0 	.word	0x200002e0
 800a210:	20000018 	.word	0x20000018
 800a214:	2000011c 	.word	0x2000011c

0800a218 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a21c:	2200      	movs	r2, #0
 800a21e:	4905      	ldr	r1, [pc, #20]	@ (800a234 <CDC_Init_FS+0x1c>)
 800a220:	4805      	ldr	r0, [pc, #20]	@ (800a238 <CDC_Init_FS+0x20>)
 800a222:	f7fe fead 	bl	8008f80 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a226:	4905      	ldr	r1, [pc, #20]	@ (800a23c <CDC_Init_FS+0x24>)
 800a228:	4803      	ldr	r0, [pc, #12]	@ (800a238 <CDC_Init_FS+0x20>)
 800a22a:	f7fe fec2 	bl	8008fb2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a22e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a230:	4618      	mov	r0, r3
 800a232:	bd80      	pop	{r7, pc}
 800a234:	20000a2c 	.word	0x20000a2c
 800a238:	200002e0 	.word	0x200002e0
 800a23c:	2000062c 	.word	0x2000062c

0800a240 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a240:	b480      	push	{r7}
 800a242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a244:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a246:	4618      	mov	r0, r3
 800a248:	46bd      	mov	sp, r7
 800a24a:	bc80      	pop	{r7}
 800a24c:	4770      	bx	lr
	...

0800a250 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a250:	b480      	push	{r7}
 800a252:	b083      	sub	sp, #12
 800a254:	af00      	add	r7, sp, #0
 800a256:	4603      	mov	r3, r0
 800a258:	6039      	str	r1, [r7, #0]
 800a25a:	71fb      	strb	r3, [r7, #7]
 800a25c:	4613      	mov	r3, r2
 800a25e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a260:	79fb      	ldrb	r3, [r7, #7]
 800a262:	2b23      	cmp	r3, #35	@ 0x23
 800a264:	d84a      	bhi.n	800a2fc <CDC_Control_FS+0xac>
 800a266:	a201      	add	r2, pc, #4	@ (adr r2, 800a26c <CDC_Control_FS+0x1c>)
 800a268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a26c:	0800a2fd 	.word	0x0800a2fd
 800a270:	0800a2fd 	.word	0x0800a2fd
 800a274:	0800a2fd 	.word	0x0800a2fd
 800a278:	0800a2fd 	.word	0x0800a2fd
 800a27c:	0800a2fd 	.word	0x0800a2fd
 800a280:	0800a2fd 	.word	0x0800a2fd
 800a284:	0800a2fd 	.word	0x0800a2fd
 800a288:	0800a2fd 	.word	0x0800a2fd
 800a28c:	0800a2fd 	.word	0x0800a2fd
 800a290:	0800a2fd 	.word	0x0800a2fd
 800a294:	0800a2fd 	.word	0x0800a2fd
 800a298:	0800a2fd 	.word	0x0800a2fd
 800a29c:	0800a2fd 	.word	0x0800a2fd
 800a2a0:	0800a2fd 	.word	0x0800a2fd
 800a2a4:	0800a2fd 	.word	0x0800a2fd
 800a2a8:	0800a2fd 	.word	0x0800a2fd
 800a2ac:	0800a2fd 	.word	0x0800a2fd
 800a2b0:	0800a2fd 	.word	0x0800a2fd
 800a2b4:	0800a2fd 	.word	0x0800a2fd
 800a2b8:	0800a2fd 	.word	0x0800a2fd
 800a2bc:	0800a2fd 	.word	0x0800a2fd
 800a2c0:	0800a2fd 	.word	0x0800a2fd
 800a2c4:	0800a2fd 	.word	0x0800a2fd
 800a2c8:	0800a2fd 	.word	0x0800a2fd
 800a2cc:	0800a2fd 	.word	0x0800a2fd
 800a2d0:	0800a2fd 	.word	0x0800a2fd
 800a2d4:	0800a2fd 	.word	0x0800a2fd
 800a2d8:	0800a2fd 	.word	0x0800a2fd
 800a2dc:	0800a2fd 	.word	0x0800a2fd
 800a2e0:	0800a2fd 	.word	0x0800a2fd
 800a2e4:	0800a2fd 	.word	0x0800a2fd
 800a2e8:	0800a2fd 	.word	0x0800a2fd
 800a2ec:	0800a2fd 	.word	0x0800a2fd
 800a2f0:	0800a2fd 	.word	0x0800a2fd
 800a2f4:	0800a2fd 	.word	0x0800a2fd
 800a2f8:	0800a2fd 	.word	0x0800a2fd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a2fc:	bf00      	nop
  }

  return (USBD_OK);
 800a2fe:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a300:	4618      	mov	r0, r3
 800a302:	370c      	adds	r7, #12
 800a304:	46bd      	mov	sp, r7
 800a306:	bc80      	pop	{r7}
 800a308:	4770      	bx	lr
 800a30a:	bf00      	nop

0800a30c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
 int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b082      	sub	sp, #8
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
 800a314:	6039      	str	r1, [r7, #0]
	        sprintf(reply, "Angle set: %d\r\n", received_angle_deg);
	        CDC_Transmit_FS((uint8_t*)reply, strlen(reply));
	    } else {
	        CDC_Transmit_FS((uint8_t*)"Invalid command\r\n", 17);
	    }*/
	 if (*Len > USB_RX_BUFFER_SIZE - 1)
 800a316:	683b      	ldr	r3, [r7, #0]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	2b7f      	cmp	r3, #127	@ 0x7f
 800a31c:	d902      	bls.n	800a324 <CDC_Receive_FS+0x18>
	        *Len = USB_RX_BUFFER_SIZE - 1;  // prevent overflow
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	227f      	movs	r2, #127	@ 0x7f
 800a322:	601a      	str	r2, [r3, #0]
	 memcpy(usb_rx_buffer, Buf, *Len);
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	461a      	mov	r2, r3
 800a32a:	6879      	ldr	r1, [r7, #4]
 800a32c:	480d      	ldr	r0, [pc, #52]	@ (800a364 <CDC_Receive_FS+0x58>)
 800a32e:	f000 fc83 	bl	800ac38 <memcpy>
	    usb_rx_buffer[*Len] = '\0';  // null terminate string
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4a0b      	ldr	r2, [pc, #44]	@ (800a364 <CDC_Receive_FS+0x58>)
 800a338:	2100      	movs	r1, #0
 800a33a:	54d1      	strb	r1, [r2, r3]
	    usb_rx_length = *Len;
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4a09      	ldr	r2, [pc, #36]	@ (800a368 <CDC_Receive_FS+0x5c>)
 800a342:	6013      	str	r3, [r2, #0]
	       usb_rx_flag = 1;
 800a344:	4b09      	ldr	r3, [pc, #36]	@ (800a36c <CDC_Receive_FS+0x60>)
 800a346:	2201      	movs	r2, #1
 800a348:	701a      	strb	r2, [r3, #0]
	    // Try to parse a number from the buffer


     USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a34a:	6879      	ldr	r1, [r7, #4]
 800a34c:	4808      	ldr	r0, [pc, #32]	@ (800a370 <CDC_Receive_FS+0x64>)
 800a34e:	f7fe fe30 	bl	8008fb2 <USBD_CDC_SetRxBuffer>
        USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a352:	4807      	ldr	r0, [pc, #28]	@ (800a370 <CDC_Receive_FS+0x64>)
 800a354:	f7fe fe6f 	bl	8009036 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a358:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3708      	adds	r7, #8
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}
 800a362:	bf00      	nop
 800a364:	200005a4 	.word	0x200005a4
 800a368:	20000624 	.word	0x20000624
 800a36c:	20000628 	.word	0x20000628
 800a370:	200002e0 	.word	0x200002e0

0800a374 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b084      	sub	sp, #16
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
 800a37c:	460b      	mov	r3, r1
 800a37e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a380:	2300      	movs	r3, #0
 800a382:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a384:	4b0d      	ldr	r3, [pc, #52]	@ (800a3bc <CDC_Transmit_FS+0x48>)
 800a386:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a38a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a392:	2b00      	cmp	r3, #0
 800a394:	d001      	beq.n	800a39a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a396:	2301      	movs	r3, #1
 800a398:	e00b      	b.n	800a3b2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a39a:	887b      	ldrh	r3, [r7, #2]
 800a39c:	461a      	mov	r2, r3
 800a39e:	6879      	ldr	r1, [r7, #4]
 800a3a0:	4806      	ldr	r0, [pc, #24]	@ (800a3bc <CDC_Transmit_FS+0x48>)
 800a3a2:	f7fe fded 	bl	8008f80 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a3a6:	4805      	ldr	r0, [pc, #20]	@ (800a3bc <CDC_Transmit_FS+0x48>)
 800a3a8:	f7fe fe16 	bl	8008fd8 <USBD_CDC_TransmitPacket>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a3b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3710      	adds	r7, #16
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}
 800a3ba:	bf00      	nop
 800a3bc:	200002e0 	.word	0x200002e0

0800a3c0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	6039      	str	r1, [r7, #0]
 800a3ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	2212      	movs	r2, #18
 800a3d0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a3d2:	4b03      	ldr	r3, [pc, #12]	@ (800a3e0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	370c      	adds	r7, #12
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bc80      	pop	{r7}
 800a3dc:	4770      	bx	lr
 800a3de:	bf00      	nop
 800a3e0:	20000148 	.word	0x20000148

0800a3e4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b083      	sub	sp, #12
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	6039      	str	r1, [r7, #0]
 800a3ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	2204      	movs	r2, #4
 800a3f4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a3f6:	4b03      	ldr	r3, [pc, #12]	@ (800a404 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	370c      	adds	r7, #12
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bc80      	pop	{r7}
 800a400:	4770      	bx	lr
 800a402:	bf00      	nop
 800a404:	2000015c 	.word	0x2000015c

0800a408 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b082      	sub	sp, #8
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	4603      	mov	r3, r0
 800a410:	6039      	str	r1, [r7, #0]
 800a412:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a414:	79fb      	ldrb	r3, [r7, #7]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d105      	bne.n	800a426 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a41a:	683a      	ldr	r2, [r7, #0]
 800a41c:	4907      	ldr	r1, [pc, #28]	@ (800a43c <USBD_FS_ProductStrDescriptor+0x34>)
 800a41e:	4808      	ldr	r0, [pc, #32]	@ (800a440 <USBD_FS_ProductStrDescriptor+0x38>)
 800a420:	f7ff fded 	bl	8009ffe <USBD_GetString>
 800a424:	e004      	b.n	800a430 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a426:	683a      	ldr	r2, [r7, #0]
 800a428:	4904      	ldr	r1, [pc, #16]	@ (800a43c <USBD_FS_ProductStrDescriptor+0x34>)
 800a42a:	4805      	ldr	r0, [pc, #20]	@ (800a440 <USBD_FS_ProductStrDescriptor+0x38>)
 800a42c:	f7ff fde7 	bl	8009ffe <USBD_GetString>
  }
  return USBD_StrDesc;
 800a430:	4b02      	ldr	r3, [pc, #8]	@ (800a43c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a432:	4618      	mov	r0, r3
 800a434:	3708      	adds	r7, #8
 800a436:	46bd      	mov	sp, r7
 800a438:	bd80      	pop	{r7, pc}
 800a43a:	bf00      	nop
 800a43c:	20000e2c 	.word	0x20000e2c
 800a440:	0800be3c 	.word	0x0800be3c

0800a444 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b082      	sub	sp, #8
 800a448:	af00      	add	r7, sp, #0
 800a44a:	4603      	mov	r3, r0
 800a44c:	6039      	str	r1, [r7, #0]
 800a44e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a450:	683a      	ldr	r2, [r7, #0]
 800a452:	4904      	ldr	r1, [pc, #16]	@ (800a464 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a454:	4804      	ldr	r0, [pc, #16]	@ (800a468 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a456:	f7ff fdd2 	bl	8009ffe <USBD_GetString>
  return USBD_StrDesc;
 800a45a:	4b02      	ldr	r3, [pc, #8]	@ (800a464 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3708      	adds	r7, #8
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}
 800a464:	20000e2c 	.word	0x20000e2c
 800a468:	0800be54 	.word	0x0800be54

0800a46c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b082      	sub	sp, #8
 800a470:	af00      	add	r7, sp, #0
 800a472:	4603      	mov	r3, r0
 800a474:	6039      	str	r1, [r7, #0]
 800a476:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	221a      	movs	r2, #26
 800a47c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a47e:	f000 f843 	bl	800a508 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a482:	4b02      	ldr	r3, [pc, #8]	@ (800a48c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a484:	4618      	mov	r0, r3
 800a486:	3708      	adds	r7, #8
 800a488:	46bd      	mov	sp, r7
 800a48a:	bd80      	pop	{r7, pc}
 800a48c:	20000160 	.word	0x20000160

0800a490 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b082      	sub	sp, #8
 800a494:	af00      	add	r7, sp, #0
 800a496:	4603      	mov	r3, r0
 800a498:	6039      	str	r1, [r7, #0]
 800a49a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a49c:	79fb      	ldrb	r3, [r7, #7]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d105      	bne.n	800a4ae <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a4a2:	683a      	ldr	r2, [r7, #0]
 800a4a4:	4907      	ldr	r1, [pc, #28]	@ (800a4c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a4a6:	4808      	ldr	r0, [pc, #32]	@ (800a4c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a4a8:	f7ff fda9 	bl	8009ffe <USBD_GetString>
 800a4ac:	e004      	b.n	800a4b8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a4ae:	683a      	ldr	r2, [r7, #0]
 800a4b0:	4904      	ldr	r1, [pc, #16]	@ (800a4c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a4b2:	4805      	ldr	r0, [pc, #20]	@ (800a4c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a4b4:	f7ff fda3 	bl	8009ffe <USBD_GetString>
  }
  return USBD_StrDesc;
 800a4b8:	4b02      	ldr	r3, [pc, #8]	@ (800a4c4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	3708      	adds	r7, #8
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}
 800a4c2:	bf00      	nop
 800a4c4:	20000e2c 	.word	0x20000e2c
 800a4c8:	0800be68 	.word	0x0800be68

0800a4cc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b082      	sub	sp, #8
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	4603      	mov	r3, r0
 800a4d4:	6039      	str	r1, [r7, #0]
 800a4d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a4d8:	79fb      	ldrb	r3, [r7, #7]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d105      	bne.n	800a4ea <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a4de:	683a      	ldr	r2, [r7, #0]
 800a4e0:	4907      	ldr	r1, [pc, #28]	@ (800a500 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a4e2:	4808      	ldr	r0, [pc, #32]	@ (800a504 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a4e4:	f7ff fd8b 	bl	8009ffe <USBD_GetString>
 800a4e8:	e004      	b.n	800a4f4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a4ea:	683a      	ldr	r2, [r7, #0]
 800a4ec:	4904      	ldr	r1, [pc, #16]	@ (800a500 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a4ee:	4805      	ldr	r0, [pc, #20]	@ (800a504 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a4f0:	f7ff fd85 	bl	8009ffe <USBD_GetString>
  }
  return USBD_StrDesc;
 800a4f4:	4b02      	ldr	r3, [pc, #8]	@ (800a500 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3708      	adds	r7, #8
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}
 800a4fe:	bf00      	nop
 800a500:	20000e2c 	.word	0x20000e2c
 800a504:	0800be74 	.word	0x0800be74

0800a508 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b084      	sub	sp, #16
 800a50c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a50e:	4b0f      	ldr	r3, [pc, #60]	@ (800a54c <Get_SerialNum+0x44>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a514:	4b0e      	ldr	r3, [pc, #56]	@ (800a550 <Get_SerialNum+0x48>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a51a:	4b0e      	ldr	r3, [pc, #56]	@ (800a554 <Get_SerialNum+0x4c>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a520:	68fa      	ldr	r2, [r7, #12]
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	4413      	add	r3, r2
 800a526:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d009      	beq.n	800a542 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a52e:	2208      	movs	r2, #8
 800a530:	4909      	ldr	r1, [pc, #36]	@ (800a558 <Get_SerialNum+0x50>)
 800a532:	68f8      	ldr	r0, [r7, #12]
 800a534:	f000 f814 	bl	800a560 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a538:	2204      	movs	r2, #4
 800a53a:	4908      	ldr	r1, [pc, #32]	@ (800a55c <Get_SerialNum+0x54>)
 800a53c:	68b8      	ldr	r0, [r7, #8]
 800a53e:	f000 f80f 	bl	800a560 <IntToUnicode>
  }
}
 800a542:	bf00      	nop
 800a544:	3710      	adds	r7, #16
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}
 800a54a:	bf00      	nop
 800a54c:	1ffff7e8 	.word	0x1ffff7e8
 800a550:	1ffff7ec 	.word	0x1ffff7ec
 800a554:	1ffff7f0 	.word	0x1ffff7f0
 800a558:	20000162 	.word	0x20000162
 800a55c:	20000172 	.word	0x20000172

0800a560 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a560:	b480      	push	{r7}
 800a562:	b087      	sub	sp, #28
 800a564:	af00      	add	r7, sp, #0
 800a566:	60f8      	str	r0, [r7, #12]
 800a568:	60b9      	str	r1, [r7, #8]
 800a56a:	4613      	mov	r3, r2
 800a56c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a56e:	2300      	movs	r3, #0
 800a570:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a572:	2300      	movs	r3, #0
 800a574:	75fb      	strb	r3, [r7, #23]
 800a576:	e027      	b.n	800a5c8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	0f1b      	lsrs	r3, r3, #28
 800a57c:	2b09      	cmp	r3, #9
 800a57e:	d80b      	bhi.n	800a598 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	0f1b      	lsrs	r3, r3, #28
 800a584:	b2da      	uxtb	r2, r3
 800a586:	7dfb      	ldrb	r3, [r7, #23]
 800a588:	005b      	lsls	r3, r3, #1
 800a58a:	4619      	mov	r1, r3
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	440b      	add	r3, r1
 800a590:	3230      	adds	r2, #48	@ 0x30
 800a592:	b2d2      	uxtb	r2, r2
 800a594:	701a      	strb	r2, [r3, #0]
 800a596:	e00a      	b.n	800a5ae <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	0f1b      	lsrs	r3, r3, #28
 800a59c:	b2da      	uxtb	r2, r3
 800a59e:	7dfb      	ldrb	r3, [r7, #23]
 800a5a0:	005b      	lsls	r3, r3, #1
 800a5a2:	4619      	mov	r1, r3
 800a5a4:	68bb      	ldr	r3, [r7, #8]
 800a5a6:	440b      	add	r3, r1
 800a5a8:	3237      	adds	r2, #55	@ 0x37
 800a5aa:	b2d2      	uxtb	r2, r2
 800a5ac:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	011b      	lsls	r3, r3, #4
 800a5b2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a5b4:	7dfb      	ldrb	r3, [r7, #23]
 800a5b6:	005b      	lsls	r3, r3, #1
 800a5b8:	3301      	adds	r3, #1
 800a5ba:	68ba      	ldr	r2, [r7, #8]
 800a5bc:	4413      	add	r3, r2
 800a5be:	2200      	movs	r2, #0
 800a5c0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a5c2:	7dfb      	ldrb	r3, [r7, #23]
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	75fb      	strb	r3, [r7, #23]
 800a5c8:	7dfa      	ldrb	r2, [r7, #23]
 800a5ca:	79fb      	ldrb	r3, [r7, #7]
 800a5cc:	429a      	cmp	r2, r3
 800a5ce:	d3d3      	bcc.n	800a578 <IntToUnicode+0x18>
  }
}
 800a5d0:	bf00      	nop
 800a5d2:	bf00      	nop
 800a5d4:	371c      	adds	r7, #28
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bc80      	pop	{r7}
 800a5da:	4770      	bx	lr

0800a5dc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b084      	sub	sp, #16
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	4a0d      	ldr	r2, [pc, #52]	@ (800a620 <HAL_PCD_MspInit+0x44>)
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	d113      	bne.n	800a616 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a5ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a624 <HAL_PCD_MspInit+0x48>)
 800a5f0:	69db      	ldr	r3, [r3, #28]
 800a5f2:	4a0c      	ldr	r2, [pc, #48]	@ (800a624 <HAL_PCD_MspInit+0x48>)
 800a5f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a5f8:	61d3      	str	r3, [r2, #28]
 800a5fa:	4b0a      	ldr	r3, [pc, #40]	@ (800a624 <HAL_PCD_MspInit+0x48>)
 800a5fc:	69db      	ldr	r3, [r3, #28]
 800a5fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a602:	60fb      	str	r3, [r7, #12]
 800a604:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800a606:	2200      	movs	r2, #0
 800a608:	2100      	movs	r1, #0
 800a60a:	2014      	movs	r0, #20
 800a60c:	f7f7 fb27 	bl	8001c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a610:	2014      	movs	r0, #20
 800a612:	f7f7 fb40 	bl	8001c96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a616:	bf00      	nop
 800a618:	3710      	adds	r7, #16
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}
 800a61e:	bf00      	nop
 800a620:	40005c00 	.word	0x40005c00
 800a624:	40021000 	.word	0x40021000

0800a628 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800a63c:	4619      	mov	r1, r3
 800a63e:	4610      	mov	r0, r2
 800a640:	f7fe fdaf 	bl	80091a2 <USBD_LL_SetupStage>
}
 800a644:	bf00      	nop
 800a646:	3708      	adds	r7, #8
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b082      	sub	sp, #8
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	460b      	mov	r3, r1
 800a656:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800a65e:	78fa      	ldrb	r2, [r7, #3]
 800a660:	6879      	ldr	r1, [r7, #4]
 800a662:	4613      	mov	r3, r2
 800a664:	009b      	lsls	r3, r3, #2
 800a666:	4413      	add	r3, r2
 800a668:	00db      	lsls	r3, r3, #3
 800a66a:	440b      	add	r3, r1
 800a66c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a670:	681a      	ldr	r2, [r3, #0]
 800a672:	78fb      	ldrb	r3, [r7, #3]
 800a674:	4619      	mov	r1, r3
 800a676:	f7fe fde1 	bl	800923c <USBD_LL_DataOutStage>
}
 800a67a:	bf00      	nop
 800a67c:	3708      	adds	r7, #8
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}

0800a682 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a682:	b580      	push	{r7, lr}
 800a684:	b082      	sub	sp, #8
 800a686:	af00      	add	r7, sp, #0
 800a688:	6078      	str	r0, [r7, #4]
 800a68a:	460b      	mov	r3, r1
 800a68c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800a694:	78fa      	ldrb	r2, [r7, #3]
 800a696:	6879      	ldr	r1, [r7, #4]
 800a698:	4613      	mov	r3, r2
 800a69a:	009b      	lsls	r3, r3, #2
 800a69c:	4413      	add	r3, r2
 800a69e:	00db      	lsls	r3, r3, #3
 800a6a0:	440b      	add	r3, r1
 800a6a2:	3324      	adds	r3, #36	@ 0x24
 800a6a4:	681a      	ldr	r2, [r3, #0]
 800a6a6:	78fb      	ldrb	r3, [r7, #3]
 800a6a8:	4619      	mov	r1, r3
 800a6aa:	f7fe fe38 	bl	800931e <USBD_LL_DataInStage>
}
 800a6ae:	bf00      	nop
 800a6b0:	3708      	adds	r7, #8
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}

0800a6b6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b082      	sub	sp, #8
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	f7fe ff48 	bl	800955a <USBD_LL_SOF>
}
 800a6ca:	bf00      	nop
 800a6cc:	3708      	adds	r7, #8
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}

0800a6d2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6d2:	b580      	push	{r7, lr}
 800a6d4:	b084      	sub	sp, #16
 800a6d6:	af00      	add	r7, sp, #0
 800a6d8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a6da:	2301      	movs	r3, #1
 800a6dc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	799b      	ldrb	r3, [r3, #6]
 800a6e2:	2b02      	cmp	r3, #2
 800a6e4:	d001      	beq.n	800a6ea <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a6e6:	f7f6 fd51 	bl	800118c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a6f0:	7bfa      	ldrb	r2, [r7, #15]
 800a6f2:	4611      	mov	r1, r2
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	f7fe fef8 	bl	80094ea <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a700:	4618      	mov	r0, r3
 800a702:	f7fe feb1 	bl	8009468 <USBD_LL_Reset>
}
 800a706:	bf00      	nop
 800a708:	3710      	adds	r7, #16
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}
	...

0800a710 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b082      	sub	sp, #8
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a71e:	4618      	mov	r0, r3
 800a720:	f7fe fef2 	bl	8009508 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	7a9b      	ldrb	r3, [r3, #10]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d005      	beq.n	800a738 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a72c:	4b04      	ldr	r3, [pc, #16]	@ (800a740 <HAL_PCD_SuspendCallback+0x30>)
 800a72e:	691b      	ldr	r3, [r3, #16]
 800a730:	4a03      	ldr	r2, [pc, #12]	@ (800a740 <HAL_PCD_SuspendCallback+0x30>)
 800a732:	f043 0306 	orr.w	r3, r3, #6
 800a736:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a738:	bf00      	nop
 800a73a:	3708      	adds	r7, #8
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}
 800a740:	e000ed00 	.word	0xe000ed00

0800a744 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a744:	b580      	push	{r7, lr}
 800a746:	b082      	sub	sp, #8
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a752:	4618      	mov	r0, r3
 800a754:	f7fe feec 	bl	8009530 <USBD_LL_Resume>
}
 800a758:	bf00      	nop
 800a75a:	3708      	adds	r7, #8
 800a75c:	46bd      	mov	sp, r7
 800a75e:	bd80      	pop	{r7, pc}

0800a760 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b082      	sub	sp, #8
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a768:	4a28      	ldr	r2, [pc, #160]	@ (800a80c <USBD_LL_Init+0xac>)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	4a26      	ldr	r2, [pc, #152]	@ (800a80c <USBD_LL_Init+0xac>)
 800a774:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a778:	4b24      	ldr	r3, [pc, #144]	@ (800a80c <USBD_LL_Init+0xac>)
 800a77a:	4a25      	ldr	r2, [pc, #148]	@ (800a810 <USBD_LL_Init+0xb0>)
 800a77c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a77e:	4b23      	ldr	r3, [pc, #140]	@ (800a80c <USBD_LL_Init+0xac>)
 800a780:	2208      	movs	r2, #8
 800a782:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a784:	4b21      	ldr	r3, [pc, #132]	@ (800a80c <USBD_LL_Init+0xac>)
 800a786:	2202      	movs	r2, #2
 800a788:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a78a:	4b20      	ldr	r3, [pc, #128]	@ (800a80c <USBD_LL_Init+0xac>)
 800a78c:	2200      	movs	r2, #0
 800a78e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a790:	4b1e      	ldr	r3, [pc, #120]	@ (800a80c <USBD_LL_Init+0xac>)
 800a792:	2200      	movs	r2, #0
 800a794:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a796:	4b1d      	ldr	r3, [pc, #116]	@ (800a80c <USBD_LL_Init+0xac>)
 800a798:	2200      	movs	r2, #0
 800a79a:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a79c:	481b      	ldr	r0, [pc, #108]	@ (800a80c <USBD_LL_Init+0xac>)
 800a79e:	f7f8 ff66 	bl	800366e <HAL_PCD_Init>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d001      	beq.n	800a7ac <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a7a8:	f7f6 fcf0 	bl	800118c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a7b2:	2318      	movs	r3, #24
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	2100      	movs	r1, #0
 800a7b8:	f7fa fc77 	bl	80050aa <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a7c2:	2358      	movs	r3, #88	@ 0x58
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	2180      	movs	r1, #128	@ 0x80
 800a7c8:	f7fa fc6f 	bl	80050aa <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a7d2:	23c0      	movs	r3, #192	@ 0xc0
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	2181      	movs	r1, #129	@ 0x81
 800a7d8:	f7fa fc67 	bl	80050aa <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a7e2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	2101      	movs	r1, #1
 800a7ea:	f7fa fc5e 	bl	80050aa <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a7f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	2182      	movs	r1, #130	@ 0x82
 800a7fc:	f7fa fc55 	bl	80050aa <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a800:	2300      	movs	r3, #0
}
 800a802:	4618      	mov	r0, r3
 800a804:	3708      	adds	r7, #8
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}
 800a80a:	bf00      	nop
 800a80c:	2000102c 	.word	0x2000102c
 800a810:	40005c00 	.word	0x40005c00

0800a814 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b084      	sub	sp, #16
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a81c:	2300      	movs	r3, #0
 800a81e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a820:	2300      	movs	r3, #0
 800a822:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a82a:	4618      	mov	r0, r3
 800a82c:	f7f9 f815 	bl	800385a <HAL_PCD_Start>
 800a830:	4603      	mov	r3, r0
 800a832:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a834:	7bfb      	ldrb	r3, [r7, #15]
 800a836:	4618      	mov	r0, r3
 800a838:	f000 f94e 	bl	800aad8 <USBD_Get_USB_Status>
 800a83c:	4603      	mov	r3, r0
 800a83e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a840:	7bbb      	ldrb	r3, [r7, #14]
}
 800a842:	4618      	mov	r0, r3
 800a844:	3710      	adds	r7, #16
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}

0800a84a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a84a:	b580      	push	{r7, lr}
 800a84c:	b084      	sub	sp, #16
 800a84e:	af00      	add	r7, sp, #0
 800a850:	6078      	str	r0, [r7, #4]
 800a852:	4608      	mov	r0, r1
 800a854:	4611      	mov	r1, r2
 800a856:	461a      	mov	r2, r3
 800a858:	4603      	mov	r3, r0
 800a85a:	70fb      	strb	r3, [r7, #3]
 800a85c:	460b      	mov	r3, r1
 800a85e:	70bb      	strb	r3, [r7, #2]
 800a860:	4613      	mov	r3, r2
 800a862:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a864:	2300      	movs	r3, #0
 800a866:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a868:	2300      	movs	r3, #0
 800a86a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a872:	78bb      	ldrb	r3, [r7, #2]
 800a874:	883a      	ldrh	r2, [r7, #0]
 800a876:	78f9      	ldrb	r1, [r7, #3]
 800a878:	f7f9 f969 	bl	8003b4e <HAL_PCD_EP_Open>
 800a87c:	4603      	mov	r3, r0
 800a87e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a880:	7bfb      	ldrb	r3, [r7, #15]
 800a882:	4618      	mov	r0, r3
 800a884:	f000 f928 	bl	800aad8 <USBD_Get_USB_Status>
 800a888:	4603      	mov	r3, r0
 800a88a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a88c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a88e:	4618      	mov	r0, r3
 800a890:	3710      	adds	r7, #16
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}

0800a896 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a896:	b580      	push	{r7, lr}
 800a898:	b084      	sub	sp, #16
 800a89a:	af00      	add	r7, sp, #0
 800a89c:	6078      	str	r0, [r7, #4]
 800a89e:	460b      	mov	r3, r1
 800a8a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a8b0:	78fa      	ldrb	r2, [r7, #3]
 800a8b2:	4611      	mov	r1, r2
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	f7f9 f9a7 	bl	8003c08 <HAL_PCD_EP_Close>
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8be:	7bfb      	ldrb	r3, [r7, #15]
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	f000 f909 	bl	800aad8 <USBD_Get_USB_Status>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	3710      	adds	r7, #16
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	bd80      	pop	{r7, pc}

0800a8d4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b084      	sub	sp, #16
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
 800a8dc:	460b      	mov	r3, r1
 800a8de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a8ee:	78fa      	ldrb	r2, [r7, #3]
 800a8f0:	4611      	mov	r1, r2
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	f7f9 fa4f 	bl	8003d96 <HAL_PCD_EP_SetStall>
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8fc:	7bfb      	ldrb	r3, [r7, #15]
 800a8fe:	4618      	mov	r0, r3
 800a900:	f000 f8ea 	bl	800aad8 <USBD_Get_USB_Status>
 800a904:	4603      	mov	r3, r0
 800a906:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a908:	7bbb      	ldrb	r3, [r7, #14]
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	3710      	adds	r7, #16
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}

0800a912 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a912:	b580      	push	{r7, lr}
 800a914:	b084      	sub	sp, #16
 800a916:	af00      	add	r7, sp, #0
 800a918:	6078      	str	r0, [r7, #4]
 800a91a:	460b      	mov	r3, r1
 800a91c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a91e:	2300      	movs	r3, #0
 800a920:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a922:	2300      	movs	r3, #0
 800a924:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a92c:	78fa      	ldrb	r2, [r7, #3]
 800a92e:	4611      	mov	r1, r2
 800a930:	4618      	mov	r0, r3
 800a932:	f7f9 fa90 	bl	8003e56 <HAL_PCD_EP_ClrStall>
 800a936:	4603      	mov	r3, r0
 800a938:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a93a:	7bfb      	ldrb	r3, [r7, #15]
 800a93c:	4618      	mov	r0, r3
 800a93e:	f000 f8cb 	bl	800aad8 <USBD_Get_USB_Status>
 800a942:	4603      	mov	r3, r0
 800a944:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a946:	7bbb      	ldrb	r3, [r7, #14]
}
 800a948:	4618      	mov	r0, r3
 800a94a:	3710      	adds	r7, #16
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}

0800a950 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a950:	b480      	push	{r7}
 800a952:	b085      	sub	sp, #20
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
 800a958:	460b      	mov	r3, r1
 800a95a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a962:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a964:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	da0b      	bge.n	800a984 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a96c:	78fb      	ldrb	r3, [r7, #3]
 800a96e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a972:	68f9      	ldr	r1, [r7, #12]
 800a974:	4613      	mov	r3, r2
 800a976:	009b      	lsls	r3, r3, #2
 800a978:	4413      	add	r3, r2
 800a97a:	00db      	lsls	r3, r3, #3
 800a97c:	440b      	add	r3, r1
 800a97e:	3312      	adds	r3, #18
 800a980:	781b      	ldrb	r3, [r3, #0]
 800a982:	e00b      	b.n	800a99c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a984:	78fb      	ldrb	r3, [r7, #3]
 800a986:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a98a:	68f9      	ldr	r1, [r7, #12]
 800a98c:	4613      	mov	r3, r2
 800a98e:	009b      	lsls	r3, r3, #2
 800a990:	4413      	add	r3, r2
 800a992:	00db      	lsls	r3, r3, #3
 800a994:	440b      	add	r3, r1
 800a996:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800a99a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	3714      	adds	r7, #20
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bc80      	pop	{r7}
 800a9a4:	4770      	bx	lr

0800a9a6 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a9a6:	b580      	push	{r7, lr}
 800a9a8:	b084      	sub	sp, #16
 800a9aa:	af00      	add	r7, sp, #0
 800a9ac:	6078      	str	r0, [r7, #4]
 800a9ae:	460b      	mov	r3, r1
 800a9b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a9c0:	78fa      	ldrb	r2, [r7, #3]
 800a9c2:	4611      	mov	r1, r2
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	f7f9 f89e 	bl	8003b06 <HAL_PCD_SetAddress>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9ce:	7bfb      	ldrb	r3, [r7, #15]
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f000 f881 	bl	800aad8 <USBD_Get_USB_Status>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9da:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3710      	adds	r7, #16
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	bd80      	pop	{r7, pc}

0800a9e4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b086      	sub	sp, #24
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	60f8      	str	r0, [r7, #12]
 800a9ec:	607a      	str	r2, [r7, #4]
 800a9ee:	461a      	mov	r2, r3
 800a9f0:	460b      	mov	r3, r1
 800a9f2:	72fb      	strb	r3, [r7, #11]
 800a9f4:	4613      	mov	r3, r2
 800a9f6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800aa06:	893b      	ldrh	r3, [r7, #8]
 800aa08:	7af9      	ldrb	r1, [r7, #11]
 800aa0a:	687a      	ldr	r2, [r7, #4]
 800aa0c:	f7f9 f98c 	bl	8003d28 <HAL_PCD_EP_Transmit>
 800aa10:	4603      	mov	r3, r0
 800aa12:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa14:	7dfb      	ldrb	r3, [r7, #23]
 800aa16:	4618      	mov	r0, r3
 800aa18:	f000 f85e 	bl	800aad8 <USBD_Get_USB_Status>
 800aa1c:	4603      	mov	r3, r0
 800aa1e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aa20:	7dbb      	ldrb	r3, [r7, #22]
}
 800aa22:	4618      	mov	r0, r3
 800aa24:	3718      	adds	r7, #24
 800aa26:	46bd      	mov	sp, r7
 800aa28:	bd80      	pop	{r7, pc}

0800aa2a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800aa2a:	b580      	push	{r7, lr}
 800aa2c:	b086      	sub	sp, #24
 800aa2e:	af00      	add	r7, sp, #0
 800aa30:	60f8      	str	r0, [r7, #12]
 800aa32:	607a      	str	r2, [r7, #4]
 800aa34:	461a      	mov	r2, r3
 800aa36:	460b      	mov	r3, r1
 800aa38:	72fb      	strb	r3, [r7, #11]
 800aa3a:	4613      	mov	r3, r2
 800aa3c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa42:	2300      	movs	r3, #0
 800aa44:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800aa4c:	893b      	ldrh	r3, [r7, #8]
 800aa4e:	7af9      	ldrb	r1, [r7, #11]
 800aa50:	687a      	ldr	r2, [r7, #4]
 800aa52:	f7f9 f921 	bl	8003c98 <HAL_PCD_EP_Receive>
 800aa56:	4603      	mov	r3, r0
 800aa58:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa5a:	7dfb      	ldrb	r3, [r7, #23]
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f000 f83b 	bl	800aad8 <USBD_Get_USB_Status>
 800aa62:	4603      	mov	r3, r0
 800aa64:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aa66:	7dbb      	ldrb	r3, [r7, #22]
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	3718      	adds	r7, #24
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}

0800aa70 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b082      	sub	sp, #8
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
 800aa78:	460b      	mov	r3, r1
 800aa7a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800aa82:	78fa      	ldrb	r2, [r7, #3]
 800aa84:	4611      	mov	r1, r2
 800aa86:	4618      	mov	r0, r3
 800aa88:	f7f9 f937 	bl	8003cfa <HAL_PCD_EP_GetRxCount>
 800aa8c:	4603      	mov	r3, r0
}
 800aa8e:	4618      	mov	r0, r3
 800aa90:	3708      	adds	r7, #8
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}
	...

0800aa98 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b083      	sub	sp, #12
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800aaa0:	4b02      	ldr	r3, [pc, #8]	@ (800aaac <USBD_static_malloc+0x14>)
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	370c      	adds	r7, #12
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bc80      	pop	{r7}
 800aaaa:	4770      	bx	lr
 800aaac:	20001304 	.word	0x20001304

0800aab0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800aab0:	b480      	push	{r7}
 800aab2:	b083      	sub	sp, #12
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]

}
 800aab8:	bf00      	nop
 800aaba:	370c      	adds	r7, #12
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bc80      	pop	{r7}
 800aac0:	4770      	bx	lr

0800aac2 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aac2:	b480      	push	{r7}
 800aac4:	b083      	sub	sp, #12
 800aac6:	af00      	add	r7, sp, #0
 800aac8:	6078      	str	r0, [r7, #4]
 800aaca:	460b      	mov	r3, r1
 800aacc:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800aace:	bf00      	nop
 800aad0:	370c      	adds	r7, #12
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bc80      	pop	{r7}
 800aad6:	4770      	bx	lr

0800aad8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aad8:	b480      	push	{r7}
 800aada:	b085      	sub	sp, #20
 800aadc:	af00      	add	r7, sp, #0
 800aade:	4603      	mov	r3, r0
 800aae0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aae2:	2300      	movs	r3, #0
 800aae4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aae6:	79fb      	ldrb	r3, [r7, #7]
 800aae8:	2b03      	cmp	r3, #3
 800aaea:	d817      	bhi.n	800ab1c <USBD_Get_USB_Status+0x44>
 800aaec:	a201      	add	r2, pc, #4	@ (adr r2, 800aaf4 <USBD_Get_USB_Status+0x1c>)
 800aaee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaf2:	bf00      	nop
 800aaf4:	0800ab05 	.word	0x0800ab05
 800aaf8:	0800ab0b 	.word	0x0800ab0b
 800aafc:	0800ab11 	.word	0x0800ab11
 800ab00:	0800ab17 	.word	0x0800ab17
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ab04:	2300      	movs	r3, #0
 800ab06:	73fb      	strb	r3, [r7, #15]
    break;
 800ab08:	e00b      	b.n	800ab22 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ab0a:	2302      	movs	r3, #2
 800ab0c:	73fb      	strb	r3, [r7, #15]
    break;
 800ab0e:	e008      	b.n	800ab22 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ab10:	2301      	movs	r3, #1
 800ab12:	73fb      	strb	r3, [r7, #15]
    break;
 800ab14:	e005      	b.n	800ab22 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ab16:	2302      	movs	r3, #2
 800ab18:	73fb      	strb	r3, [r7, #15]
    break;
 800ab1a:	e002      	b.n	800ab22 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ab1c:	2302      	movs	r3, #2
 800ab1e:	73fb      	strb	r3, [r7, #15]
    break;
 800ab20:	bf00      	nop
  }
  return usb_status;
 800ab22:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	3714      	adds	r7, #20
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bc80      	pop	{r7}
 800ab2c:	4770      	bx	lr
 800ab2e:	bf00      	nop

0800ab30 <siprintf>:
 800ab30:	b40e      	push	{r1, r2, r3}
 800ab32:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ab36:	b510      	push	{r4, lr}
 800ab38:	2400      	movs	r4, #0
 800ab3a:	b09d      	sub	sp, #116	@ 0x74
 800ab3c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ab3e:	9002      	str	r0, [sp, #8]
 800ab40:	9006      	str	r0, [sp, #24]
 800ab42:	9107      	str	r1, [sp, #28]
 800ab44:	9104      	str	r1, [sp, #16]
 800ab46:	4809      	ldr	r0, [pc, #36]	@ (800ab6c <siprintf+0x3c>)
 800ab48:	4909      	ldr	r1, [pc, #36]	@ (800ab70 <siprintf+0x40>)
 800ab4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab4e:	9105      	str	r1, [sp, #20]
 800ab50:	6800      	ldr	r0, [r0, #0]
 800ab52:	a902      	add	r1, sp, #8
 800ab54:	9301      	str	r3, [sp, #4]
 800ab56:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ab58:	f000 f9ce 	bl	800aef8 <_svfiprintf_r>
 800ab5c:	9b02      	ldr	r3, [sp, #8]
 800ab5e:	701c      	strb	r4, [r3, #0]
 800ab60:	b01d      	add	sp, #116	@ 0x74
 800ab62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab66:	b003      	add	sp, #12
 800ab68:	4770      	bx	lr
 800ab6a:	bf00      	nop
 800ab6c:	2000017c 	.word	0x2000017c
 800ab70:	ffff0208 	.word	0xffff0208

0800ab74 <siscanf>:
 800ab74:	b40e      	push	{r1, r2, r3}
 800ab76:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800ab7a:	b570      	push	{r4, r5, r6, lr}
 800ab7c:	2500      	movs	r5, #0
 800ab7e:	b09d      	sub	sp, #116	@ 0x74
 800ab80:	ac21      	add	r4, sp, #132	@ 0x84
 800ab82:	f854 6b04 	ldr.w	r6, [r4], #4
 800ab86:	f8ad 2014 	strh.w	r2, [sp, #20]
 800ab8a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800ab8c:	9002      	str	r0, [sp, #8]
 800ab8e:	9006      	str	r0, [sp, #24]
 800ab90:	f7f5 fadc 	bl	800014c <strlen>
 800ab94:	4b0b      	ldr	r3, [pc, #44]	@ (800abc4 <siscanf+0x50>)
 800ab96:	9003      	str	r0, [sp, #12]
 800ab98:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ab9e:	9007      	str	r0, [sp, #28]
 800aba0:	4809      	ldr	r0, [pc, #36]	@ (800abc8 <siscanf+0x54>)
 800aba2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aba6:	4632      	mov	r2, r6
 800aba8:	4623      	mov	r3, r4
 800abaa:	a902      	add	r1, sp, #8
 800abac:	6800      	ldr	r0, [r0, #0]
 800abae:	950f      	str	r5, [sp, #60]	@ 0x3c
 800abb0:	9514      	str	r5, [sp, #80]	@ 0x50
 800abb2:	9401      	str	r4, [sp, #4]
 800abb4:	f000 faf6 	bl	800b1a4 <__ssvfiscanf_r>
 800abb8:	b01d      	add	sp, #116	@ 0x74
 800abba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800abbe:	b003      	add	sp, #12
 800abc0:	4770      	bx	lr
 800abc2:	bf00      	nop
 800abc4:	0800abcd 	.word	0x0800abcd
 800abc8:	2000017c 	.word	0x2000017c

0800abcc <__seofread>:
 800abcc:	2000      	movs	r0, #0
 800abce:	4770      	bx	lr

0800abd0 <memset>:
 800abd0:	4603      	mov	r3, r0
 800abd2:	4402      	add	r2, r0
 800abd4:	4293      	cmp	r3, r2
 800abd6:	d100      	bne.n	800abda <memset+0xa>
 800abd8:	4770      	bx	lr
 800abda:	f803 1b01 	strb.w	r1, [r3], #1
 800abde:	e7f9      	b.n	800abd4 <memset+0x4>

0800abe0 <__errno>:
 800abe0:	4b01      	ldr	r3, [pc, #4]	@ (800abe8 <__errno+0x8>)
 800abe2:	6818      	ldr	r0, [r3, #0]
 800abe4:	4770      	bx	lr
 800abe6:	bf00      	nop
 800abe8:	2000017c 	.word	0x2000017c

0800abec <__libc_init_array>:
 800abec:	b570      	push	{r4, r5, r6, lr}
 800abee:	2600      	movs	r6, #0
 800abf0:	4d0c      	ldr	r5, [pc, #48]	@ (800ac24 <__libc_init_array+0x38>)
 800abf2:	4c0d      	ldr	r4, [pc, #52]	@ (800ac28 <__libc_init_array+0x3c>)
 800abf4:	1b64      	subs	r4, r4, r5
 800abf6:	10a4      	asrs	r4, r4, #2
 800abf8:	42a6      	cmp	r6, r4
 800abfa:	d109      	bne.n	800ac10 <__libc_init_array+0x24>
 800abfc:	f001 f8ee 	bl	800bddc <_init>
 800ac00:	2600      	movs	r6, #0
 800ac02:	4d0a      	ldr	r5, [pc, #40]	@ (800ac2c <__libc_init_array+0x40>)
 800ac04:	4c0a      	ldr	r4, [pc, #40]	@ (800ac30 <__libc_init_array+0x44>)
 800ac06:	1b64      	subs	r4, r4, r5
 800ac08:	10a4      	asrs	r4, r4, #2
 800ac0a:	42a6      	cmp	r6, r4
 800ac0c:	d105      	bne.n	800ac1a <__libc_init_array+0x2e>
 800ac0e:	bd70      	pop	{r4, r5, r6, pc}
 800ac10:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac14:	4798      	blx	r3
 800ac16:	3601      	adds	r6, #1
 800ac18:	e7ee      	b.n	800abf8 <__libc_init_array+0xc>
 800ac1a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac1e:	4798      	blx	r3
 800ac20:	3601      	adds	r6, #1
 800ac22:	e7f2      	b.n	800ac0a <__libc_init_array+0x1e>
 800ac24:	0800c014 	.word	0x0800c014
 800ac28:	0800c014 	.word	0x0800c014
 800ac2c:	0800c014 	.word	0x0800c014
 800ac30:	0800c018 	.word	0x0800c018

0800ac34 <__retarget_lock_acquire_recursive>:
 800ac34:	4770      	bx	lr

0800ac36 <__retarget_lock_release_recursive>:
 800ac36:	4770      	bx	lr

0800ac38 <memcpy>:
 800ac38:	440a      	add	r2, r1
 800ac3a:	4291      	cmp	r1, r2
 800ac3c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac40:	d100      	bne.n	800ac44 <memcpy+0xc>
 800ac42:	4770      	bx	lr
 800ac44:	b510      	push	{r4, lr}
 800ac46:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac4a:	4291      	cmp	r1, r2
 800ac4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac50:	d1f9      	bne.n	800ac46 <memcpy+0xe>
 800ac52:	bd10      	pop	{r4, pc}

0800ac54 <_free_r>:
 800ac54:	b538      	push	{r3, r4, r5, lr}
 800ac56:	4605      	mov	r5, r0
 800ac58:	2900      	cmp	r1, #0
 800ac5a:	d040      	beq.n	800acde <_free_r+0x8a>
 800ac5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac60:	1f0c      	subs	r4, r1, #4
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	bfb8      	it	lt
 800ac66:	18e4      	addlt	r4, r4, r3
 800ac68:	f000 f8de 	bl	800ae28 <__malloc_lock>
 800ac6c:	4a1c      	ldr	r2, [pc, #112]	@ (800ace0 <_free_r+0x8c>)
 800ac6e:	6813      	ldr	r3, [r2, #0]
 800ac70:	b933      	cbnz	r3, 800ac80 <_free_r+0x2c>
 800ac72:	6063      	str	r3, [r4, #4]
 800ac74:	6014      	str	r4, [r2, #0]
 800ac76:	4628      	mov	r0, r5
 800ac78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac7c:	f000 b8da 	b.w	800ae34 <__malloc_unlock>
 800ac80:	42a3      	cmp	r3, r4
 800ac82:	d908      	bls.n	800ac96 <_free_r+0x42>
 800ac84:	6820      	ldr	r0, [r4, #0]
 800ac86:	1821      	adds	r1, r4, r0
 800ac88:	428b      	cmp	r3, r1
 800ac8a:	bf01      	itttt	eq
 800ac8c:	6819      	ldreq	r1, [r3, #0]
 800ac8e:	685b      	ldreq	r3, [r3, #4]
 800ac90:	1809      	addeq	r1, r1, r0
 800ac92:	6021      	streq	r1, [r4, #0]
 800ac94:	e7ed      	b.n	800ac72 <_free_r+0x1e>
 800ac96:	461a      	mov	r2, r3
 800ac98:	685b      	ldr	r3, [r3, #4]
 800ac9a:	b10b      	cbz	r3, 800aca0 <_free_r+0x4c>
 800ac9c:	42a3      	cmp	r3, r4
 800ac9e:	d9fa      	bls.n	800ac96 <_free_r+0x42>
 800aca0:	6811      	ldr	r1, [r2, #0]
 800aca2:	1850      	adds	r0, r2, r1
 800aca4:	42a0      	cmp	r0, r4
 800aca6:	d10b      	bne.n	800acc0 <_free_r+0x6c>
 800aca8:	6820      	ldr	r0, [r4, #0]
 800acaa:	4401      	add	r1, r0
 800acac:	1850      	adds	r0, r2, r1
 800acae:	4283      	cmp	r3, r0
 800acb0:	6011      	str	r1, [r2, #0]
 800acb2:	d1e0      	bne.n	800ac76 <_free_r+0x22>
 800acb4:	6818      	ldr	r0, [r3, #0]
 800acb6:	685b      	ldr	r3, [r3, #4]
 800acb8:	4408      	add	r0, r1
 800acba:	6010      	str	r0, [r2, #0]
 800acbc:	6053      	str	r3, [r2, #4]
 800acbe:	e7da      	b.n	800ac76 <_free_r+0x22>
 800acc0:	d902      	bls.n	800acc8 <_free_r+0x74>
 800acc2:	230c      	movs	r3, #12
 800acc4:	602b      	str	r3, [r5, #0]
 800acc6:	e7d6      	b.n	800ac76 <_free_r+0x22>
 800acc8:	6820      	ldr	r0, [r4, #0]
 800acca:	1821      	adds	r1, r4, r0
 800accc:	428b      	cmp	r3, r1
 800acce:	bf01      	itttt	eq
 800acd0:	6819      	ldreq	r1, [r3, #0]
 800acd2:	685b      	ldreq	r3, [r3, #4]
 800acd4:	1809      	addeq	r1, r1, r0
 800acd6:	6021      	streq	r1, [r4, #0]
 800acd8:	6063      	str	r3, [r4, #4]
 800acda:	6054      	str	r4, [r2, #4]
 800acdc:	e7cb      	b.n	800ac76 <_free_r+0x22>
 800acde:	bd38      	pop	{r3, r4, r5, pc}
 800ace0:	20001668 	.word	0x20001668

0800ace4 <sbrk_aligned>:
 800ace4:	b570      	push	{r4, r5, r6, lr}
 800ace6:	4e0f      	ldr	r6, [pc, #60]	@ (800ad24 <sbrk_aligned+0x40>)
 800ace8:	460c      	mov	r4, r1
 800acea:	6831      	ldr	r1, [r6, #0]
 800acec:	4605      	mov	r5, r0
 800acee:	b911      	cbnz	r1, 800acf6 <sbrk_aligned+0x12>
 800acf0:	f000 ff34 	bl	800bb5c <_sbrk_r>
 800acf4:	6030      	str	r0, [r6, #0]
 800acf6:	4621      	mov	r1, r4
 800acf8:	4628      	mov	r0, r5
 800acfa:	f000 ff2f 	bl	800bb5c <_sbrk_r>
 800acfe:	1c43      	adds	r3, r0, #1
 800ad00:	d103      	bne.n	800ad0a <sbrk_aligned+0x26>
 800ad02:	f04f 34ff 	mov.w	r4, #4294967295
 800ad06:	4620      	mov	r0, r4
 800ad08:	bd70      	pop	{r4, r5, r6, pc}
 800ad0a:	1cc4      	adds	r4, r0, #3
 800ad0c:	f024 0403 	bic.w	r4, r4, #3
 800ad10:	42a0      	cmp	r0, r4
 800ad12:	d0f8      	beq.n	800ad06 <sbrk_aligned+0x22>
 800ad14:	1a21      	subs	r1, r4, r0
 800ad16:	4628      	mov	r0, r5
 800ad18:	f000 ff20 	bl	800bb5c <_sbrk_r>
 800ad1c:	3001      	adds	r0, #1
 800ad1e:	d1f2      	bne.n	800ad06 <sbrk_aligned+0x22>
 800ad20:	e7ef      	b.n	800ad02 <sbrk_aligned+0x1e>
 800ad22:	bf00      	nop
 800ad24:	20001664 	.word	0x20001664

0800ad28 <_malloc_r>:
 800ad28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad2c:	1ccd      	adds	r5, r1, #3
 800ad2e:	f025 0503 	bic.w	r5, r5, #3
 800ad32:	3508      	adds	r5, #8
 800ad34:	2d0c      	cmp	r5, #12
 800ad36:	bf38      	it	cc
 800ad38:	250c      	movcc	r5, #12
 800ad3a:	2d00      	cmp	r5, #0
 800ad3c:	4606      	mov	r6, r0
 800ad3e:	db01      	blt.n	800ad44 <_malloc_r+0x1c>
 800ad40:	42a9      	cmp	r1, r5
 800ad42:	d904      	bls.n	800ad4e <_malloc_r+0x26>
 800ad44:	230c      	movs	r3, #12
 800ad46:	6033      	str	r3, [r6, #0]
 800ad48:	2000      	movs	r0, #0
 800ad4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae24 <_malloc_r+0xfc>
 800ad52:	f000 f869 	bl	800ae28 <__malloc_lock>
 800ad56:	f8d8 3000 	ldr.w	r3, [r8]
 800ad5a:	461c      	mov	r4, r3
 800ad5c:	bb44      	cbnz	r4, 800adb0 <_malloc_r+0x88>
 800ad5e:	4629      	mov	r1, r5
 800ad60:	4630      	mov	r0, r6
 800ad62:	f7ff ffbf 	bl	800ace4 <sbrk_aligned>
 800ad66:	1c43      	adds	r3, r0, #1
 800ad68:	4604      	mov	r4, r0
 800ad6a:	d158      	bne.n	800ae1e <_malloc_r+0xf6>
 800ad6c:	f8d8 4000 	ldr.w	r4, [r8]
 800ad70:	4627      	mov	r7, r4
 800ad72:	2f00      	cmp	r7, #0
 800ad74:	d143      	bne.n	800adfe <_malloc_r+0xd6>
 800ad76:	2c00      	cmp	r4, #0
 800ad78:	d04b      	beq.n	800ae12 <_malloc_r+0xea>
 800ad7a:	6823      	ldr	r3, [r4, #0]
 800ad7c:	4639      	mov	r1, r7
 800ad7e:	4630      	mov	r0, r6
 800ad80:	eb04 0903 	add.w	r9, r4, r3
 800ad84:	f000 feea 	bl	800bb5c <_sbrk_r>
 800ad88:	4581      	cmp	r9, r0
 800ad8a:	d142      	bne.n	800ae12 <_malloc_r+0xea>
 800ad8c:	6821      	ldr	r1, [r4, #0]
 800ad8e:	4630      	mov	r0, r6
 800ad90:	1a6d      	subs	r5, r5, r1
 800ad92:	4629      	mov	r1, r5
 800ad94:	f7ff ffa6 	bl	800ace4 <sbrk_aligned>
 800ad98:	3001      	adds	r0, #1
 800ad9a:	d03a      	beq.n	800ae12 <_malloc_r+0xea>
 800ad9c:	6823      	ldr	r3, [r4, #0]
 800ad9e:	442b      	add	r3, r5
 800ada0:	6023      	str	r3, [r4, #0]
 800ada2:	f8d8 3000 	ldr.w	r3, [r8]
 800ada6:	685a      	ldr	r2, [r3, #4]
 800ada8:	bb62      	cbnz	r2, 800ae04 <_malloc_r+0xdc>
 800adaa:	f8c8 7000 	str.w	r7, [r8]
 800adae:	e00f      	b.n	800add0 <_malloc_r+0xa8>
 800adb0:	6822      	ldr	r2, [r4, #0]
 800adb2:	1b52      	subs	r2, r2, r5
 800adb4:	d420      	bmi.n	800adf8 <_malloc_r+0xd0>
 800adb6:	2a0b      	cmp	r2, #11
 800adb8:	d917      	bls.n	800adea <_malloc_r+0xc2>
 800adba:	1961      	adds	r1, r4, r5
 800adbc:	42a3      	cmp	r3, r4
 800adbe:	6025      	str	r5, [r4, #0]
 800adc0:	bf18      	it	ne
 800adc2:	6059      	strne	r1, [r3, #4]
 800adc4:	6863      	ldr	r3, [r4, #4]
 800adc6:	bf08      	it	eq
 800adc8:	f8c8 1000 	streq.w	r1, [r8]
 800adcc:	5162      	str	r2, [r4, r5]
 800adce:	604b      	str	r3, [r1, #4]
 800add0:	4630      	mov	r0, r6
 800add2:	f000 f82f 	bl	800ae34 <__malloc_unlock>
 800add6:	f104 000b 	add.w	r0, r4, #11
 800adda:	1d23      	adds	r3, r4, #4
 800addc:	f020 0007 	bic.w	r0, r0, #7
 800ade0:	1ac2      	subs	r2, r0, r3
 800ade2:	bf1c      	itt	ne
 800ade4:	1a1b      	subne	r3, r3, r0
 800ade6:	50a3      	strne	r3, [r4, r2]
 800ade8:	e7af      	b.n	800ad4a <_malloc_r+0x22>
 800adea:	6862      	ldr	r2, [r4, #4]
 800adec:	42a3      	cmp	r3, r4
 800adee:	bf0c      	ite	eq
 800adf0:	f8c8 2000 	streq.w	r2, [r8]
 800adf4:	605a      	strne	r2, [r3, #4]
 800adf6:	e7eb      	b.n	800add0 <_malloc_r+0xa8>
 800adf8:	4623      	mov	r3, r4
 800adfa:	6864      	ldr	r4, [r4, #4]
 800adfc:	e7ae      	b.n	800ad5c <_malloc_r+0x34>
 800adfe:	463c      	mov	r4, r7
 800ae00:	687f      	ldr	r7, [r7, #4]
 800ae02:	e7b6      	b.n	800ad72 <_malloc_r+0x4a>
 800ae04:	461a      	mov	r2, r3
 800ae06:	685b      	ldr	r3, [r3, #4]
 800ae08:	42a3      	cmp	r3, r4
 800ae0a:	d1fb      	bne.n	800ae04 <_malloc_r+0xdc>
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	6053      	str	r3, [r2, #4]
 800ae10:	e7de      	b.n	800add0 <_malloc_r+0xa8>
 800ae12:	230c      	movs	r3, #12
 800ae14:	4630      	mov	r0, r6
 800ae16:	6033      	str	r3, [r6, #0]
 800ae18:	f000 f80c 	bl	800ae34 <__malloc_unlock>
 800ae1c:	e794      	b.n	800ad48 <_malloc_r+0x20>
 800ae1e:	6005      	str	r5, [r0, #0]
 800ae20:	e7d6      	b.n	800add0 <_malloc_r+0xa8>
 800ae22:	bf00      	nop
 800ae24:	20001668 	.word	0x20001668

0800ae28 <__malloc_lock>:
 800ae28:	4801      	ldr	r0, [pc, #4]	@ (800ae30 <__malloc_lock+0x8>)
 800ae2a:	f7ff bf03 	b.w	800ac34 <__retarget_lock_acquire_recursive>
 800ae2e:	bf00      	nop
 800ae30:	20001660 	.word	0x20001660

0800ae34 <__malloc_unlock>:
 800ae34:	4801      	ldr	r0, [pc, #4]	@ (800ae3c <__malloc_unlock+0x8>)
 800ae36:	f7ff befe 	b.w	800ac36 <__retarget_lock_release_recursive>
 800ae3a:	bf00      	nop
 800ae3c:	20001660 	.word	0x20001660

0800ae40 <__ssputs_r>:
 800ae40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae44:	461f      	mov	r7, r3
 800ae46:	688e      	ldr	r6, [r1, #8]
 800ae48:	4682      	mov	sl, r0
 800ae4a:	42be      	cmp	r6, r7
 800ae4c:	460c      	mov	r4, r1
 800ae4e:	4690      	mov	r8, r2
 800ae50:	680b      	ldr	r3, [r1, #0]
 800ae52:	d82d      	bhi.n	800aeb0 <__ssputs_r+0x70>
 800ae54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ae58:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ae5c:	d026      	beq.n	800aeac <__ssputs_r+0x6c>
 800ae5e:	6965      	ldr	r5, [r4, #20]
 800ae60:	6909      	ldr	r1, [r1, #16]
 800ae62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae66:	eba3 0901 	sub.w	r9, r3, r1
 800ae6a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ae6e:	1c7b      	adds	r3, r7, #1
 800ae70:	444b      	add	r3, r9
 800ae72:	106d      	asrs	r5, r5, #1
 800ae74:	429d      	cmp	r5, r3
 800ae76:	bf38      	it	cc
 800ae78:	461d      	movcc	r5, r3
 800ae7a:	0553      	lsls	r3, r2, #21
 800ae7c:	d527      	bpl.n	800aece <__ssputs_r+0x8e>
 800ae7e:	4629      	mov	r1, r5
 800ae80:	f7ff ff52 	bl	800ad28 <_malloc_r>
 800ae84:	4606      	mov	r6, r0
 800ae86:	b360      	cbz	r0, 800aee2 <__ssputs_r+0xa2>
 800ae88:	464a      	mov	r2, r9
 800ae8a:	6921      	ldr	r1, [r4, #16]
 800ae8c:	f7ff fed4 	bl	800ac38 <memcpy>
 800ae90:	89a3      	ldrh	r3, [r4, #12]
 800ae92:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ae96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae9a:	81a3      	strh	r3, [r4, #12]
 800ae9c:	6126      	str	r6, [r4, #16]
 800ae9e:	444e      	add	r6, r9
 800aea0:	6026      	str	r6, [r4, #0]
 800aea2:	463e      	mov	r6, r7
 800aea4:	6165      	str	r5, [r4, #20]
 800aea6:	eba5 0509 	sub.w	r5, r5, r9
 800aeaa:	60a5      	str	r5, [r4, #8]
 800aeac:	42be      	cmp	r6, r7
 800aeae:	d900      	bls.n	800aeb2 <__ssputs_r+0x72>
 800aeb0:	463e      	mov	r6, r7
 800aeb2:	4632      	mov	r2, r6
 800aeb4:	4641      	mov	r1, r8
 800aeb6:	6820      	ldr	r0, [r4, #0]
 800aeb8:	f000 fe35 	bl	800bb26 <memmove>
 800aebc:	2000      	movs	r0, #0
 800aebe:	68a3      	ldr	r3, [r4, #8]
 800aec0:	1b9b      	subs	r3, r3, r6
 800aec2:	60a3      	str	r3, [r4, #8]
 800aec4:	6823      	ldr	r3, [r4, #0]
 800aec6:	4433      	add	r3, r6
 800aec8:	6023      	str	r3, [r4, #0]
 800aeca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aece:	462a      	mov	r2, r5
 800aed0:	f000 fe62 	bl	800bb98 <_realloc_r>
 800aed4:	4606      	mov	r6, r0
 800aed6:	2800      	cmp	r0, #0
 800aed8:	d1e0      	bne.n	800ae9c <__ssputs_r+0x5c>
 800aeda:	4650      	mov	r0, sl
 800aedc:	6921      	ldr	r1, [r4, #16]
 800aede:	f7ff feb9 	bl	800ac54 <_free_r>
 800aee2:	230c      	movs	r3, #12
 800aee4:	f8ca 3000 	str.w	r3, [sl]
 800aee8:	89a3      	ldrh	r3, [r4, #12]
 800aeea:	f04f 30ff 	mov.w	r0, #4294967295
 800aeee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aef2:	81a3      	strh	r3, [r4, #12]
 800aef4:	e7e9      	b.n	800aeca <__ssputs_r+0x8a>
	...

0800aef8 <_svfiprintf_r>:
 800aef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aefc:	4698      	mov	r8, r3
 800aefe:	898b      	ldrh	r3, [r1, #12]
 800af00:	4607      	mov	r7, r0
 800af02:	061b      	lsls	r3, r3, #24
 800af04:	460d      	mov	r5, r1
 800af06:	4614      	mov	r4, r2
 800af08:	b09d      	sub	sp, #116	@ 0x74
 800af0a:	d510      	bpl.n	800af2e <_svfiprintf_r+0x36>
 800af0c:	690b      	ldr	r3, [r1, #16]
 800af0e:	b973      	cbnz	r3, 800af2e <_svfiprintf_r+0x36>
 800af10:	2140      	movs	r1, #64	@ 0x40
 800af12:	f7ff ff09 	bl	800ad28 <_malloc_r>
 800af16:	6028      	str	r0, [r5, #0]
 800af18:	6128      	str	r0, [r5, #16]
 800af1a:	b930      	cbnz	r0, 800af2a <_svfiprintf_r+0x32>
 800af1c:	230c      	movs	r3, #12
 800af1e:	603b      	str	r3, [r7, #0]
 800af20:	f04f 30ff 	mov.w	r0, #4294967295
 800af24:	b01d      	add	sp, #116	@ 0x74
 800af26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af2a:	2340      	movs	r3, #64	@ 0x40
 800af2c:	616b      	str	r3, [r5, #20]
 800af2e:	2300      	movs	r3, #0
 800af30:	9309      	str	r3, [sp, #36]	@ 0x24
 800af32:	2320      	movs	r3, #32
 800af34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af38:	2330      	movs	r3, #48	@ 0x30
 800af3a:	f04f 0901 	mov.w	r9, #1
 800af3e:	f8cd 800c 	str.w	r8, [sp, #12]
 800af42:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800b0dc <_svfiprintf_r+0x1e4>
 800af46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af4a:	4623      	mov	r3, r4
 800af4c:	469a      	mov	sl, r3
 800af4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af52:	b10a      	cbz	r2, 800af58 <_svfiprintf_r+0x60>
 800af54:	2a25      	cmp	r2, #37	@ 0x25
 800af56:	d1f9      	bne.n	800af4c <_svfiprintf_r+0x54>
 800af58:	ebba 0b04 	subs.w	fp, sl, r4
 800af5c:	d00b      	beq.n	800af76 <_svfiprintf_r+0x7e>
 800af5e:	465b      	mov	r3, fp
 800af60:	4622      	mov	r2, r4
 800af62:	4629      	mov	r1, r5
 800af64:	4638      	mov	r0, r7
 800af66:	f7ff ff6b 	bl	800ae40 <__ssputs_r>
 800af6a:	3001      	adds	r0, #1
 800af6c:	f000 80a7 	beq.w	800b0be <_svfiprintf_r+0x1c6>
 800af70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af72:	445a      	add	r2, fp
 800af74:	9209      	str	r2, [sp, #36]	@ 0x24
 800af76:	f89a 3000 	ldrb.w	r3, [sl]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	f000 809f 	beq.w	800b0be <_svfiprintf_r+0x1c6>
 800af80:	2300      	movs	r3, #0
 800af82:	f04f 32ff 	mov.w	r2, #4294967295
 800af86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af8a:	f10a 0a01 	add.w	sl, sl, #1
 800af8e:	9304      	str	r3, [sp, #16]
 800af90:	9307      	str	r3, [sp, #28]
 800af92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af96:	931a      	str	r3, [sp, #104]	@ 0x68
 800af98:	4654      	mov	r4, sl
 800af9a:	2205      	movs	r2, #5
 800af9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afa0:	484e      	ldr	r0, [pc, #312]	@ (800b0dc <_svfiprintf_r+0x1e4>)
 800afa2:	f000 fdeb 	bl	800bb7c <memchr>
 800afa6:	9a04      	ldr	r2, [sp, #16]
 800afa8:	b9d8      	cbnz	r0, 800afe2 <_svfiprintf_r+0xea>
 800afaa:	06d0      	lsls	r0, r2, #27
 800afac:	bf44      	itt	mi
 800afae:	2320      	movmi	r3, #32
 800afb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afb4:	0711      	lsls	r1, r2, #28
 800afb6:	bf44      	itt	mi
 800afb8:	232b      	movmi	r3, #43	@ 0x2b
 800afba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afbe:	f89a 3000 	ldrb.w	r3, [sl]
 800afc2:	2b2a      	cmp	r3, #42	@ 0x2a
 800afc4:	d015      	beq.n	800aff2 <_svfiprintf_r+0xfa>
 800afc6:	4654      	mov	r4, sl
 800afc8:	2000      	movs	r0, #0
 800afca:	f04f 0c0a 	mov.w	ip, #10
 800afce:	9a07      	ldr	r2, [sp, #28]
 800afd0:	4621      	mov	r1, r4
 800afd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afd6:	3b30      	subs	r3, #48	@ 0x30
 800afd8:	2b09      	cmp	r3, #9
 800afda:	d94b      	bls.n	800b074 <_svfiprintf_r+0x17c>
 800afdc:	b1b0      	cbz	r0, 800b00c <_svfiprintf_r+0x114>
 800afde:	9207      	str	r2, [sp, #28]
 800afe0:	e014      	b.n	800b00c <_svfiprintf_r+0x114>
 800afe2:	eba0 0308 	sub.w	r3, r0, r8
 800afe6:	fa09 f303 	lsl.w	r3, r9, r3
 800afea:	4313      	orrs	r3, r2
 800afec:	46a2      	mov	sl, r4
 800afee:	9304      	str	r3, [sp, #16]
 800aff0:	e7d2      	b.n	800af98 <_svfiprintf_r+0xa0>
 800aff2:	9b03      	ldr	r3, [sp, #12]
 800aff4:	1d19      	adds	r1, r3, #4
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	9103      	str	r1, [sp, #12]
 800affa:	2b00      	cmp	r3, #0
 800affc:	bfbb      	ittet	lt
 800affe:	425b      	neglt	r3, r3
 800b000:	f042 0202 	orrlt.w	r2, r2, #2
 800b004:	9307      	strge	r3, [sp, #28]
 800b006:	9307      	strlt	r3, [sp, #28]
 800b008:	bfb8      	it	lt
 800b00a:	9204      	strlt	r2, [sp, #16]
 800b00c:	7823      	ldrb	r3, [r4, #0]
 800b00e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b010:	d10a      	bne.n	800b028 <_svfiprintf_r+0x130>
 800b012:	7863      	ldrb	r3, [r4, #1]
 800b014:	2b2a      	cmp	r3, #42	@ 0x2a
 800b016:	d132      	bne.n	800b07e <_svfiprintf_r+0x186>
 800b018:	9b03      	ldr	r3, [sp, #12]
 800b01a:	3402      	adds	r4, #2
 800b01c:	1d1a      	adds	r2, r3, #4
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	9203      	str	r2, [sp, #12]
 800b022:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b026:	9305      	str	r3, [sp, #20]
 800b028:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800b0e0 <_svfiprintf_r+0x1e8>
 800b02c:	2203      	movs	r2, #3
 800b02e:	4650      	mov	r0, sl
 800b030:	7821      	ldrb	r1, [r4, #0]
 800b032:	f000 fda3 	bl	800bb7c <memchr>
 800b036:	b138      	cbz	r0, 800b048 <_svfiprintf_r+0x150>
 800b038:	2240      	movs	r2, #64	@ 0x40
 800b03a:	9b04      	ldr	r3, [sp, #16]
 800b03c:	eba0 000a 	sub.w	r0, r0, sl
 800b040:	4082      	lsls	r2, r0
 800b042:	4313      	orrs	r3, r2
 800b044:	3401      	adds	r4, #1
 800b046:	9304      	str	r3, [sp, #16]
 800b048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b04c:	2206      	movs	r2, #6
 800b04e:	4825      	ldr	r0, [pc, #148]	@ (800b0e4 <_svfiprintf_r+0x1ec>)
 800b050:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b054:	f000 fd92 	bl	800bb7c <memchr>
 800b058:	2800      	cmp	r0, #0
 800b05a:	d036      	beq.n	800b0ca <_svfiprintf_r+0x1d2>
 800b05c:	4b22      	ldr	r3, [pc, #136]	@ (800b0e8 <_svfiprintf_r+0x1f0>)
 800b05e:	bb1b      	cbnz	r3, 800b0a8 <_svfiprintf_r+0x1b0>
 800b060:	9b03      	ldr	r3, [sp, #12]
 800b062:	3307      	adds	r3, #7
 800b064:	f023 0307 	bic.w	r3, r3, #7
 800b068:	3308      	adds	r3, #8
 800b06a:	9303      	str	r3, [sp, #12]
 800b06c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b06e:	4433      	add	r3, r6
 800b070:	9309      	str	r3, [sp, #36]	@ 0x24
 800b072:	e76a      	b.n	800af4a <_svfiprintf_r+0x52>
 800b074:	460c      	mov	r4, r1
 800b076:	2001      	movs	r0, #1
 800b078:	fb0c 3202 	mla	r2, ip, r2, r3
 800b07c:	e7a8      	b.n	800afd0 <_svfiprintf_r+0xd8>
 800b07e:	2300      	movs	r3, #0
 800b080:	f04f 0c0a 	mov.w	ip, #10
 800b084:	4619      	mov	r1, r3
 800b086:	3401      	adds	r4, #1
 800b088:	9305      	str	r3, [sp, #20]
 800b08a:	4620      	mov	r0, r4
 800b08c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b090:	3a30      	subs	r2, #48	@ 0x30
 800b092:	2a09      	cmp	r2, #9
 800b094:	d903      	bls.n	800b09e <_svfiprintf_r+0x1a6>
 800b096:	2b00      	cmp	r3, #0
 800b098:	d0c6      	beq.n	800b028 <_svfiprintf_r+0x130>
 800b09a:	9105      	str	r1, [sp, #20]
 800b09c:	e7c4      	b.n	800b028 <_svfiprintf_r+0x130>
 800b09e:	4604      	mov	r4, r0
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b0a6:	e7f0      	b.n	800b08a <_svfiprintf_r+0x192>
 800b0a8:	ab03      	add	r3, sp, #12
 800b0aa:	9300      	str	r3, [sp, #0]
 800b0ac:	462a      	mov	r2, r5
 800b0ae:	4638      	mov	r0, r7
 800b0b0:	4b0e      	ldr	r3, [pc, #56]	@ (800b0ec <_svfiprintf_r+0x1f4>)
 800b0b2:	a904      	add	r1, sp, #16
 800b0b4:	f3af 8000 	nop.w
 800b0b8:	1c42      	adds	r2, r0, #1
 800b0ba:	4606      	mov	r6, r0
 800b0bc:	d1d6      	bne.n	800b06c <_svfiprintf_r+0x174>
 800b0be:	89ab      	ldrh	r3, [r5, #12]
 800b0c0:	065b      	lsls	r3, r3, #25
 800b0c2:	f53f af2d 	bmi.w	800af20 <_svfiprintf_r+0x28>
 800b0c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0c8:	e72c      	b.n	800af24 <_svfiprintf_r+0x2c>
 800b0ca:	ab03      	add	r3, sp, #12
 800b0cc:	9300      	str	r3, [sp, #0]
 800b0ce:	462a      	mov	r2, r5
 800b0d0:	4638      	mov	r0, r7
 800b0d2:	4b06      	ldr	r3, [pc, #24]	@ (800b0ec <_svfiprintf_r+0x1f4>)
 800b0d4:	a904      	add	r1, sp, #16
 800b0d6:	f000 fa4b 	bl	800b570 <_printf_i>
 800b0da:	e7ed      	b.n	800b0b8 <_svfiprintf_r+0x1c0>
 800b0dc:	0800beba 	.word	0x0800beba
 800b0e0:	0800bec0 	.word	0x0800bec0
 800b0e4:	0800bec4 	.word	0x0800bec4
 800b0e8:	00000000 	.word	0x00000000
 800b0ec:	0800ae41 	.word	0x0800ae41

0800b0f0 <_sungetc_r>:
 800b0f0:	b538      	push	{r3, r4, r5, lr}
 800b0f2:	1c4b      	adds	r3, r1, #1
 800b0f4:	4614      	mov	r4, r2
 800b0f6:	d103      	bne.n	800b100 <_sungetc_r+0x10>
 800b0f8:	f04f 35ff 	mov.w	r5, #4294967295
 800b0fc:	4628      	mov	r0, r5
 800b0fe:	bd38      	pop	{r3, r4, r5, pc}
 800b100:	8993      	ldrh	r3, [r2, #12]
 800b102:	b2cd      	uxtb	r5, r1
 800b104:	f023 0320 	bic.w	r3, r3, #32
 800b108:	8193      	strh	r3, [r2, #12]
 800b10a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b10c:	6852      	ldr	r2, [r2, #4]
 800b10e:	b18b      	cbz	r3, 800b134 <_sungetc_r+0x44>
 800b110:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800b112:	4293      	cmp	r3, r2
 800b114:	dd08      	ble.n	800b128 <_sungetc_r+0x38>
 800b116:	6823      	ldr	r3, [r4, #0]
 800b118:	1e5a      	subs	r2, r3, #1
 800b11a:	6022      	str	r2, [r4, #0]
 800b11c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b120:	6863      	ldr	r3, [r4, #4]
 800b122:	3301      	adds	r3, #1
 800b124:	6063      	str	r3, [r4, #4]
 800b126:	e7e9      	b.n	800b0fc <_sungetc_r+0xc>
 800b128:	4621      	mov	r1, r4
 800b12a:	f000 fcc4 	bl	800bab6 <__submore>
 800b12e:	2800      	cmp	r0, #0
 800b130:	d0f1      	beq.n	800b116 <_sungetc_r+0x26>
 800b132:	e7e1      	b.n	800b0f8 <_sungetc_r+0x8>
 800b134:	6921      	ldr	r1, [r4, #16]
 800b136:	6823      	ldr	r3, [r4, #0]
 800b138:	b151      	cbz	r1, 800b150 <_sungetc_r+0x60>
 800b13a:	4299      	cmp	r1, r3
 800b13c:	d208      	bcs.n	800b150 <_sungetc_r+0x60>
 800b13e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b142:	42a9      	cmp	r1, r5
 800b144:	d104      	bne.n	800b150 <_sungetc_r+0x60>
 800b146:	3b01      	subs	r3, #1
 800b148:	3201      	adds	r2, #1
 800b14a:	6023      	str	r3, [r4, #0]
 800b14c:	6062      	str	r2, [r4, #4]
 800b14e:	e7d5      	b.n	800b0fc <_sungetc_r+0xc>
 800b150:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800b154:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b158:	6363      	str	r3, [r4, #52]	@ 0x34
 800b15a:	2303      	movs	r3, #3
 800b15c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800b15e:	4623      	mov	r3, r4
 800b160:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b164:	6023      	str	r3, [r4, #0]
 800b166:	2301      	movs	r3, #1
 800b168:	e7dc      	b.n	800b124 <_sungetc_r+0x34>

0800b16a <__ssrefill_r>:
 800b16a:	b510      	push	{r4, lr}
 800b16c:	460c      	mov	r4, r1
 800b16e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800b170:	b169      	cbz	r1, 800b18e <__ssrefill_r+0x24>
 800b172:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b176:	4299      	cmp	r1, r3
 800b178:	d001      	beq.n	800b17e <__ssrefill_r+0x14>
 800b17a:	f7ff fd6b 	bl	800ac54 <_free_r>
 800b17e:	2000      	movs	r0, #0
 800b180:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b182:	6360      	str	r0, [r4, #52]	@ 0x34
 800b184:	6063      	str	r3, [r4, #4]
 800b186:	b113      	cbz	r3, 800b18e <__ssrefill_r+0x24>
 800b188:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800b18a:	6023      	str	r3, [r4, #0]
 800b18c:	bd10      	pop	{r4, pc}
 800b18e:	6923      	ldr	r3, [r4, #16]
 800b190:	f04f 30ff 	mov.w	r0, #4294967295
 800b194:	6023      	str	r3, [r4, #0]
 800b196:	2300      	movs	r3, #0
 800b198:	6063      	str	r3, [r4, #4]
 800b19a:	89a3      	ldrh	r3, [r4, #12]
 800b19c:	f043 0320 	orr.w	r3, r3, #32
 800b1a0:	81a3      	strh	r3, [r4, #12]
 800b1a2:	e7f3      	b.n	800b18c <__ssrefill_r+0x22>

0800b1a4 <__ssvfiscanf_r>:
 800b1a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1a8:	460c      	mov	r4, r1
 800b1aa:	2100      	movs	r1, #0
 800b1ac:	4606      	mov	r6, r0
 800b1ae:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800b1b2:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800b1b6:	49ab      	ldr	r1, [pc, #684]	@ (800b464 <__ssvfiscanf_r+0x2c0>)
 800b1b8:	f10d 0804 	add.w	r8, sp, #4
 800b1bc:	91a0      	str	r1, [sp, #640]	@ 0x280
 800b1be:	49aa      	ldr	r1, [pc, #680]	@ (800b468 <__ssvfiscanf_r+0x2c4>)
 800b1c0:	4faa      	ldr	r7, [pc, #680]	@ (800b46c <__ssvfiscanf_r+0x2c8>)
 800b1c2:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800b1c6:	91a1      	str	r1, [sp, #644]	@ 0x284
 800b1c8:	9300      	str	r3, [sp, #0]
 800b1ca:	f892 9000 	ldrb.w	r9, [r2]
 800b1ce:	f1b9 0f00 	cmp.w	r9, #0
 800b1d2:	f000 8159 	beq.w	800b488 <__ssvfiscanf_r+0x2e4>
 800b1d6:	f817 3009 	ldrb.w	r3, [r7, r9]
 800b1da:	1c55      	adds	r5, r2, #1
 800b1dc:	f013 0308 	ands.w	r3, r3, #8
 800b1e0:	d019      	beq.n	800b216 <__ssvfiscanf_r+0x72>
 800b1e2:	6863      	ldr	r3, [r4, #4]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	dd0f      	ble.n	800b208 <__ssvfiscanf_r+0x64>
 800b1e8:	6823      	ldr	r3, [r4, #0]
 800b1ea:	781a      	ldrb	r2, [r3, #0]
 800b1ec:	5cba      	ldrb	r2, [r7, r2]
 800b1ee:	0712      	lsls	r2, r2, #28
 800b1f0:	d401      	bmi.n	800b1f6 <__ssvfiscanf_r+0x52>
 800b1f2:	462a      	mov	r2, r5
 800b1f4:	e7e9      	b.n	800b1ca <__ssvfiscanf_r+0x26>
 800b1f6:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800b1f8:	3301      	adds	r3, #1
 800b1fa:	3201      	adds	r2, #1
 800b1fc:	9245      	str	r2, [sp, #276]	@ 0x114
 800b1fe:	6862      	ldr	r2, [r4, #4]
 800b200:	6023      	str	r3, [r4, #0]
 800b202:	3a01      	subs	r2, #1
 800b204:	6062      	str	r2, [r4, #4]
 800b206:	e7ec      	b.n	800b1e2 <__ssvfiscanf_r+0x3e>
 800b208:	4621      	mov	r1, r4
 800b20a:	4630      	mov	r0, r6
 800b20c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800b20e:	4798      	blx	r3
 800b210:	2800      	cmp	r0, #0
 800b212:	d0e9      	beq.n	800b1e8 <__ssvfiscanf_r+0x44>
 800b214:	e7ed      	b.n	800b1f2 <__ssvfiscanf_r+0x4e>
 800b216:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800b21a:	f040 8086 	bne.w	800b32a <__ssvfiscanf_r+0x186>
 800b21e:	9341      	str	r3, [sp, #260]	@ 0x104
 800b220:	9343      	str	r3, [sp, #268]	@ 0x10c
 800b222:	7853      	ldrb	r3, [r2, #1]
 800b224:	2b2a      	cmp	r3, #42	@ 0x2a
 800b226:	bf04      	itt	eq
 800b228:	2310      	moveq	r3, #16
 800b22a:	1c95      	addeq	r5, r2, #2
 800b22c:	f04f 020a 	mov.w	r2, #10
 800b230:	bf08      	it	eq
 800b232:	9341      	streq	r3, [sp, #260]	@ 0x104
 800b234:	46aa      	mov	sl, r5
 800b236:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800b23a:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800b23e:	2b09      	cmp	r3, #9
 800b240:	d91e      	bls.n	800b280 <__ssvfiscanf_r+0xdc>
 800b242:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 800b470 <__ssvfiscanf_r+0x2cc>
 800b246:	2203      	movs	r2, #3
 800b248:	4658      	mov	r0, fp
 800b24a:	f000 fc97 	bl	800bb7c <memchr>
 800b24e:	b138      	cbz	r0, 800b260 <__ssvfiscanf_r+0xbc>
 800b250:	2301      	movs	r3, #1
 800b252:	4655      	mov	r5, sl
 800b254:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800b256:	eba0 000b 	sub.w	r0, r0, fp
 800b25a:	4083      	lsls	r3, r0
 800b25c:	4313      	orrs	r3, r2
 800b25e:	9341      	str	r3, [sp, #260]	@ 0x104
 800b260:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b264:	2b78      	cmp	r3, #120	@ 0x78
 800b266:	d806      	bhi.n	800b276 <__ssvfiscanf_r+0xd2>
 800b268:	2b57      	cmp	r3, #87	@ 0x57
 800b26a:	d810      	bhi.n	800b28e <__ssvfiscanf_r+0xea>
 800b26c:	2b25      	cmp	r3, #37	@ 0x25
 800b26e:	d05c      	beq.n	800b32a <__ssvfiscanf_r+0x186>
 800b270:	d856      	bhi.n	800b320 <__ssvfiscanf_r+0x17c>
 800b272:	2b00      	cmp	r3, #0
 800b274:	d074      	beq.n	800b360 <__ssvfiscanf_r+0x1bc>
 800b276:	2303      	movs	r3, #3
 800b278:	9347      	str	r3, [sp, #284]	@ 0x11c
 800b27a:	230a      	movs	r3, #10
 800b27c:	9342      	str	r3, [sp, #264]	@ 0x108
 800b27e:	e087      	b.n	800b390 <__ssvfiscanf_r+0x1ec>
 800b280:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800b282:	4655      	mov	r5, sl
 800b284:	fb02 1103 	mla	r1, r2, r3, r1
 800b288:	3930      	subs	r1, #48	@ 0x30
 800b28a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800b28c:	e7d2      	b.n	800b234 <__ssvfiscanf_r+0x90>
 800b28e:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800b292:	2a20      	cmp	r2, #32
 800b294:	d8ef      	bhi.n	800b276 <__ssvfiscanf_r+0xd2>
 800b296:	a101      	add	r1, pc, #4	@ (adr r1, 800b29c <__ssvfiscanf_r+0xf8>)
 800b298:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b29c:	0800b36f 	.word	0x0800b36f
 800b2a0:	0800b277 	.word	0x0800b277
 800b2a4:	0800b277 	.word	0x0800b277
 800b2a8:	0800b3c9 	.word	0x0800b3c9
 800b2ac:	0800b277 	.word	0x0800b277
 800b2b0:	0800b277 	.word	0x0800b277
 800b2b4:	0800b277 	.word	0x0800b277
 800b2b8:	0800b277 	.word	0x0800b277
 800b2bc:	0800b277 	.word	0x0800b277
 800b2c0:	0800b277 	.word	0x0800b277
 800b2c4:	0800b277 	.word	0x0800b277
 800b2c8:	0800b3df 	.word	0x0800b3df
 800b2cc:	0800b3c5 	.word	0x0800b3c5
 800b2d0:	0800b327 	.word	0x0800b327
 800b2d4:	0800b327 	.word	0x0800b327
 800b2d8:	0800b327 	.word	0x0800b327
 800b2dc:	0800b277 	.word	0x0800b277
 800b2e0:	0800b381 	.word	0x0800b381
 800b2e4:	0800b277 	.word	0x0800b277
 800b2e8:	0800b277 	.word	0x0800b277
 800b2ec:	0800b277 	.word	0x0800b277
 800b2f0:	0800b277 	.word	0x0800b277
 800b2f4:	0800b3ef 	.word	0x0800b3ef
 800b2f8:	0800b389 	.word	0x0800b389
 800b2fc:	0800b367 	.word	0x0800b367
 800b300:	0800b277 	.word	0x0800b277
 800b304:	0800b277 	.word	0x0800b277
 800b308:	0800b3eb 	.word	0x0800b3eb
 800b30c:	0800b277 	.word	0x0800b277
 800b310:	0800b3c5 	.word	0x0800b3c5
 800b314:	0800b277 	.word	0x0800b277
 800b318:	0800b277 	.word	0x0800b277
 800b31c:	0800b36f 	.word	0x0800b36f
 800b320:	3b45      	subs	r3, #69	@ 0x45
 800b322:	2b02      	cmp	r3, #2
 800b324:	d8a7      	bhi.n	800b276 <__ssvfiscanf_r+0xd2>
 800b326:	2305      	movs	r3, #5
 800b328:	e031      	b.n	800b38e <__ssvfiscanf_r+0x1ea>
 800b32a:	6863      	ldr	r3, [r4, #4]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	dd0d      	ble.n	800b34c <__ssvfiscanf_r+0x1a8>
 800b330:	6823      	ldr	r3, [r4, #0]
 800b332:	781a      	ldrb	r2, [r3, #0]
 800b334:	454a      	cmp	r2, r9
 800b336:	f040 80a7 	bne.w	800b488 <__ssvfiscanf_r+0x2e4>
 800b33a:	3301      	adds	r3, #1
 800b33c:	6862      	ldr	r2, [r4, #4]
 800b33e:	6023      	str	r3, [r4, #0]
 800b340:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800b342:	3a01      	subs	r2, #1
 800b344:	3301      	adds	r3, #1
 800b346:	6062      	str	r2, [r4, #4]
 800b348:	9345      	str	r3, [sp, #276]	@ 0x114
 800b34a:	e752      	b.n	800b1f2 <__ssvfiscanf_r+0x4e>
 800b34c:	4621      	mov	r1, r4
 800b34e:	4630      	mov	r0, r6
 800b350:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800b352:	4798      	blx	r3
 800b354:	2800      	cmp	r0, #0
 800b356:	d0eb      	beq.n	800b330 <__ssvfiscanf_r+0x18c>
 800b358:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800b35a:	2800      	cmp	r0, #0
 800b35c:	f040 808c 	bne.w	800b478 <__ssvfiscanf_r+0x2d4>
 800b360:	f04f 30ff 	mov.w	r0, #4294967295
 800b364:	e08c      	b.n	800b480 <__ssvfiscanf_r+0x2dc>
 800b366:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800b368:	f042 0220 	orr.w	r2, r2, #32
 800b36c:	9241      	str	r2, [sp, #260]	@ 0x104
 800b36e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800b370:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b374:	9241      	str	r2, [sp, #260]	@ 0x104
 800b376:	2210      	movs	r2, #16
 800b378:	2b6e      	cmp	r3, #110	@ 0x6e
 800b37a:	9242      	str	r2, [sp, #264]	@ 0x108
 800b37c:	d902      	bls.n	800b384 <__ssvfiscanf_r+0x1e0>
 800b37e:	e005      	b.n	800b38c <__ssvfiscanf_r+0x1e8>
 800b380:	2300      	movs	r3, #0
 800b382:	9342      	str	r3, [sp, #264]	@ 0x108
 800b384:	2303      	movs	r3, #3
 800b386:	e002      	b.n	800b38e <__ssvfiscanf_r+0x1ea>
 800b388:	2308      	movs	r3, #8
 800b38a:	9342      	str	r3, [sp, #264]	@ 0x108
 800b38c:	2304      	movs	r3, #4
 800b38e:	9347      	str	r3, [sp, #284]	@ 0x11c
 800b390:	6863      	ldr	r3, [r4, #4]
 800b392:	2b00      	cmp	r3, #0
 800b394:	dd39      	ble.n	800b40a <__ssvfiscanf_r+0x266>
 800b396:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800b398:	0659      	lsls	r1, r3, #25
 800b39a:	d404      	bmi.n	800b3a6 <__ssvfiscanf_r+0x202>
 800b39c:	6823      	ldr	r3, [r4, #0]
 800b39e:	781a      	ldrb	r2, [r3, #0]
 800b3a0:	5cba      	ldrb	r2, [r7, r2]
 800b3a2:	0712      	lsls	r2, r2, #28
 800b3a4:	d438      	bmi.n	800b418 <__ssvfiscanf_r+0x274>
 800b3a6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800b3a8:	2b02      	cmp	r3, #2
 800b3aa:	dc47      	bgt.n	800b43c <__ssvfiscanf_r+0x298>
 800b3ac:	466b      	mov	r3, sp
 800b3ae:	4622      	mov	r2, r4
 800b3b0:	4630      	mov	r0, r6
 800b3b2:	a941      	add	r1, sp, #260	@ 0x104
 800b3b4:	f000 f9fa 	bl	800b7ac <_scanf_chars>
 800b3b8:	2801      	cmp	r0, #1
 800b3ba:	d065      	beq.n	800b488 <__ssvfiscanf_r+0x2e4>
 800b3bc:	2802      	cmp	r0, #2
 800b3be:	f47f af18 	bne.w	800b1f2 <__ssvfiscanf_r+0x4e>
 800b3c2:	e7c9      	b.n	800b358 <__ssvfiscanf_r+0x1b4>
 800b3c4:	220a      	movs	r2, #10
 800b3c6:	e7d7      	b.n	800b378 <__ssvfiscanf_r+0x1d4>
 800b3c8:	4629      	mov	r1, r5
 800b3ca:	4640      	mov	r0, r8
 800b3cc:	f000 fb3a 	bl	800ba44 <__sccl>
 800b3d0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800b3d2:	4605      	mov	r5, r0
 800b3d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3d8:	9341      	str	r3, [sp, #260]	@ 0x104
 800b3da:	2301      	movs	r3, #1
 800b3dc:	e7d7      	b.n	800b38e <__ssvfiscanf_r+0x1ea>
 800b3de:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800b3e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3e4:	9341      	str	r3, [sp, #260]	@ 0x104
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	e7d1      	b.n	800b38e <__ssvfiscanf_r+0x1ea>
 800b3ea:	2302      	movs	r3, #2
 800b3ec:	e7cf      	b.n	800b38e <__ssvfiscanf_r+0x1ea>
 800b3ee:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800b3f0:	06c3      	lsls	r3, r0, #27
 800b3f2:	f53f aefe 	bmi.w	800b1f2 <__ssvfiscanf_r+0x4e>
 800b3f6:	9b00      	ldr	r3, [sp, #0]
 800b3f8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800b3fa:	1d19      	adds	r1, r3, #4
 800b3fc:	9100      	str	r1, [sp, #0]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	07c0      	lsls	r0, r0, #31
 800b402:	bf4c      	ite	mi
 800b404:	801a      	strhmi	r2, [r3, #0]
 800b406:	601a      	strpl	r2, [r3, #0]
 800b408:	e6f3      	b.n	800b1f2 <__ssvfiscanf_r+0x4e>
 800b40a:	4621      	mov	r1, r4
 800b40c:	4630      	mov	r0, r6
 800b40e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800b410:	4798      	blx	r3
 800b412:	2800      	cmp	r0, #0
 800b414:	d0bf      	beq.n	800b396 <__ssvfiscanf_r+0x1f2>
 800b416:	e79f      	b.n	800b358 <__ssvfiscanf_r+0x1b4>
 800b418:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800b41a:	3201      	adds	r2, #1
 800b41c:	9245      	str	r2, [sp, #276]	@ 0x114
 800b41e:	6862      	ldr	r2, [r4, #4]
 800b420:	3a01      	subs	r2, #1
 800b422:	2a00      	cmp	r2, #0
 800b424:	6062      	str	r2, [r4, #4]
 800b426:	dd02      	ble.n	800b42e <__ssvfiscanf_r+0x28a>
 800b428:	3301      	adds	r3, #1
 800b42a:	6023      	str	r3, [r4, #0]
 800b42c:	e7b6      	b.n	800b39c <__ssvfiscanf_r+0x1f8>
 800b42e:	4621      	mov	r1, r4
 800b430:	4630      	mov	r0, r6
 800b432:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800b434:	4798      	blx	r3
 800b436:	2800      	cmp	r0, #0
 800b438:	d0b0      	beq.n	800b39c <__ssvfiscanf_r+0x1f8>
 800b43a:	e78d      	b.n	800b358 <__ssvfiscanf_r+0x1b4>
 800b43c:	2b04      	cmp	r3, #4
 800b43e:	dc06      	bgt.n	800b44e <__ssvfiscanf_r+0x2aa>
 800b440:	466b      	mov	r3, sp
 800b442:	4622      	mov	r2, r4
 800b444:	4630      	mov	r0, r6
 800b446:	a941      	add	r1, sp, #260	@ 0x104
 800b448:	f000 fa0a 	bl	800b860 <_scanf_i>
 800b44c:	e7b4      	b.n	800b3b8 <__ssvfiscanf_r+0x214>
 800b44e:	4b09      	ldr	r3, [pc, #36]	@ (800b474 <__ssvfiscanf_r+0x2d0>)
 800b450:	2b00      	cmp	r3, #0
 800b452:	f43f aece 	beq.w	800b1f2 <__ssvfiscanf_r+0x4e>
 800b456:	466b      	mov	r3, sp
 800b458:	4622      	mov	r2, r4
 800b45a:	4630      	mov	r0, r6
 800b45c:	a941      	add	r1, sp, #260	@ 0x104
 800b45e:	f3af 8000 	nop.w
 800b462:	e7a9      	b.n	800b3b8 <__ssvfiscanf_r+0x214>
 800b464:	0800b0f1 	.word	0x0800b0f1
 800b468:	0800b16b 	.word	0x0800b16b
 800b46c:	0800bf09 	.word	0x0800bf09
 800b470:	0800bec0 	.word	0x0800bec0
 800b474:	00000000 	.word	0x00000000
 800b478:	89a3      	ldrh	r3, [r4, #12]
 800b47a:	065b      	lsls	r3, r3, #25
 800b47c:	f53f af70 	bmi.w	800b360 <__ssvfiscanf_r+0x1bc>
 800b480:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800b484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b488:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800b48a:	e7f9      	b.n	800b480 <__ssvfiscanf_r+0x2dc>

0800b48c <_printf_common>:
 800b48c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b490:	4616      	mov	r6, r2
 800b492:	4698      	mov	r8, r3
 800b494:	688a      	ldr	r2, [r1, #8]
 800b496:	690b      	ldr	r3, [r1, #16]
 800b498:	4607      	mov	r7, r0
 800b49a:	4293      	cmp	r3, r2
 800b49c:	bfb8      	it	lt
 800b49e:	4613      	movlt	r3, r2
 800b4a0:	6033      	str	r3, [r6, #0]
 800b4a2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b4a6:	460c      	mov	r4, r1
 800b4a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b4ac:	b10a      	cbz	r2, 800b4b2 <_printf_common+0x26>
 800b4ae:	3301      	adds	r3, #1
 800b4b0:	6033      	str	r3, [r6, #0]
 800b4b2:	6823      	ldr	r3, [r4, #0]
 800b4b4:	0699      	lsls	r1, r3, #26
 800b4b6:	bf42      	ittt	mi
 800b4b8:	6833      	ldrmi	r3, [r6, #0]
 800b4ba:	3302      	addmi	r3, #2
 800b4bc:	6033      	strmi	r3, [r6, #0]
 800b4be:	6825      	ldr	r5, [r4, #0]
 800b4c0:	f015 0506 	ands.w	r5, r5, #6
 800b4c4:	d106      	bne.n	800b4d4 <_printf_common+0x48>
 800b4c6:	f104 0a19 	add.w	sl, r4, #25
 800b4ca:	68e3      	ldr	r3, [r4, #12]
 800b4cc:	6832      	ldr	r2, [r6, #0]
 800b4ce:	1a9b      	subs	r3, r3, r2
 800b4d0:	42ab      	cmp	r3, r5
 800b4d2:	dc2b      	bgt.n	800b52c <_printf_common+0xa0>
 800b4d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b4d8:	6822      	ldr	r2, [r4, #0]
 800b4da:	3b00      	subs	r3, #0
 800b4dc:	bf18      	it	ne
 800b4de:	2301      	movne	r3, #1
 800b4e0:	0692      	lsls	r2, r2, #26
 800b4e2:	d430      	bmi.n	800b546 <_printf_common+0xba>
 800b4e4:	4641      	mov	r1, r8
 800b4e6:	4638      	mov	r0, r7
 800b4e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b4ec:	47c8      	blx	r9
 800b4ee:	3001      	adds	r0, #1
 800b4f0:	d023      	beq.n	800b53a <_printf_common+0xae>
 800b4f2:	6823      	ldr	r3, [r4, #0]
 800b4f4:	6922      	ldr	r2, [r4, #16]
 800b4f6:	f003 0306 	and.w	r3, r3, #6
 800b4fa:	2b04      	cmp	r3, #4
 800b4fc:	bf14      	ite	ne
 800b4fe:	2500      	movne	r5, #0
 800b500:	6833      	ldreq	r3, [r6, #0]
 800b502:	f04f 0600 	mov.w	r6, #0
 800b506:	bf08      	it	eq
 800b508:	68e5      	ldreq	r5, [r4, #12]
 800b50a:	f104 041a 	add.w	r4, r4, #26
 800b50e:	bf08      	it	eq
 800b510:	1aed      	subeq	r5, r5, r3
 800b512:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b516:	bf08      	it	eq
 800b518:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b51c:	4293      	cmp	r3, r2
 800b51e:	bfc4      	itt	gt
 800b520:	1a9b      	subgt	r3, r3, r2
 800b522:	18ed      	addgt	r5, r5, r3
 800b524:	42b5      	cmp	r5, r6
 800b526:	d11a      	bne.n	800b55e <_printf_common+0xd2>
 800b528:	2000      	movs	r0, #0
 800b52a:	e008      	b.n	800b53e <_printf_common+0xb2>
 800b52c:	2301      	movs	r3, #1
 800b52e:	4652      	mov	r2, sl
 800b530:	4641      	mov	r1, r8
 800b532:	4638      	mov	r0, r7
 800b534:	47c8      	blx	r9
 800b536:	3001      	adds	r0, #1
 800b538:	d103      	bne.n	800b542 <_printf_common+0xb6>
 800b53a:	f04f 30ff 	mov.w	r0, #4294967295
 800b53e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b542:	3501      	adds	r5, #1
 800b544:	e7c1      	b.n	800b4ca <_printf_common+0x3e>
 800b546:	2030      	movs	r0, #48	@ 0x30
 800b548:	18e1      	adds	r1, r4, r3
 800b54a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b54e:	1c5a      	adds	r2, r3, #1
 800b550:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b554:	4422      	add	r2, r4
 800b556:	3302      	adds	r3, #2
 800b558:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b55c:	e7c2      	b.n	800b4e4 <_printf_common+0x58>
 800b55e:	2301      	movs	r3, #1
 800b560:	4622      	mov	r2, r4
 800b562:	4641      	mov	r1, r8
 800b564:	4638      	mov	r0, r7
 800b566:	47c8      	blx	r9
 800b568:	3001      	adds	r0, #1
 800b56a:	d0e6      	beq.n	800b53a <_printf_common+0xae>
 800b56c:	3601      	adds	r6, #1
 800b56e:	e7d9      	b.n	800b524 <_printf_common+0x98>

0800b570 <_printf_i>:
 800b570:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b574:	7e0f      	ldrb	r7, [r1, #24]
 800b576:	4691      	mov	r9, r2
 800b578:	2f78      	cmp	r7, #120	@ 0x78
 800b57a:	4680      	mov	r8, r0
 800b57c:	460c      	mov	r4, r1
 800b57e:	469a      	mov	sl, r3
 800b580:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b582:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b586:	d807      	bhi.n	800b598 <_printf_i+0x28>
 800b588:	2f62      	cmp	r7, #98	@ 0x62
 800b58a:	d80a      	bhi.n	800b5a2 <_printf_i+0x32>
 800b58c:	2f00      	cmp	r7, #0
 800b58e:	f000 80d1 	beq.w	800b734 <_printf_i+0x1c4>
 800b592:	2f58      	cmp	r7, #88	@ 0x58
 800b594:	f000 80b8 	beq.w	800b708 <_printf_i+0x198>
 800b598:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b59c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b5a0:	e03a      	b.n	800b618 <_printf_i+0xa8>
 800b5a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b5a6:	2b15      	cmp	r3, #21
 800b5a8:	d8f6      	bhi.n	800b598 <_printf_i+0x28>
 800b5aa:	a101      	add	r1, pc, #4	@ (adr r1, 800b5b0 <_printf_i+0x40>)
 800b5ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b5b0:	0800b609 	.word	0x0800b609
 800b5b4:	0800b61d 	.word	0x0800b61d
 800b5b8:	0800b599 	.word	0x0800b599
 800b5bc:	0800b599 	.word	0x0800b599
 800b5c0:	0800b599 	.word	0x0800b599
 800b5c4:	0800b599 	.word	0x0800b599
 800b5c8:	0800b61d 	.word	0x0800b61d
 800b5cc:	0800b599 	.word	0x0800b599
 800b5d0:	0800b599 	.word	0x0800b599
 800b5d4:	0800b599 	.word	0x0800b599
 800b5d8:	0800b599 	.word	0x0800b599
 800b5dc:	0800b71b 	.word	0x0800b71b
 800b5e0:	0800b647 	.word	0x0800b647
 800b5e4:	0800b6d5 	.word	0x0800b6d5
 800b5e8:	0800b599 	.word	0x0800b599
 800b5ec:	0800b599 	.word	0x0800b599
 800b5f0:	0800b73d 	.word	0x0800b73d
 800b5f4:	0800b599 	.word	0x0800b599
 800b5f8:	0800b647 	.word	0x0800b647
 800b5fc:	0800b599 	.word	0x0800b599
 800b600:	0800b599 	.word	0x0800b599
 800b604:	0800b6dd 	.word	0x0800b6dd
 800b608:	6833      	ldr	r3, [r6, #0]
 800b60a:	1d1a      	adds	r2, r3, #4
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	6032      	str	r2, [r6, #0]
 800b610:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b614:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b618:	2301      	movs	r3, #1
 800b61a:	e09c      	b.n	800b756 <_printf_i+0x1e6>
 800b61c:	6833      	ldr	r3, [r6, #0]
 800b61e:	6820      	ldr	r0, [r4, #0]
 800b620:	1d19      	adds	r1, r3, #4
 800b622:	6031      	str	r1, [r6, #0]
 800b624:	0606      	lsls	r6, r0, #24
 800b626:	d501      	bpl.n	800b62c <_printf_i+0xbc>
 800b628:	681d      	ldr	r5, [r3, #0]
 800b62a:	e003      	b.n	800b634 <_printf_i+0xc4>
 800b62c:	0645      	lsls	r5, r0, #25
 800b62e:	d5fb      	bpl.n	800b628 <_printf_i+0xb8>
 800b630:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b634:	2d00      	cmp	r5, #0
 800b636:	da03      	bge.n	800b640 <_printf_i+0xd0>
 800b638:	232d      	movs	r3, #45	@ 0x2d
 800b63a:	426d      	negs	r5, r5
 800b63c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b640:	230a      	movs	r3, #10
 800b642:	4858      	ldr	r0, [pc, #352]	@ (800b7a4 <_printf_i+0x234>)
 800b644:	e011      	b.n	800b66a <_printf_i+0xfa>
 800b646:	6821      	ldr	r1, [r4, #0]
 800b648:	6833      	ldr	r3, [r6, #0]
 800b64a:	0608      	lsls	r0, r1, #24
 800b64c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b650:	d402      	bmi.n	800b658 <_printf_i+0xe8>
 800b652:	0649      	lsls	r1, r1, #25
 800b654:	bf48      	it	mi
 800b656:	b2ad      	uxthmi	r5, r5
 800b658:	2f6f      	cmp	r7, #111	@ 0x6f
 800b65a:	6033      	str	r3, [r6, #0]
 800b65c:	bf14      	ite	ne
 800b65e:	230a      	movne	r3, #10
 800b660:	2308      	moveq	r3, #8
 800b662:	4850      	ldr	r0, [pc, #320]	@ (800b7a4 <_printf_i+0x234>)
 800b664:	2100      	movs	r1, #0
 800b666:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b66a:	6866      	ldr	r6, [r4, #4]
 800b66c:	2e00      	cmp	r6, #0
 800b66e:	60a6      	str	r6, [r4, #8]
 800b670:	db05      	blt.n	800b67e <_printf_i+0x10e>
 800b672:	6821      	ldr	r1, [r4, #0]
 800b674:	432e      	orrs	r6, r5
 800b676:	f021 0104 	bic.w	r1, r1, #4
 800b67a:	6021      	str	r1, [r4, #0]
 800b67c:	d04b      	beq.n	800b716 <_printf_i+0x1a6>
 800b67e:	4616      	mov	r6, r2
 800b680:	fbb5 f1f3 	udiv	r1, r5, r3
 800b684:	fb03 5711 	mls	r7, r3, r1, r5
 800b688:	5dc7      	ldrb	r7, [r0, r7]
 800b68a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b68e:	462f      	mov	r7, r5
 800b690:	42bb      	cmp	r3, r7
 800b692:	460d      	mov	r5, r1
 800b694:	d9f4      	bls.n	800b680 <_printf_i+0x110>
 800b696:	2b08      	cmp	r3, #8
 800b698:	d10b      	bne.n	800b6b2 <_printf_i+0x142>
 800b69a:	6823      	ldr	r3, [r4, #0]
 800b69c:	07df      	lsls	r7, r3, #31
 800b69e:	d508      	bpl.n	800b6b2 <_printf_i+0x142>
 800b6a0:	6923      	ldr	r3, [r4, #16]
 800b6a2:	6861      	ldr	r1, [r4, #4]
 800b6a4:	4299      	cmp	r1, r3
 800b6a6:	bfde      	ittt	le
 800b6a8:	2330      	movle	r3, #48	@ 0x30
 800b6aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b6ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b6b2:	1b92      	subs	r2, r2, r6
 800b6b4:	6122      	str	r2, [r4, #16]
 800b6b6:	464b      	mov	r3, r9
 800b6b8:	4621      	mov	r1, r4
 800b6ba:	4640      	mov	r0, r8
 800b6bc:	f8cd a000 	str.w	sl, [sp]
 800b6c0:	aa03      	add	r2, sp, #12
 800b6c2:	f7ff fee3 	bl	800b48c <_printf_common>
 800b6c6:	3001      	adds	r0, #1
 800b6c8:	d14a      	bne.n	800b760 <_printf_i+0x1f0>
 800b6ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b6ce:	b004      	add	sp, #16
 800b6d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6d4:	6823      	ldr	r3, [r4, #0]
 800b6d6:	f043 0320 	orr.w	r3, r3, #32
 800b6da:	6023      	str	r3, [r4, #0]
 800b6dc:	2778      	movs	r7, #120	@ 0x78
 800b6de:	4832      	ldr	r0, [pc, #200]	@ (800b7a8 <_printf_i+0x238>)
 800b6e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b6e4:	6823      	ldr	r3, [r4, #0]
 800b6e6:	6831      	ldr	r1, [r6, #0]
 800b6e8:	061f      	lsls	r7, r3, #24
 800b6ea:	f851 5b04 	ldr.w	r5, [r1], #4
 800b6ee:	d402      	bmi.n	800b6f6 <_printf_i+0x186>
 800b6f0:	065f      	lsls	r7, r3, #25
 800b6f2:	bf48      	it	mi
 800b6f4:	b2ad      	uxthmi	r5, r5
 800b6f6:	6031      	str	r1, [r6, #0]
 800b6f8:	07d9      	lsls	r1, r3, #31
 800b6fa:	bf44      	itt	mi
 800b6fc:	f043 0320 	orrmi.w	r3, r3, #32
 800b700:	6023      	strmi	r3, [r4, #0]
 800b702:	b11d      	cbz	r5, 800b70c <_printf_i+0x19c>
 800b704:	2310      	movs	r3, #16
 800b706:	e7ad      	b.n	800b664 <_printf_i+0xf4>
 800b708:	4826      	ldr	r0, [pc, #152]	@ (800b7a4 <_printf_i+0x234>)
 800b70a:	e7e9      	b.n	800b6e0 <_printf_i+0x170>
 800b70c:	6823      	ldr	r3, [r4, #0]
 800b70e:	f023 0320 	bic.w	r3, r3, #32
 800b712:	6023      	str	r3, [r4, #0]
 800b714:	e7f6      	b.n	800b704 <_printf_i+0x194>
 800b716:	4616      	mov	r6, r2
 800b718:	e7bd      	b.n	800b696 <_printf_i+0x126>
 800b71a:	6833      	ldr	r3, [r6, #0]
 800b71c:	6825      	ldr	r5, [r4, #0]
 800b71e:	1d18      	adds	r0, r3, #4
 800b720:	6961      	ldr	r1, [r4, #20]
 800b722:	6030      	str	r0, [r6, #0]
 800b724:	062e      	lsls	r6, r5, #24
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	d501      	bpl.n	800b72e <_printf_i+0x1be>
 800b72a:	6019      	str	r1, [r3, #0]
 800b72c:	e002      	b.n	800b734 <_printf_i+0x1c4>
 800b72e:	0668      	lsls	r0, r5, #25
 800b730:	d5fb      	bpl.n	800b72a <_printf_i+0x1ba>
 800b732:	8019      	strh	r1, [r3, #0]
 800b734:	2300      	movs	r3, #0
 800b736:	4616      	mov	r6, r2
 800b738:	6123      	str	r3, [r4, #16]
 800b73a:	e7bc      	b.n	800b6b6 <_printf_i+0x146>
 800b73c:	6833      	ldr	r3, [r6, #0]
 800b73e:	2100      	movs	r1, #0
 800b740:	1d1a      	adds	r2, r3, #4
 800b742:	6032      	str	r2, [r6, #0]
 800b744:	681e      	ldr	r6, [r3, #0]
 800b746:	6862      	ldr	r2, [r4, #4]
 800b748:	4630      	mov	r0, r6
 800b74a:	f000 fa17 	bl	800bb7c <memchr>
 800b74e:	b108      	cbz	r0, 800b754 <_printf_i+0x1e4>
 800b750:	1b80      	subs	r0, r0, r6
 800b752:	6060      	str	r0, [r4, #4]
 800b754:	6863      	ldr	r3, [r4, #4]
 800b756:	6123      	str	r3, [r4, #16]
 800b758:	2300      	movs	r3, #0
 800b75a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b75e:	e7aa      	b.n	800b6b6 <_printf_i+0x146>
 800b760:	4632      	mov	r2, r6
 800b762:	4649      	mov	r1, r9
 800b764:	4640      	mov	r0, r8
 800b766:	6923      	ldr	r3, [r4, #16]
 800b768:	47d0      	blx	sl
 800b76a:	3001      	adds	r0, #1
 800b76c:	d0ad      	beq.n	800b6ca <_printf_i+0x15a>
 800b76e:	6823      	ldr	r3, [r4, #0]
 800b770:	079b      	lsls	r3, r3, #30
 800b772:	d413      	bmi.n	800b79c <_printf_i+0x22c>
 800b774:	68e0      	ldr	r0, [r4, #12]
 800b776:	9b03      	ldr	r3, [sp, #12]
 800b778:	4298      	cmp	r0, r3
 800b77a:	bfb8      	it	lt
 800b77c:	4618      	movlt	r0, r3
 800b77e:	e7a6      	b.n	800b6ce <_printf_i+0x15e>
 800b780:	2301      	movs	r3, #1
 800b782:	4632      	mov	r2, r6
 800b784:	4649      	mov	r1, r9
 800b786:	4640      	mov	r0, r8
 800b788:	47d0      	blx	sl
 800b78a:	3001      	adds	r0, #1
 800b78c:	d09d      	beq.n	800b6ca <_printf_i+0x15a>
 800b78e:	3501      	adds	r5, #1
 800b790:	68e3      	ldr	r3, [r4, #12]
 800b792:	9903      	ldr	r1, [sp, #12]
 800b794:	1a5b      	subs	r3, r3, r1
 800b796:	42ab      	cmp	r3, r5
 800b798:	dcf2      	bgt.n	800b780 <_printf_i+0x210>
 800b79a:	e7eb      	b.n	800b774 <_printf_i+0x204>
 800b79c:	2500      	movs	r5, #0
 800b79e:	f104 0619 	add.w	r6, r4, #25
 800b7a2:	e7f5      	b.n	800b790 <_printf_i+0x220>
 800b7a4:	0800becb 	.word	0x0800becb
 800b7a8:	0800bedc 	.word	0x0800bedc

0800b7ac <_scanf_chars>:
 800b7ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7b0:	4615      	mov	r5, r2
 800b7b2:	688a      	ldr	r2, [r1, #8]
 800b7b4:	4680      	mov	r8, r0
 800b7b6:	460c      	mov	r4, r1
 800b7b8:	b932      	cbnz	r2, 800b7c8 <_scanf_chars+0x1c>
 800b7ba:	698a      	ldr	r2, [r1, #24]
 800b7bc:	2a00      	cmp	r2, #0
 800b7be:	bf14      	ite	ne
 800b7c0:	f04f 32ff 	movne.w	r2, #4294967295
 800b7c4:	2201      	moveq	r2, #1
 800b7c6:	608a      	str	r2, [r1, #8]
 800b7c8:	2700      	movs	r7, #0
 800b7ca:	6822      	ldr	r2, [r4, #0]
 800b7cc:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800b85c <_scanf_chars+0xb0>
 800b7d0:	06d1      	lsls	r1, r2, #27
 800b7d2:	bf5f      	itttt	pl
 800b7d4:	681a      	ldrpl	r2, [r3, #0]
 800b7d6:	1d11      	addpl	r1, r2, #4
 800b7d8:	6019      	strpl	r1, [r3, #0]
 800b7da:	6816      	ldrpl	r6, [r2, #0]
 800b7dc:	69a0      	ldr	r0, [r4, #24]
 800b7de:	b188      	cbz	r0, 800b804 <_scanf_chars+0x58>
 800b7e0:	2801      	cmp	r0, #1
 800b7e2:	d107      	bne.n	800b7f4 <_scanf_chars+0x48>
 800b7e4:	682b      	ldr	r3, [r5, #0]
 800b7e6:	781a      	ldrb	r2, [r3, #0]
 800b7e8:	6963      	ldr	r3, [r4, #20]
 800b7ea:	5c9b      	ldrb	r3, [r3, r2]
 800b7ec:	b953      	cbnz	r3, 800b804 <_scanf_chars+0x58>
 800b7ee:	2f00      	cmp	r7, #0
 800b7f0:	d031      	beq.n	800b856 <_scanf_chars+0xaa>
 800b7f2:	e022      	b.n	800b83a <_scanf_chars+0x8e>
 800b7f4:	2802      	cmp	r0, #2
 800b7f6:	d120      	bne.n	800b83a <_scanf_chars+0x8e>
 800b7f8:	682b      	ldr	r3, [r5, #0]
 800b7fa:	781b      	ldrb	r3, [r3, #0]
 800b7fc:	f819 3003 	ldrb.w	r3, [r9, r3]
 800b800:	071b      	lsls	r3, r3, #28
 800b802:	d41a      	bmi.n	800b83a <_scanf_chars+0x8e>
 800b804:	6823      	ldr	r3, [r4, #0]
 800b806:	3701      	adds	r7, #1
 800b808:	06da      	lsls	r2, r3, #27
 800b80a:	bf5e      	ittt	pl
 800b80c:	682b      	ldrpl	r3, [r5, #0]
 800b80e:	781b      	ldrbpl	r3, [r3, #0]
 800b810:	f806 3b01 	strbpl.w	r3, [r6], #1
 800b814:	682a      	ldr	r2, [r5, #0]
 800b816:	686b      	ldr	r3, [r5, #4]
 800b818:	3201      	adds	r2, #1
 800b81a:	602a      	str	r2, [r5, #0]
 800b81c:	68a2      	ldr	r2, [r4, #8]
 800b81e:	3b01      	subs	r3, #1
 800b820:	3a01      	subs	r2, #1
 800b822:	606b      	str	r3, [r5, #4]
 800b824:	60a2      	str	r2, [r4, #8]
 800b826:	b142      	cbz	r2, 800b83a <_scanf_chars+0x8e>
 800b828:	2b00      	cmp	r3, #0
 800b82a:	dcd7      	bgt.n	800b7dc <_scanf_chars+0x30>
 800b82c:	4629      	mov	r1, r5
 800b82e:	4640      	mov	r0, r8
 800b830:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b834:	4798      	blx	r3
 800b836:	2800      	cmp	r0, #0
 800b838:	d0d0      	beq.n	800b7dc <_scanf_chars+0x30>
 800b83a:	6823      	ldr	r3, [r4, #0]
 800b83c:	f013 0310 	ands.w	r3, r3, #16
 800b840:	d105      	bne.n	800b84e <_scanf_chars+0xa2>
 800b842:	68e2      	ldr	r2, [r4, #12]
 800b844:	3201      	adds	r2, #1
 800b846:	60e2      	str	r2, [r4, #12]
 800b848:	69a2      	ldr	r2, [r4, #24]
 800b84a:	b102      	cbz	r2, 800b84e <_scanf_chars+0xa2>
 800b84c:	7033      	strb	r3, [r6, #0]
 800b84e:	2000      	movs	r0, #0
 800b850:	6923      	ldr	r3, [r4, #16]
 800b852:	443b      	add	r3, r7
 800b854:	6123      	str	r3, [r4, #16]
 800b856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b85a:	bf00      	nop
 800b85c:	0800bf09 	.word	0x0800bf09

0800b860 <_scanf_i>:
 800b860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b864:	460c      	mov	r4, r1
 800b866:	4698      	mov	r8, r3
 800b868:	4b72      	ldr	r3, [pc, #456]	@ (800ba34 <_scanf_i+0x1d4>)
 800b86a:	b087      	sub	sp, #28
 800b86c:	4682      	mov	sl, r0
 800b86e:	4616      	mov	r6, r2
 800b870:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b874:	ab03      	add	r3, sp, #12
 800b876:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b87a:	4b6f      	ldr	r3, [pc, #444]	@ (800ba38 <_scanf_i+0x1d8>)
 800b87c:	69a1      	ldr	r1, [r4, #24]
 800b87e:	4a6f      	ldr	r2, [pc, #444]	@ (800ba3c <_scanf_i+0x1dc>)
 800b880:	4627      	mov	r7, r4
 800b882:	2903      	cmp	r1, #3
 800b884:	bf08      	it	eq
 800b886:	461a      	moveq	r2, r3
 800b888:	68a3      	ldr	r3, [r4, #8]
 800b88a:	9201      	str	r2, [sp, #4]
 800b88c:	1e5a      	subs	r2, r3, #1
 800b88e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b892:	bf81      	itttt	hi
 800b894:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b898:	eb03 0905 	addhi.w	r9, r3, r5
 800b89c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b8a0:	60a3      	strhi	r3, [r4, #8]
 800b8a2:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b8a6:	bf98      	it	ls
 800b8a8:	f04f 0900 	movls.w	r9, #0
 800b8ac:	463d      	mov	r5, r7
 800b8ae:	f04f 0b00 	mov.w	fp, #0
 800b8b2:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800b8b6:	6023      	str	r3, [r4, #0]
 800b8b8:	6831      	ldr	r1, [r6, #0]
 800b8ba:	ab03      	add	r3, sp, #12
 800b8bc:	2202      	movs	r2, #2
 800b8be:	7809      	ldrb	r1, [r1, #0]
 800b8c0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b8c4:	f000 f95a 	bl	800bb7c <memchr>
 800b8c8:	b328      	cbz	r0, 800b916 <_scanf_i+0xb6>
 800b8ca:	f1bb 0f01 	cmp.w	fp, #1
 800b8ce:	d159      	bne.n	800b984 <_scanf_i+0x124>
 800b8d0:	6862      	ldr	r2, [r4, #4]
 800b8d2:	b92a      	cbnz	r2, 800b8e0 <_scanf_i+0x80>
 800b8d4:	2108      	movs	r1, #8
 800b8d6:	6822      	ldr	r2, [r4, #0]
 800b8d8:	6061      	str	r1, [r4, #4]
 800b8da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b8de:	6022      	str	r2, [r4, #0]
 800b8e0:	6822      	ldr	r2, [r4, #0]
 800b8e2:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800b8e6:	6022      	str	r2, [r4, #0]
 800b8e8:	68a2      	ldr	r2, [r4, #8]
 800b8ea:	1e51      	subs	r1, r2, #1
 800b8ec:	60a1      	str	r1, [r4, #8]
 800b8ee:	b192      	cbz	r2, 800b916 <_scanf_i+0xb6>
 800b8f0:	6832      	ldr	r2, [r6, #0]
 800b8f2:	1c51      	adds	r1, r2, #1
 800b8f4:	6031      	str	r1, [r6, #0]
 800b8f6:	7812      	ldrb	r2, [r2, #0]
 800b8f8:	f805 2b01 	strb.w	r2, [r5], #1
 800b8fc:	6872      	ldr	r2, [r6, #4]
 800b8fe:	3a01      	subs	r2, #1
 800b900:	2a00      	cmp	r2, #0
 800b902:	6072      	str	r2, [r6, #4]
 800b904:	dc07      	bgt.n	800b916 <_scanf_i+0xb6>
 800b906:	4631      	mov	r1, r6
 800b908:	4650      	mov	r0, sl
 800b90a:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800b90e:	4790      	blx	r2
 800b910:	2800      	cmp	r0, #0
 800b912:	f040 8085 	bne.w	800ba20 <_scanf_i+0x1c0>
 800b916:	f10b 0b01 	add.w	fp, fp, #1
 800b91a:	f1bb 0f03 	cmp.w	fp, #3
 800b91e:	d1cb      	bne.n	800b8b8 <_scanf_i+0x58>
 800b920:	6863      	ldr	r3, [r4, #4]
 800b922:	b90b      	cbnz	r3, 800b928 <_scanf_i+0xc8>
 800b924:	230a      	movs	r3, #10
 800b926:	6063      	str	r3, [r4, #4]
 800b928:	6863      	ldr	r3, [r4, #4]
 800b92a:	4945      	ldr	r1, [pc, #276]	@ (800ba40 <_scanf_i+0x1e0>)
 800b92c:	6960      	ldr	r0, [r4, #20]
 800b92e:	1ac9      	subs	r1, r1, r3
 800b930:	f000 f888 	bl	800ba44 <__sccl>
 800b934:	f04f 0b00 	mov.w	fp, #0
 800b938:	68a3      	ldr	r3, [r4, #8]
 800b93a:	6822      	ldr	r2, [r4, #0]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d03d      	beq.n	800b9bc <_scanf_i+0x15c>
 800b940:	6831      	ldr	r1, [r6, #0]
 800b942:	6960      	ldr	r0, [r4, #20]
 800b944:	f891 c000 	ldrb.w	ip, [r1]
 800b948:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b94c:	2800      	cmp	r0, #0
 800b94e:	d035      	beq.n	800b9bc <_scanf_i+0x15c>
 800b950:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800b954:	d124      	bne.n	800b9a0 <_scanf_i+0x140>
 800b956:	0510      	lsls	r0, r2, #20
 800b958:	d522      	bpl.n	800b9a0 <_scanf_i+0x140>
 800b95a:	f10b 0b01 	add.w	fp, fp, #1
 800b95e:	f1b9 0f00 	cmp.w	r9, #0
 800b962:	d003      	beq.n	800b96c <_scanf_i+0x10c>
 800b964:	3301      	adds	r3, #1
 800b966:	f109 39ff 	add.w	r9, r9, #4294967295
 800b96a:	60a3      	str	r3, [r4, #8]
 800b96c:	6873      	ldr	r3, [r6, #4]
 800b96e:	3b01      	subs	r3, #1
 800b970:	2b00      	cmp	r3, #0
 800b972:	6073      	str	r3, [r6, #4]
 800b974:	dd1b      	ble.n	800b9ae <_scanf_i+0x14e>
 800b976:	6833      	ldr	r3, [r6, #0]
 800b978:	3301      	adds	r3, #1
 800b97a:	6033      	str	r3, [r6, #0]
 800b97c:	68a3      	ldr	r3, [r4, #8]
 800b97e:	3b01      	subs	r3, #1
 800b980:	60a3      	str	r3, [r4, #8]
 800b982:	e7d9      	b.n	800b938 <_scanf_i+0xd8>
 800b984:	f1bb 0f02 	cmp.w	fp, #2
 800b988:	d1ae      	bne.n	800b8e8 <_scanf_i+0x88>
 800b98a:	6822      	ldr	r2, [r4, #0]
 800b98c:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800b990:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800b994:	d1c4      	bne.n	800b920 <_scanf_i+0xc0>
 800b996:	2110      	movs	r1, #16
 800b998:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b99c:	6061      	str	r1, [r4, #4]
 800b99e:	e7a2      	b.n	800b8e6 <_scanf_i+0x86>
 800b9a0:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800b9a4:	6022      	str	r2, [r4, #0]
 800b9a6:	780b      	ldrb	r3, [r1, #0]
 800b9a8:	f805 3b01 	strb.w	r3, [r5], #1
 800b9ac:	e7de      	b.n	800b96c <_scanf_i+0x10c>
 800b9ae:	4631      	mov	r1, r6
 800b9b0:	4650      	mov	r0, sl
 800b9b2:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b9b6:	4798      	blx	r3
 800b9b8:	2800      	cmp	r0, #0
 800b9ba:	d0df      	beq.n	800b97c <_scanf_i+0x11c>
 800b9bc:	6823      	ldr	r3, [r4, #0]
 800b9be:	05d9      	lsls	r1, r3, #23
 800b9c0:	d50d      	bpl.n	800b9de <_scanf_i+0x17e>
 800b9c2:	42bd      	cmp	r5, r7
 800b9c4:	d909      	bls.n	800b9da <_scanf_i+0x17a>
 800b9c6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b9ca:	4632      	mov	r2, r6
 800b9cc:	4650      	mov	r0, sl
 800b9ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b9d2:	f105 39ff 	add.w	r9, r5, #4294967295
 800b9d6:	4798      	blx	r3
 800b9d8:	464d      	mov	r5, r9
 800b9da:	42bd      	cmp	r5, r7
 800b9dc:	d028      	beq.n	800ba30 <_scanf_i+0x1d0>
 800b9de:	6822      	ldr	r2, [r4, #0]
 800b9e0:	f012 0210 	ands.w	r2, r2, #16
 800b9e4:	d113      	bne.n	800ba0e <_scanf_i+0x1ae>
 800b9e6:	702a      	strb	r2, [r5, #0]
 800b9e8:	4639      	mov	r1, r7
 800b9ea:	6863      	ldr	r3, [r4, #4]
 800b9ec:	4650      	mov	r0, sl
 800b9ee:	9e01      	ldr	r6, [sp, #4]
 800b9f0:	47b0      	blx	r6
 800b9f2:	f8d8 3000 	ldr.w	r3, [r8]
 800b9f6:	6821      	ldr	r1, [r4, #0]
 800b9f8:	1d1a      	adds	r2, r3, #4
 800b9fa:	f8c8 2000 	str.w	r2, [r8]
 800b9fe:	f011 0f20 	tst.w	r1, #32
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	d00f      	beq.n	800ba26 <_scanf_i+0x1c6>
 800ba06:	6018      	str	r0, [r3, #0]
 800ba08:	68e3      	ldr	r3, [r4, #12]
 800ba0a:	3301      	adds	r3, #1
 800ba0c:	60e3      	str	r3, [r4, #12]
 800ba0e:	2000      	movs	r0, #0
 800ba10:	6923      	ldr	r3, [r4, #16]
 800ba12:	1bed      	subs	r5, r5, r7
 800ba14:	445d      	add	r5, fp
 800ba16:	442b      	add	r3, r5
 800ba18:	6123      	str	r3, [r4, #16]
 800ba1a:	b007      	add	sp, #28
 800ba1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba20:	f04f 0b00 	mov.w	fp, #0
 800ba24:	e7ca      	b.n	800b9bc <_scanf_i+0x15c>
 800ba26:	07ca      	lsls	r2, r1, #31
 800ba28:	bf4c      	ite	mi
 800ba2a:	8018      	strhmi	r0, [r3, #0]
 800ba2c:	6018      	strpl	r0, [r3, #0]
 800ba2e:	e7eb      	b.n	800ba08 <_scanf_i+0x1a8>
 800ba30:	2001      	movs	r0, #1
 800ba32:	e7f2      	b.n	800ba1a <_scanf_i+0x1ba>
 800ba34:	0800be84 	.word	0x0800be84
 800ba38:	0800bce9 	.word	0x0800bce9
 800ba3c:	0800bdc9 	.word	0x0800bdc9
 800ba40:	0800befd 	.word	0x0800befd

0800ba44 <__sccl>:
 800ba44:	b570      	push	{r4, r5, r6, lr}
 800ba46:	780b      	ldrb	r3, [r1, #0]
 800ba48:	4604      	mov	r4, r0
 800ba4a:	2b5e      	cmp	r3, #94	@ 0x5e
 800ba4c:	bf0b      	itete	eq
 800ba4e:	784b      	ldrbeq	r3, [r1, #1]
 800ba50:	1c4a      	addne	r2, r1, #1
 800ba52:	1c8a      	addeq	r2, r1, #2
 800ba54:	2100      	movne	r1, #0
 800ba56:	bf08      	it	eq
 800ba58:	2101      	moveq	r1, #1
 800ba5a:	3801      	subs	r0, #1
 800ba5c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800ba60:	f800 1f01 	strb.w	r1, [r0, #1]!
 800ba64:	42a8      	cmp	r0, r5
 800ba66:	d1fb      	bne.n	800ba60 <__sccl+0x1c>
 800ba68:	b90b      	cbnz	r3, 800ba6e <__sccl+0x2a>
 800ba6a:	1e50      	subs	r0, r2, #1
 800ba6c:	bd70      	pop	{r4, r5, r6, pc}
 800ba6e:	f081 0101 	eor.w	r1, r1, #1
 800ba72:	4610      	mov	r0, r2
 800ba74:	54e1      	strb	r1, [r4, r3]
 800ba76:	4602      	mov	r2, r0
 800ba78:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ba7c:	2d2d      	cmp	r5, #45	@ 0x2d
 800ba7e:	d005      	beq.n	800ba8c <__sccl+0x48>
 800ba80:	2d5d      	cmp	r5, #93	@ 0x5d
 800ba82:	d016      	beq.n	800bab2 <__sccl+0x6e>
 800ba84:	2d00      	cmp	r5, #0
 800ba86:	d0f1      	beq.n	800ba6c <__sccl+0x28>
 800ba88:	462b      	mov	r3, r5
 800ba8a:	e7f2      	b.n	800ba72 <__sccl+0x2e>
 800ba8c:	7846      	ldrb	r6, [r0, #1]
 800ba8e:	2e5d      	cmp	r6, #93	@ 0x5d
 800ba90:	d0fa      	beq.n	800ba88 <__sccl+0x44>
 800ba92:	42b3      	cmp	r3, r6
 800ba94:	dcf8      	bgt.n	800ba88 <__sccl+0x44>
 800ba96:	461a      	mov	r2, r3
 800ba98:	3002      	adds	r0, #2
 800ba9a:	3201      	adds	r2, #1
 800ba9c:	4296      	cmp	r6, r2
 800ba9e:	54a1      	strb	r1, [r4, r2]
 800baa0:	dcfb      	bgt.n	800ba9a <__sccl+0x56>
 800baa2:	1af2      	subs	r2, r6, r3
 800baa4:	3a01      	subs	r2, #1
 800baa6:	42b3      	cmp	r3, r6
 800baa8:	bfa8      	it	ge
 800baaa:	2200      	movge	r2, #0
 800baac:	1c5d      	adds	r5, r3, #1
 800baae:	18ab      	adds	r3, r5, r2
 800bab0:	e7e1      	b.n	800ba76 <__sccl+0x32>
 800bab2:	4610      	mov	r0, r2
 800bab4:	e7da      	b.n	800ba6c <__sccl+0x28>

0800bab6 <__submore>:
 800bab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baba:	460c      	mov	r4, r1
 800babc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800babe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bac2:	4299      	cmp	r1, r3
 800bac4:	d11b      	bne.n	800bafe <__submore+0x48>
 800bac6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800baca:	f7ff f92d 	bl	800ad28 <_malloc_r>
 800bace:	b918      	cbnz	r0, 800bad8 <__submore+0x22>
 800bad0:	f04f 30ff 	mov.w	r0, #4294967295
 800bad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bad8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800badc:	63a3      	str	r3, [r4, #56]	@ 0x38
 800bade:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800bae2:	6360      	str	r0, [r4, #52]	@ 0x34
 800bae4:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800bae8:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800baec:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800baf0:	7043      	strb	r3, [r0, #1]
 800baf2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800baf6:	7003      	strb	r3, [r0, #0]
 800baf8:	6020      	str	r0, [r4, #0]
 800bafa:	2000      	movs	r0, #0
 800bafc:	e7ea      	b.n	800bad4 <__submore+0x1e>
 800bafe:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800bb00:	0077      	lsls	r7, r6, #1
 800bb02:	463a      	mov	r2, r7
 800bb04:	f000 f848 	bl	800bb98 <_realloc_r>
 800bb08:	4605      	mov	r5, r0
 800bb0a:	2800      	cmp	r0, #0
 800bb0c:	d0e0      	beq.n	800bad0 <__submore+0x1a>
 800bb0e:	eb00 0806 	add.w	r8, r0, r6
 800bb12:	4601      	mov	r1, r0
 800bb14:	4632      	mov	r2, r6
 800bb16:	4640      	mov	r0, r8
 800bb18:	f7ff f88e 	bl	800ac38 <memcpy>
 800bb1c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800bb20:	f8c4 8000 	str.w	r8, [r4]
 800bb24:	e7e9      	b.n	800bafa <__submore+0x44>

0800bb26 <memmove>:
 800bb26:	4288      	cmp	r0, r1
 800bb28:	b510      	push	{r4, lr}
 800bb2a:	eb01 0402 	add.w	r4, r1, r2
 800bb2e:	d902      	bls.n	800bb36 <memmove+0x10>
 800bb30:	4284      	cmp	r4, r0
 800bb32:	4623      	mov	r3, r4
 800bb34:	d807      	bhi.n	800bb46 <memmove+0x20>
 800bb36:	1e43      	subs	r3, r0, #1
 800bb38:	42a1      	cmp	r1, r4
 800bb3a:	d008      	beq.n	800bb4e <memmove+0x28>
 800bb3c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bb40:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bb44:	e7f8      	b.n	800bb38 <memmove+0x12>
 800bb46:	4601      	mov	r1, r0
 800bb48:	4402      	add	r2, r0
 800bb4a:	428a      	cmp	r2, r1
 800bb4c:	d100      	bne.n	800bb50 <memmove+0x2a>
 800bb4e:	bd10      	pop	{r4, pc}
 800bb50:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bb54:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bb58:	e7f7      	b.n	800bb4a <memmove+0x24>
	...

0800bb5c <_sbrk_r>:
 800bb5c:	b538      	push	{r3, r4, r5, lr}
 800bb5e:	2300      	movs	r3, #0
 800bb60:	4d05      	ldr	r5, [pc, #20]	@ (800bb78 <_sbrk_r+0x1c>)
 800bb62:	4604      	mov	r4, r0
 800bb64:	4608      	mov	r0, r1
 800bb66:	602b      	str	r3, [r5, #0]
 800bb68:	f7f5 fe96 	bl	8001898 <_sbrk>
 800bb6c:	1c43      	adds	r3, r0, #1
 800bb6e:	d102      	bne.n	800bb76 <_sbrk_r+0x1a>
 800bb70:	682b      	ldr	r3, [r5, #0]
 800bb72:	b103      	cbz	r3, 800bb76 <_sbrk_r+0x1a>
 800bb74:	6023      	str	r3, [r4, #0]
 800bb76:	bd38      	pop	{r3, r4, r5, pc}
 800bb78:	2000165c 	.word	0x2000165c

0800bb7c <memchr>:
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	b510      	push	{r4, lr}
 800bb80:	b2c9      	uxtb	r1, r1
 800bb82:	4402      	add	r2, r0
 800bb84:	4293      	cmp	r3, r2
 800bb86:	4618      	mov	r0, r3
 800bb88:	d101      	bne.n	800bb8e <memchr+0x12>
 800bb8a:	2000      	movs	r0, #0
 800bb8c:	e003      	b.n	800bb96 <memchr+0x1a>
 800bb8e:	7804      	ldrb	r4, [r0, #0]
 800bb90:	3301      	adds	r3, #1
 800bb92:	428c      	cmp	r4, r1
 800bb94:	d1f6      	bne.n	800bb84 <memchr+0x8>
 800bb96:	bd10      	pop	{r4, pc}

0800bb98 <_realloc_r>:
 800bb98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb9c:	4607      	mov	r7, r0
 800bb9e:	4614      	mov	r4, r2
 800bba0:	460d      	mov	r5, r1
 800bba2:	b921      	cbnz	r1, 800bbae <_realloc_r+0x16>
 800bba4:	4611      	mov	r1, r2
 800bba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbaa:	f7ff b8bd 	b.w	800ad28 <_malloc_r>
 800bbae:	b92a      	cbnz	r2, 800bbbc <_realloc_r+0x24>
 800bbb0:	f7ff f850 	bl	800ac54 <_free_r>
 800bbb4:	4625      	mov	r5, r4
 800bbb6:	4628      	mov	r0, r5
 800bbb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbbc:	f000 f906 	bl	800bdcc <_malloc_usable_size_r>
 800bbc0:	4284      	cmp	r4, r0
 800bbc2:	4606      	mov	r6, r0
 800bbc4:	d802      	bhi.n	800bbcc <_realloc_r+0x34>
 800bbc6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bbca:	d8f4      	bhi.n	800bbb6 <_realloc_r+0x1e>
 800bbcc:	4621      	mov	r1, r4
 800bbce:	4638      	mov	r0, r7
 800bbd0:	f7ff f8aa 	bl	800ad28 <_malloc_r>
 800bbd4:	4680      	mov	r8, r0
 800bbd6:	b908      	cbnz	r0, 800bbdc <_realloc_r+0x44>
 800bbd8:	4645      	mov	r5, r8
 800bbda:	e7ec      	b.n	800bbb6 <_realloc_r+0x1e>
 800bbdc:	42b4      	cmp	r4, r6
 800bbde:	4622      	mov	r2, r4
 800bbe0:	4629      	mov	r1, r5
 800bbe2:	bf28      	it	cs
 800bbe4:	4632      	movcs	r2, r6
 800bbe6:	f7ff f827 	bl	800ac38 <memcpy>
 800bbea:	4629      	mov	r1, r5
 800bbec:	4638      	mov	r0, r7
 800bbee:	f7ff f831 	bl	800ac54 <_free_r>
 800bbf2:	e7f1      	b.n	800bbd8 <_realloc_r+0x40>

0800bbf4 <_strtol_l.isra.0>:
 800bbf4:	2b24      	cmp	r3, #36	@ 0x24
 800bbf6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbfa:	4686      	mov	lr, r0
 800bbfc:	4690      	mov	r8, r2
 800bbfe:	d801      	bhi.n	800bc04 <_strtol_l.isra.0+0x10>
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	d106      	bne.n	800bc12 <_strtol_l.isra.0+0x1e>
 800bc04:	f7fe ffec 	bl	800abe0 <__errno>
 800bc08:	2316      	movs	r3, #22
 800bc0a:	6003      	str	r3, [r0, #0]
 800bc0c:	2000      	movs	r0, #0
 800bc0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc12:	460d      	mov	r5, r1
 800bc14:	4833      	ldr	r0, [pc, #204]	@ (800bce4 <_strtol_l.isra.0+0xf0>)
 800bc16:	462a      	mov	r2, r5
 800bc18:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bc1c:	5d06      	ldrb	r6, [r0, r4]
 800bc1e:	f016 0608 	ands.w	r6, r6, #8
 800bc22:	d1f8      	bne.n	800bc16 <_strtol_l.isra.0+0x22>
 800bc24:	2c2d      	cmp	r4, #45	@ 0x2d
 800bc26:	d110      	bne.n	800bc4a <_strtol_l.isra.0+0x56>
 800bc28:	2601      	movs	r6, #1
 800bc2a:	782c      	ldrb	r4, [r5, #0]
 800bc2c:	1c95      	adds	r5, r2, #2
 800bc2e:	f033 0210 	bics.w	r2, r3, #16
 800bc32:	d115      	bne.n	800bc60 <_strtol_l.isra.0+0x6c>
 800bc34:	2c30      	cmp	r4, #48	@ 0x30
 800bc36:	d10d      	bne.n	800bc54 <_strtol_l.isra.0+0x60>
 800bc38:	782a      	ldrb	r2, [r5, #0]
 800bc3a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bc3e:	2a58      	cmp	r2, #88	@ 0x58
 800bc40:	d108      	bne.n	800bc54 <_strtol_l.isra.0+0x60>
 800bc42:	786c      	ldrb	r4, [r5, #1]
 800bc44:	3502      	adds	r5, #2
 800bc46:	2310      	movs	r3, #16
 800bc48:	e00a      	b.n	800bc60 <_strtol_l.isra.0+0x6c>
 800bc4a:	2c2b      	cmp	r4, #43	@ 0x2b
 800bc4c:	bf04      	itt	eq
 800bc4e:	782c      	ldrbeq	r4, [r5, #0]
 800bc50:	1c95      	addeq	r5, r2, #2
 800bc52:	e7ec      	b.n	800bc2e <_strtol_l.isra.0+0x3a>
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d1f6      	bne.n	800bc46 <_strtol_l.isra.0+0x52>
 800bc58:	2c30      	cmp	r4, #48	@ 0x30
 800bc5a:	bf14      	ite	ne
 800bc5c:	230a      	movne	r3, #10
 800bc5e:	2308      	moveq	r3, #8
 800bc60:	2200      	movs	r2, #0
 800bc62:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bc66:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bc6a:	fbbc f9f3 	udiv	r9, ip, r3
 800bc6e:	4610      	mov	r0, r2
 800bc70:	fb03 ca19 	mls	sl, r3, r9, ip
 800bc74:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bc78:	2f09      	cmp	r7, #9
 800bc7a:	d80f      	bhi.n	800bc9c <_strtol_l.isra.0+0xa8>
 800bc7c:	463c      	mov	r4, r7
 800bc7e:	42a3      	cmp	r3, r4
 800bc80:	dd1b      	ble.n	800bcba <_strtol_l.isra.0+0xc6>
 800bc82:	1c57      	adds	r7, r2, #1
 800bc84:	d007      	beq.n	800bc96 <_strtol_l.isra.0+0xa2>
 800bc86:	4581      	cmp	r9, r0
 800bc88:	d314      	bcc.n	800bcb4 <_strtol_l.isra.0+0xc0>
 800bc8a:	d101      	bne.n	800bc90 <_strtol_l.isra.0+0x9c>
 800bc8c:	45a2      	cmp	sl, r4
 800bc8e:	db11      	blt.n	800bcb4 <_strtol_l.isra.0+0xc0>
 800bc90:	2201      	movs	r2, #1
 800bc92:	fb00 4003 	mla	r0, r0, r3, r4
 800bc96:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bc9a:	e7eb      	b.n	800bc74 <_strtol_l.isra.0+0x80>
 800bc9c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bca0:	2f19      	cmp	r7, #25
 800bca2:	d801      	bhi.n	800bca8 <_strtol_l.isra.0+0xb4>
 800bca4:	3c37      	subs	r4, #55	@ 0x37
 800bca6:	e7ea      	b.n	800bc7e <_strtol_l.isra.0+0x8a>
 800bca8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bcac:	2f19      	cmp	r7, #25
 800bcae:	d804      	bhi.n	800bcba <_strtol_l.isra.0+0xc6>
 800bcb0:	3c57      	subs	r4, #87	@ 0x57
 800bcb2:	e7e4      	b.n	800bc7e <_strtol_l.isra.0+0x8a>
 800bcb4:	f04f 32ff 	mov.w	r2, #4294967295
 800bcb8:	e7ed      	b.n	800bc96 <_strtol_l.isra.0+0xa2>
 800bcba:	1c53      	adds	r3, r2, #1
 800bcbc:	d108      	bne.n	800bcd0 <_strtol_l.isra.0+0xdc>
 800bcbe:	2322      	movs	r3, #34	@ 0x22
 800bcc0:	4660      	mov	r0, ip
 800bcc2:	f8ce 3000 	str.w	r3, [lr]
 800bcc6:	f1b8 0f00 	cmp.w	r8, #0
 800bcca:	d0a0      	beq.n	800bc0e <_strtol_l.isra.0+0x1a>
 800bccc:	1e69      	subs	r1, r5, #1
 800bcce:	e006      	b.n	800bcde <_strtol_l.isra.0+0xea>
 800bcd0:	b106      	cbz	r6, 800bcd4 <_strtol_l.isra.0+0xe0>
 800bcd2:	4240      	negs	r0, r0
 800bcd4:	f1b8 0f00 	cmp.w	r8, #0
 800bcd8:	d099      	beq.n	800bc0e <_strtol_l.isra.0+0x1a>
 800bcda:	2a00      	cmp	r2, #0
 800bcdc:	d1f6      	bne.n	800bccc <_strtol_l.isra.0+0xd8>
 800bcde:	f8c8 1000 	str.w	r1, [r8]
 800bce2:	e794      	b.n	800bc0e <_strtol_l.isra.0+0x1a>
 800bce4:	0800bf09 	.word	0x0800bf09

0800bce8 <_strtol_r>:
 800bce8:	f7ff bf84 	b.w	800bbf4 <_strtol_l.isra.0>

0800bcec <_strtoul_l.isra.0>:
 800bcec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bcf0:	4686      	mov	lr, r0
 800bcf2:	460d      	mov	r5, r1
 800bcf4:	4e33      	ldr	r6, [pc, #204]	@ (800bdc4 <_strtoul_l.isra.0+0xd8>)
 800bcf6:	4628      	mov	r0, r5
 800bcf8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bcfc:	5d37      	ldrb	r7, [r6, r4]
 800bcfe:	f017 0708 	ands.w	r7, r7, #8
 800bd02:	d1f8      	bne.n	800bcf6 <_strtoul_l.isra.0+0xa>
 800bd04:	2c2d      	cmp	r4, #45	@ 0x2d
 800bd06:	d110      	bne.n	800bd2a <_strtoul_l.isra.0+0x3e>
 800bd08:	2701      	movs	r7, #1
 800bd0a:	782c      	ldrb	r4, [r5, #0]
 800bd0c:	1c85      	adds	r5, r0, #2
 800bd0e:	f033 0010 	bics.w	r0, r3, #16
 800bd12:	d115      	bne.n	800bd40 <_strtoul_l.isra.0+0x54>
 800bd14:	2c30      	cmp	r4, #48	@ 0x30
 800bd16:	d10d      	bne.n	800bd34 <_strtoul_l.isra.0+0x48>
 800bd18:	7828      	ldrb	r0, [r5, #0]
 800bd1a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800bd1e:	2858      	cmp	r0, #88	@ 0x58
 800bd20:	d108      	bne.n	800bd34 <_strtoul_l.isra.0+0x48>
 800bd22:	786c      	ldrb	r4, [r5, #1]
 800bd24:	3502      	adds	r5, #2
 800bd26:	2310      	movs	r3, #16
 800bd28:	e00a      	b.n	800bd40 <_strtoul_l.isra.0+0x54>
 800bd2a:	2c2b      	cmp	r4, #43	@ 0x2b
 800bd2c:	bf04      	itt	eq
 800bd2e:	782c      	ldrbeq	r4, [r5, #0]
 800bd30:	1c85      	addeq	r5, r0, #2
 800bd32:	e7ec      	b.n	800bd0e <_strtoul_l.isra.0+0x22>
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d1f6      	bne.n	800bd26 <_strtoul_l.isra.0+0x3a>
 800bd38:	2c30      	cmp	r4, #48	@ 0x30
 800bd3a:	bf14      	ite	ne
 800bd3c:	230a      	movne	r3, #10
 800bd3e:	2308      	moveq	r3, #8
 800bd40:	f04f 38ff 	mov.w	r8, #4294967295
 800bd44:	fbb8 f8f3 	udiv	r8, r8, r3
 800bd48:	2600      	movs	r6, #0
 800bd4a:	fb03 f908 	mul.w	r9, r3, r8
 800bd4e:	4630      	mov	r0, r6
 800bd50:	ea6f 0909 	mvn.w	r9, r9
 800bd54:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800bd58:	f1bc 0f09 	cmp.w	ip, #9
 800bd5c:	d810      	bhi.n	800bd80 <_strtoul_l.isra.0+0x94>
 800bd5e:	4664      	mov	r4, ip
 800bd60:	42a3      	cmp	r3, r4
 800bd62:	dd1e      	ble.n	800bda2 <_strtoul_l.isra.0+0xb6>
 800bd64:	f1b6 3fff 	cmp.w	r6, #4294967295
 800bd68:	d007      	beq.n	800bd7a <_strtoul_l.isra.0+0x8e>
 800bd6a:	4580      	cmp	r8, r0
 800bd6c:	d316      	bcc.n	800bd9c <_strtoul_l.isra.0+0xb0>
 800bd6e:	d101      	bne.n	800bd74 <_strtoul_l.isra.0+0x88>
 800bd70:	45a1      	cmp	r9, r4
 800bd72:	db13      	blt.n	800bd9c <_strtoul_l.isra.0+0xb0>
 800bd74:	2601      	movs	r6, #1
 800bd76:	fb00 4003 	mla	r0, r0, r3, r4
 800bd7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bd7e:	e7e9      	b.n	800bd54 <_strtoul_l.isra.0+0x68>
 800bd80:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800bd84:	f1bc 0f19 	cmp.w	ip, #25
 800bd88:	d801      	bhi.n	800bd8e <_strtoul_l.isra.0+0xa2>
 800bd8a:	3c37      	subs	r4, #55	@ 0x37
 800bd8c:	e7e8      	b.n	800bd60 <_strtoul_l.isra.0+0x74>
 800bd8e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800bd92:	f1bc 0f19 	cmp.w	ip, #25
 800bd96:	d804      	bhi.n	800bda2 <_strtoul_l.isra.0+0xb6>
 800bd98:	3c57      	subs	r4, #87	@ 0x57
 800bd9a:	e7e1      	b.n	800bd60 <_strtoul_l.isra.0+0x74>
 800bd9c:	f04f 36ff 	mov.w	r6, #4294967295
 800bda0:	e7eb      	b.n	800bd7a <_strtoul_l.isra.0+0x8e>
 800bda2:	1c73      	adds	r3, r6, #1
 800bda4:	d106      	bne.n	800bdb4 <_strtoul_l.isra.0+0xc8>
 800bda6:	2322      	movs	r3, #34	@ 0x22
 800bda8:	4630      	mov	r0, r6
 800bdaa:	f8ce 3000 	str.w	r3, [lr]
 800bdae:	b932      	cbnz	r2, 800bdbe <_strtoul_l.isra.0+0xd2>
 800bdb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bdb4:	b107      	cbz	r7, 800bdb8 <_strtoul_l.isra.0+0xcc>
 800bdb6:	4240      	negs	r0, r0
 800bdb8:	2a00      	cmp	r2, #0
 800bdba:	d0f9      	beq.n	800bdb0 <_strtoul_l.isra.0+0xc4>
 800bdbc:	b106      	cbz	r6, 800bdc0 <_strtoul_l.isra.0+0xd4>
 800bdbe:	1e69      	subs	r1, r5, #1
 800bdc0:	6011      	str	r1, [r2, #0]
 800bdc2:	e7f5      	b.n	800bdb0 <_strtoul_l.isra.0+0xc4>
 800bdc4:	0800bf09 	.word	0x0800bf09

0800bdc8 <_strtoul_r>:
 800bdc8:	f7ff bf90 	b.w	800bcec <_strtoul_l.isra.0>

0800bdcc <_malloc_usable_size_r>:
 800bdcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdd0:	1f18      	subs	r0, r3, #4
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	bfbc      	itt	lt
 800bdd6:	580b      	ldrlt	r3, [r1, r0]
 800bdd8:	18c0      	addlt	r0, r0, r3
 800bdda:	4770      	bx	lr

0800bddc <_init>:
 800bddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdde:	bf00      	nop
 800bde0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bde2:	bc08      	pop	{r3}
 800bde4:	469e      	mov	lr, r3
 800bde6:	4770      	bx	lr

0800bde8 <_fini>:
 800bde8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdea:	bf00      	nop
 800bdec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdee:	bc08      	pop	{r3}
 800bdf0:	469e      	mov	lr, r3
 800bdf2:	4770      	bx	lr
