

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 15:10:59 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D1
    * Solution:       comb_15 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |              Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |           |            |             |     |
    |              & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                            |     -|  0.00|       95|  950.000|         -|       96|     -|        no|  4 (~0%)|  428 (16%)|  13300 (2%)|  33657 (12%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_88_9  |     -|  0.41|        8|   80.000|         -|        8|     -|        no|        -|    48 (1%)|   855 (~0%)|    2852 (1%)|    -|
    |  o VITIS_LOOP_88_9               |     -|  7.30|        6|   60.000|         2|        1|     6|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d1.cpp:24:2   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d1.cpp:31:2   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d1.cpp:149:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d1.cpp:26:15    | read      | Widen Fail   |        | ARRAY_1_READ | d1.cpp:24:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d1.cpp:26:15    | read      | Inferred     | 16     | ARRAY_1_READ | d1.cpp:24:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d1.cpp:33:15    | read      | Widen Fail   |        | ARRAY_2_READ | d1.cpp:31:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d1.cpp:33:15    | read      | Inferred     | 16     | ARRAY_2_READ | d1.cpp:31:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d1.cpp:151:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d1.cpp:149:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d1.cpp:151:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d1.cpp:149:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                           | 428 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U126      | 4   |        | mul_ln50     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U127      | 4   |        | mul_ln50_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U128      | 4   |        | mul_ln50_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U129      | 4   |        | mul_ln50_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U130      | 4   |        | mul_ln50_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U131      | 4   |        | mul_ln50_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U132      | 4   |        | mul_ln50_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U133      | 4   |        | mul_ln50_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U134      | 4   |        | mul_ln50_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U135      | 4   |        | mul_ln50_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U136      | 4   |        | mul_ln50_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U137      | 4   |        | mul_ln50_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U138      | 4   |        | mul_ln50_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U139      | 4   |        | mul_ln50_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U140      | 4   |        | mul_ln50_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U141      | 4   |        | mul_ln50_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U142      | 4   |        | mul_ln50_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U143      | 4   |        | mul_ln50_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U144      | 4   |        | mul_ln50_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U145      | 4   |        | mul_ln50_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U146      | 4   |        | mul_ln50_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U147      | 4   |        | mul_ln50_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U148      | 4   |        | mul_ln50_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U149      | 4   |        | mul_ln50_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U150      | 4   |        | mul_ln50_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U151      | 4   |        | mul_ln50_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U152      | 4   |        | mul_ln50_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U126      | 4   |        | mul_ln70     | mul | auto   | 0       |
|   add_ln78_fu_1408_p2            | -   |        | add_ln78     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U214      | 4   |        | mul_ln78     | mul | auto   | 0       |
|   add_ln80_fu_1423_p2            | -   |        | add_ln80     | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U220      | 4   |        | mul_ln80     | mul | auto   | 0       |
|   add_ln50_2_fu_1099_p2          | -   |        | add_ln50_2   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U214      | 4   |        | mul_ln50_27  | mul | auto   | 0       |
|   add_ln78_1_fu_1444_p2          | -   |        | add_ln78_1   | add | fabric | 0       |
|   add_ln50_1_fu_1114_p2          | -   |        | add_ln50_1   | add | fabric | 0       |
|   add_ln50_fu_1120_p2            | -   |        | add_ln50     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U215      | 4   |        | mul_ln50_28  | mul | auto   | 0       |
|   add_ln78_2_fu_1459_p2          | -   |        | add_ln78_2   | add | fabric | 0       |
|   add_ln50_5_fu_1147_p2          | -   |        | add_ln50_5   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U216      | 4   |        | mul_ln50_29  | mul | auto   | 0       |
|   add_ln78_3_fu_1470_p2          | -   |        | add_ln78_3   | add | fabric | 0       |
|   add_ln50_7_fu_1168_p2          | -   |        | add_ln50_7   | add | fabric | 0       |
|   add_ln50_9_fu_1180_p2          | -   |        | add_ln50_9   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U217      | 4   |        | mul_ln50_30  | mul | auto   | 0       |
|   add_ln78_4_fu_1484_p2          | -   |        | add_ln78_4   | add | fabric | 0       |
|   add_ln50_14_fu_1219_p2         | -   |        | add_ln50_14  | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U218      | 4   |        | mul_ln50_31  | mul | auto   | 0       |
|   add_ln78_5_fu_1493_p2          | -   |        | add_ln78_5   | add | fabric | 0       |
|   add_ln50_15_fu_1234_p2         | -   |        | add_ln50_15  | add | fabric | 0       |
|   add_ln50_20_fu_1264_p2         | -   |        | add_ln50_20  | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U219      | 4   |        | mul_ln50_32  | mul | auto   | 0       |
|   add_ln78_6_fu_1502_p2          | -   |        | add_ln78_6   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U127      | 4   |        | mul_ln70_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U153      | 4   |        | mul_ln78_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U128      | 4   |        | mul_ln78_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U129      | 4   |        | mul_ln78_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U130      | 4   |        | mul_ln78_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U131      | 4   |        | mul_ln78_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U132      | 4   |        | mul_ln78_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U133      | 4   |        | mul_ln78_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U134      | 4   |        | mul_ln70_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U154      | 4   |        | mul_ln78_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U135      | 4   |        | mul_ln78_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U136      | 4   |        | mul_ln78_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U137      | 4   |        | mul_ln78_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U138      | 4   |        | mul_ln78_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U139      | 4   |        | mul_ln78_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U140      | 4   |        | mul_ln78_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U141      | 4   |        | mul_ln70_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U155      | 4   |        | mul_ln78_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U142      | 4   |        | mul_ln78_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U143      | 4   |        | mul_ln78_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U144      | 4   |        | mul_ln78_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U145      | 4   |        | mul_ln78_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U146      | 4   |        | mul_ln78_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U147      | 4   |        | mul_ln78_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U148      | 4   |        | mul_ln70_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U156      | 4   |        | mul_ln78_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U149      | 4   |        | mul_ln78_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U157      | 4   |        | mul_ln78_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U150      | 4   |        | mul_ln78_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U151      | 4   |        | mul_ln78_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U152      | 4   |        | mul_ln78_27  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U153      | 4   |        | mul_ln78_28  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U158      | 4   |        | mul_ln78_29  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U154      | 4   |        | mul_ln78_30  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U159      | 4   |        | mul_ln78_31  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U155      | 4   |        | mul_ln78_32  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U156      | 4   |        | mul_ln78_33  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U157      | 4   |        | mul_ln78_34  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U158      | 4   |        | mul_ln78_35  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U160      | 4   |        | mul_ln78_36  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U159      | 4   |        | mul_ln78_37  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U160      | 4   |        | mul_ln78_38  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U161      | 4   |        | mul_ln78_39  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U162      | 4   |        | mul_ln78_40  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U163      | 4   |        | mul_ln78_41  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U164      | 4   |        | mul_ln78_42  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U161      | 4   |        | mul_ln78_43  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U162      | 4   |        | mul_ln78_44  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U163      | 4   |        | mul_ln78_45  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U164      | 4   |        | mul_ln78_46  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U165      | 4   |        | mul_ln78_47  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U166      | 4   |        | mul_ln78_48  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U167      | 4   |        | mul_ln78_49  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U168      | 4   |        | mul_ln78_50  | mul | auto   | 0       |
|   add_ln78_7_fu_1297_p2          | -   |        | add_ln78_7   | add | fabric | 0       |
|   add_ln78_8_fu_1303_p2          | -   |        | add_ln78_8   | add | fabric | 0       |
|   add_ln78_11_fu_1315_p2         | -   |        | add_ln78_11  | add | fabric | 0       |
|   arr_fu_1518_p2                 | -   |        | arr          | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U169      | 4   |        | mul_ln78_51  | mul | auto   | 0       |
|   add_ln78_15_fu_1525_p2         | -   |        | add_ln78_15  | add | fabric | 0       |
|   add_ln78_19_fu_1327_p2         | -   |        | add_ln78_19  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U170      | 4   |        | mul_ln78_52  | mul | auto   | 0       |
|   add_ln78_25_fu_1577_p2         | -   |        | add_ln78_25  | add | fabric | 0       |
|   add_ln78_26_fu_1333_p2         | -   |        | add_ln78_26  | add | fabric | 0       |
|   add_ln78_27_fu_1583_p2         | -   |        | add_ln78_27  | add | fabric | 0       |
|   add_ln78_29_fu_1594_p2         | -   |        | add_ln78_29  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U171      | 4   |        | mul_ln78_53  | mul | auto   | 0       |
|   add_ln78_35_fu_1627_p2         | -   |        | add_ln78_35  | add | fabric | 0       |
|   add_ln78_39_fu_1651_p2         | -   |        | add_ln78_39  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U172      | 4   |        | mul_ln78_54  | mul | auto   | 0       |
|   add_ln78_45_fu_1684_p2         | -   |        | add_ln78_45  | add | fabric | 0       |
|   add_ln78_49_fu_1708_p2         | -   |        | add_ln78_49  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln78_55  | mul | auto   | 0       |
|   add_ln78_55_fu_1741_p2         | -   |        | add_ln78_55  | add | fabric | 0       |
|   add_ln78_59_fu_1765_p2         | -   |        | add_ln78_59  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln78_56  | mul | auto   | 0       |
|   add_ln78_65_fu_1799_p2         | -   |        | add_ln78_65  | add | fabric | 0       |
|   add_ln78_69_fu_1823_p2         | -   |        | add_ln78_69  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U165      | 4   |        | mul_ln80_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U166      | 4   |        | mul_ln70_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U167      | 4   |        | mul_ln70_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U168      | 4   |        | mul_ln70_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U169      | 4   |        | mul_ln80_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170      | 4   |        | mul_ln80_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171      | 4   |        | mul_ln80_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172      | 4   |        | mul_ln80_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln80_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln80_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175      | 4   |        | mul_ln80_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176      | 4   |        | mul_ln80_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177      | 4   |        | mul_ln70_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178      | 4   |        | mul_ln70_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179      | 4   |        | mul_ln70_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180      | 4   |        | mul_ln70_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181      | 4   |        | mul_ln70_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182      | 4   |        | mul_ln70_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183      | 4   |        | mul_ln70_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184      | 4   |        | mul_ln80_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185      | 4   |        | mul_ln80_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186      | 4   |        | mul_ln80_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187      | 4   |        | mul_ln80_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188      | 4   |        | mul_ln80_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189      | 4   |        | mul_ln80_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190      | 4   |        | mul_ln80_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191      | 4   |        | mul_ln80_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192      | 4   |        | mul_ln80_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193      | 4   |        | mul_ln80_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194      | 4   |        | mul_ln80_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195      | 4   |        | mul_ln80_21  | mul | auto   | 0       |
|   add_ln70_fu_1930_p2            | -   |        | add_ln70     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U215      | 4   |        | mul_ln70_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U126      | 4   |        | mul_ln114    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U127      | 4   |        | mul_ln114_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U128      | 4   |        | mul_ln114_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U129      | 4   |        | mul_ln114_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U130      | 4   |        | mul_ln114_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U131      | 4   |        | mul_ln114_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U132      | 4   |        | mul_ln114_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U133      | 4   |        | mul_ln114_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U134      | 4   |        | mul_ln114_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U135      | 4   |        | mul_ln115    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U136      | 4   |        | mul_ln115_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U137      | 4   |        | mul_ln115_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U138      | 4   |        | mul_ln115_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U139      | 4   |        | mul_ln115_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U140      | 4   |        | mul_ln115_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U141      | 4   |        | mul_ln115_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U142      | 4   |        | mul_ln115_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U143      | 4   |        | mul_ln115_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U144      | 4   |        | mul_ln116    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U145      | 4   |        | mul_ln116_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U146      | 4   |        | mul_ln116_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U147      | 4   |        | mul_ln116_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U148      | 4   |        | mul_ln116_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U149      | 4   |        | mul_ln116_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U150      | 4   |        | mul_ln116_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U151      | 4   |        | mul_ln116_7  | mul | auto   | 0       |
|   add_ln116_fu_3481_p2           | -   |        | add_ln116    | add | fabric | 0       |
|   add_ln116_1_fu_3487_p2         | -   |        | add_ln116_1  | add | fabric | 0       |
|   add_ln116_2_fu_3501_p2         | -   |        | add_ln116_2  | add | fabric | 0       |
|   add_ln116_3_fu_3507_p2         | -   |        | add_ln116_3  | add | fabric | 0       |
|   add_ln116_4_fu_3513_p2         | -   |        | add_ln116_4  | add | fabric | 0       |
|   add_ln116_5_fu_3527_p2         | -   |        | add_ln116_5  | add | fabric | 0       |
|   add_ln116_8_fu_3533_p2         | -   |        | add_ln116_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U152      | 4   |        | mul_ln117    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U153      | 4   |        | mul_ln117_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U154      | 4   |        | mul_ln117_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U155      | 4   |        | mul_ln117_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U156      | 4   |        | mul_ln117_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U157      | 4   |        | mul_ln117_5  | mul | auto   | 0       |
|   add_ln117_5_fu_3581_p2         | -   |        | add_ln117_5  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U158      | 4   |        | mul_ln118    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U159      | 4   |        | mul_ln118_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U160      | 4   |        | mul_ln118_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U161      | 4   |        | mul_ln118_3  | mul | auto   | 0       |
|   add_ln118_fu_3593_p2           | -   |        | add_ln118    | add | fabric | 0       |
|   add_ln118_1_fu_3599_p2         | -   |        | add_ln118_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U126      | 4   |        | mul_ln119    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U127      | 4   |        | mul_ln119_1  | mul | auto   | 0       |
|   add_ln119_fu_2812_p2           | -   |        | add_ln119    | add | fabric | 0       |
|   arr_11_fu_3633_p2              | -   |        | arr_11       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U196      | 4   |        | mul_ln120    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197      | 4   |        | mul_ln120_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U198      | 4   |        | mul_ln120_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U199      | 4   |        | mul_ln120_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U200      | 4   |        | mul_ln120_4  | mul | auto   | 0       |
|   add_ln70_1_fu_1954_p2          | -   |        | add_ln70_1   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U216      | 4   |        | mul_ln70_16  | mul | auto   | 0       |
|   add_ln120_fu_1965_p2           | -   |        | add_ln120    | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U212      | 4   |        | mul_ln120_5  | mul | auto   | 0       |
|   add_ln120_1_fu_1976_p2         | -   |        | add_ln120_1  | add | fabric | 0       |
|   add_ln120_6_fu_2006_p2         | -   |        | add_ln120_6  | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U213      | 4   |        | mul_ln120_6  | mul | auto   | 0       |
|   add_ln120_7_fu_2017_p2         | -   |        | add_ln120_7  | add | fabric | 0       |
|   add_ln120_8_fu_2031_p2         | -   |        | add_ln120_8  | add | fabric | 0       |
|   add_ln120_9_fu_2041_p2         | -   |        | add_ln120_9  | add | fabric | 0       |
|   add_ln120_11_fu_2047_p2        | -   |        | add_ln120_11 | add | fabric | 0       |
|   add_ln120_19_fu_2105_p2        | -   |        | add_ln120_19 | add | fabric | 0       |
|   add_ln120_21_fu_2117_p2        | -   |        | add_ln120_21 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U201      | 4   |        | mul_ln121    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202      | 4   |        | mul_ln121_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203      | 4   |        | mul_ln121_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U128      | 4   |        | mul_ln121_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204      | 4   |        | mul_ln121_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U129      | 4   |        | mul_ln121_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U130      | 4   |        | mul_ln121_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U131      | 4   |        | mul_ln121_7  | mul | auto   | 0       |
|   add_ln121_fu_2129_p2           | -   |        | add_ln121    | add | fabric | 0       |
|   add_ln121_1_fu_2135_p2         | -   |        | add_ln121_1  | add | fabric | 0       |
|   add_ln121_2_fu_2149_p2         | -   |        | add_ln121_2  | add | fabric | 0       |
|   add_ln121_3_fu_2155_p2         | -   |        | add_ln121_3  | add | fabric | 0       |
|   add_ln121_4_fu_2161_p2         | -   |        | add_ln121_4  | add | fabric | 0       |
|   add_ln121_5_fu_2175_p2         | -   |        | add_ln121_5  | add | fabric | 0       |
|   add_ln121_6_fu_2181_p2         | -   |        | add_ln121_6  | add | fabric | 0       |
|   add_ln121_7_fu_2187_p2         | -   |        | add_ln121_7  | add | fabric | 0       |
|   add_ln121_9_fu_2845_p2         | -   |        | add_ln121_9  | add | fabric | 0       |
|   add_ln121_10_fu_2851_p2        | -   |        | add_ln121_10 | add | fabric | 0       |
|   add_ln121_12_fu_2193_p2        | -   |        | add_ln121_12 | add | fabric | 0       |
|   add_ln121_13_fu_2199_p2        | -   |        | add_ln121_13 | add | fabric | 0       |
|   add_ln121_14_fu_2213_p2        | -   |        | add_ln121_14 | add | fabric | 0       |
|   add_ln121_16_fu_2219_p2        | -   |        | add_ln121_16 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U132      | 4   |        | mul_ln122    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U133      | 4   |        | mul_ln122_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U134      | 4   |        | mul_ln122_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U135      | 4   |        | mul_ln122_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U136      | 4   |        | mul_ln122_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U137      | 4   |        | mul_ln122_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U138      | 4   |        | mul_ln122_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U205      | 4   |        | mul_ln123    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U139      | 4   |        | mul_ln123_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206      | 4   |        | mul_ln123_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U140      | 4   |        | mul_ln123_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U141      | 4   |        | mul_ln123_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U142      | 4   |        | mul_ln123_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U143      | 4   |        | mul_ln124    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U207      | 4   |        | mul_ln124_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U144      | 4   |        | mul_ln124_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U145      | 4   |        | mul_ln124_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U146      | 4   |        | mul_ln124_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U208      | 4   |        | mul_ln125    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U147      | 4   |        | mul_ln125_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U148      | 4   |        | mul_ln125_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U149      | 4   |        | mul_ln125_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U150      | 4   |        | mul_ln126    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U151      | 4   |        | mul_ln126_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U152      | 4   |        | mul_ln126_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U209      | 4   |        | mul_ln127    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210      | 4   |        | mul_ln127_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211      | 4   |        | mul_ln128    | mul | auto   | 0       |
|   add_ln80_3_fu_2237_p2          | -   |        | add_ln80_3   | add | fabric | 0       |
|   add_ln80_4_fu_2242_p2          | -   |        | add_ln80_4   | add | fabric | 0       |
|   add_ln80_8_fu_2278_p2          | -   |        | add_ln80_8   | add | fabric | 0       |
|   add_ln80_10_fu_2292_p2         | -   |        | add_ln80_10  | add | fabric | 0       |
|   add_ln80_11_fu_2298_p2         | -   |        | add_ln80_11  | add | fabric | 0       |
|   add_ln80_12_fu_2312_p2         | -   |        | add_ln80_12  | add | fabric | 0       |
|   add_ln80_14_fu_2318_p2         | -   |        | add_ln80_14  | add | fabric | 0       |
|   add_ln130_1_fu_2943_p2         | -   |        | add_ln130_1  | add | fabric | 0       |
|   add_ln130_2_fu_2954_p2         | -   |        | add_ln130_2  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U153      | 4   |        | mul_ln130    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U154      | 4   |        | mul_ln130_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U155      | 4   |        | mul_ln130_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U156      | 4   |        | mul_ln130_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U157      | 4   |        | mul_ln130_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U158      | 4   |        | mul_ln130_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U159      | 4   |        | mul_ln130_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U160      | 4   |        | mul_ln130_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U161      | 4   |        | mul_ln130_8  | mul | auto   | 0       |
|   add_ln130_4_fu_3037_p2         | -   |        | add_ln130_4  | add | fabric | 0       |
|   add_ln130_5_fu_3047_p2         | -   |        | add_ln130_5  | add | fabric | 0       |
|   add_ln130_6_fu_3053_p2         | -   |        | add_ln130_6  | add | fabric | 0       |
|   add_ln130_7_fu_3063_p2         | -   |        | add_ln130_7  | add | fabric | 0       |
|   add_ln130_43_fu_3688_p2        | -   |        | add_ln130_43 | add | fabric | 0       |
|   add_ln130_8_fu_3692_p2         | -   |        | add_ln130_8  | add | fabric | 0       |
|   add_ln130_9_fu_3069_p2         | -   |        | add_ln130_9  | add | fabric | 0       |
|   add_ln130_10_fu_3079_p2        | -   |        | add_ln130_10 | add | fabric | 0       |
|   add_ln130_14_fu_3725_p2        | -   |        | add_ln130_14 | add | fabric | 0       |
|   add_ln130_35_fu_3739_p2        | -   |        | add_ln130_35 | add | fabric | 0       |
|   add_ln130_11_fu_3745_p2        | -   |        | add_ln130_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U162      | 4   |        | mul_ln130_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U163      | 4   |        | mul_ln130_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U164      | 4   |        | mul_ln130_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U165      | 4   |        | mul_ln130_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U166      | 4   |        | mul_ln130_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U167      | 4   |        | mul_ln130_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U168      | 4   |        | mul_ln130_15 | mul | auto   | 0       |
|   add_ln130_15_fu_3835_p2        | -   |        | add_ln130_15 | add | fabric | 0       |
|   add_ln130_16_fu_3845_p2        | -   |        | add_ln130_16 | add | fabric | 0       |
|   add_ln130_17_fu_3855_p2        | -   |        | add_ln130_17 | add | fabric | 0       |
|   add_ln130_18_fu_3861_p2        | -   |        | add_ln130_18 | add | fabric | 0       |
|   add_ln130_20_fu_3871_p2        | -   |        | add_ln130_20 | add | fabric | 0       |
|   add_ln130_21_fu_3881_p2        | -   |        | add_ln130_21 | add | fabric | 0       |
|   add_ln130_22_fu_3891_p2        | -   |        | add_ln130_22 | add | fabric | 0       |
|   add_ln130_19_fu_4482_p2        | -   |        | add_ln130_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U169      | 4   |        | mul_ln130_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170      | 4   |        | mul_ln130_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171      | 4   |        | mul_ln130_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172      | 4   |        | mul_ln130_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln130_20 | mul | auto   | 0       |
|   add_ln130_23_fu_3937_p2        | -   |        | add_ln130_23 | add | fabric | 0       |
|   add_ln130_24_fu_3947_p2        | -   |        | add_ln130_24 | add | fabric | 0       |
|   add_ln130_26_fu_3957_p2        | -   |        | add_ln130_26 | add | fabric | 0       |
|   add_ln130_27_fu_4521_p2        | -   |        | add_ln130_27 | add | fabric | 0       |
|   add_ln130_44_fu_4531_p2        | -   |        | add_ln130_44 | add | fabric | 0       |
|   add_ln130_28_fu_4536_p2        | -   |        | add_ln130_28 | add | fabric | 0       |
|   add_ln130_42_fu_4550_p2        | -   |        | add_ln130_42 | add | fabric | 0       |
|   add_ln130_25_fu_4555_p2        | -   |        | add_ln130_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln130_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175      | 4   |        | mul_ln130_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176      | 4   |        | mul_ln130_23 | mul | auto   | 0       |
|   add_ln130_30_fu_3983_p2        | -   |        | add_ln130_30 | add | fabric | 0       |
|   add_ln130_36_fu_4592_p2        | -   |        | add_ln130_36 | add | fabric | 0       |
|   add_ln130_37_fu_4602_p2        | -   |        | add_ln130_37 | add | fabric | 0       |
|   add_ln130_29_fu_4727_p2        | -   |        | add_ln130_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U177      | 4   |        | mul_ln130_24 | mul | auto   | 0       |
|   add_ln130_38_fu_4763_p2        | -   |        | add_ln130_38 | add | fabric | 0       |
|   add_ln130_31_fu_4773_p2        | -   |        | add_ln130_31 | add | fabric | 0       |
|   add_ln115_fu_3993_p2           | -   |        | add_ln115    | add | fabric | 0       |
|   add_ln115_1_fu_3999_p2         | -   |        | add_ln115_1  | add | fabric | 0       |
|   add_ln115_2_fu_4013_p2         | -   |        | add_ln115_2  | add | fabric | 0       |
|   add_ln115_3_fu_4019_p2         | -   |        | add_ln115_3  | add | fabric | 0       |
|   add_ln115_6_fu_4045_p2         | -   |        | add_ln115_6  | add | fabric | 0       |
|   add_ln115_8_fu_4051_p2         | -   |        | add_ln115_8  | add | fabric | 0       |
|   add_ln115_9_fu_4057_p2         | -   |        | add_ln115_9  | add | fabric | 0       |
|   add_ln130_39_fu_4815_p2        | -   |        | add_ln130_39 | add | fabric | 0       |
|   add_ln114_fu_4063_p2           | -   |        | add_ln114    | add | fabric | 0       |
|   add_ln114_1_fu_4069_p2         | -   |        | add_ln114_1  | add | fabric | 0       |
|   add_ln114_2_fu_4083_p2         | -   |        | add_ln114_2  | add | fabric | 0       |
|   add_ln114_3_fu_4089_p2         | -   |        | add_ln114_3  | add | fabric | 0       |
|   add_ln114_6_fu_4115_p2         | -   |        | add_ln114_6  | add | fabric | 0       |
|   add_ln114_8_fu_4121_p2         | -   |        | add_ln114_8  | add | fabric | 0       |
|   add_ln114_9_fu_4127_p2         | -   |        | add_ln114_9  | add | fabric | 0       |
|   add_ln130_40_fu_4863_p2        | -   |        | add_ln130_40 | add | fabric | 0       |
|   add_ln130_34_fu_4950_p2        | -   |        | add_ln130_34 | add | fabric | 0       |
|   out1_w_fu_4978_p2              | -   |        | out1_w       | add | fabric | 0       |
|   add_ln131_fu_4987_p2           | -   |        | add_ln131    | add | fabric | 0       |
|   add_ln127_3_fu_2346_p2         | -   |        | add_ln127_3  | add | fabric | 0       |
|   add_ln127_4_fu_2352_p2         | -   |        | add_ln127_4  | add | fabric | 0       |
|   add_ln127_8_fu_2386_p2         | -   |        | add_ln127_8  | add | fabric | 0       |
|   add_ln127_9_fu_2392_p2         | -   |        | add_ln127_9  | add | fabric | 0       |
|   add_ln127_11_fu_2406_p2        | -   |        | add_ln127_11 | add | fabric | 0       |
|   add_ln127_12_fu_2412_p2        | -   |        | add_ln127_12 | add | fabric | 0       |
|   add_ln127_13_fu_2426_p2        | -   |        | add_ln127_13 | add | fabric | 0       |
|   add_ln127_15_fu_2432_p2        | -   |        | add_ln127_15 | add | fabric | 0       |
|   add_ln131_2_fu_3142_p2         | -   |        | add_ln131_2  | add | fabric | 0       |
|   add_ln131_4_fu_3153_p2         | -   |        | add_ln131_4  | add | fabric | 0       |
|   out1_w_1_fu_5008_p2            | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln126_3_fu_2460_p2         | -   |        | add_ln126_3  | add | fabric | 0       |
|   add_ln126_4_fu_2465_p2         | -   |        | add_ln126_4  | add | fabric | 0       |
|   add_ln126_8_fu_3178_p2         | -   |        | add_ln126_8  | add | fabric | 0       |
|   add_ln126_9_fu_3184_p2         | -   |        | add_ln126_9  | add | fabric | 0       |
|   add_ln126_11_fu_2500_p2        | -   |        | add_ln126_11 | add | fabric | 0       |
|   add_ln126_12_fu_2506_p2        | -   |        | add_ln126_12 | add | fabric | 0       |
|   add_ln126_13_fu_2520_p2        | -   |        | add_ln126_13 | add | fabric | 0       |
|   add_ln126_15_fu_2526_p2        | -   |        | add_ln126_15 | add | fabric | 0       |
|   add_ln132_1_fu_3234_p2         | -   |        | add_ln132_1  | add | fabric | 0       |
|   add_ln132_2_fu_3239_p2         | -   |        | add_ln132_2  | add | fabric | 0       |
|   add_ln125_3_fu_2553_p2         | -   |        | add_ln125_3  | add | fabric | 0       |
|   add_ln125_4_fu_2558_p2         | -   |        | add_ln125_4  | add | fabric | 0       |
|   add_ln125_8_fu_3250_p2         | -   |        | add_ln125_8  | add | fabric | 0       |
|   add_ln125_9_fu_3256_p2         | -   |        | add_ln125_9  | add | fabric | 0       |
|   add_ln125_11_fu_2594_p2        | -   |        | add_ln125_11 | add | fabric | 0       |
|   add_ln125_12_fu_2600_p2        | -   |        | add_ln125_12 | add | fabric | 0       |
|   add_ln125_13_fu_2614_p2        | -   |        | add_ln125_13 | add | fabric | 0       |
|   add_ln125_15_fu_2620_p2        | -   |        | add_ln125_15 | add | fabric | 0       |
|   add_ln133_1_fu_4174_p2         | -   |        | add_ln133_1  | add | fabric | 0       |
|   add_ln133_2_fu_4185_p2         | -   |        | add_ln133_2  | add | fabric | 0       |
|   add_ln124_2_fu_2646_p2         | -   |        | add_ln124_2  | add | fabric | 0       |
|   add_ln124_7_fu_3292_p2         | -   |        | add_ln124_7  | add | fabric | 0       |
|   add_ln124_8_fu_3298_p2         | -   |        | add_ln124_8  | add | fabric | 0       |
|   add_ln124_10_fu_2676_p2        | -   |        | add_ln124_10 | add | fabric | 0       |
|   add_ln124_11_fu_2682_p2        | -   |        | add_ln124_11 | add | fabric | 0       |
|   add_ln124_12_fu_2696_p2        | -   |        | add_ln124_12 | add | fabric | 0       |
|   add_ln124_14_fu_2702_p2        | -   |        | add_ln124_14 | add | fabric | 0       |
|   add_ln134_1_fu_4228_p2         | -   |        | add_ln134_1  | add | fabric | 0       |
|   add_ln134_2_fu_4239_p2         | -   |        | add_ln134_2  | add | fabric | 0       |
|   add_ln123_2_fu_2728_p2         | -   |        | add_ln123_2  | add | fabric | 0       |
|   add_ln123_3_fu_2734_p2         | -   |        | add_ln123_3  | add | fabric | 0       |
|   add_ln123_8_fu_3334_p2         | -   |        | add_ln123_8  | add | fabric | 0       |
|   add_ln123_9_fu_3340_p2         | -   |        | add_ln123_9  | add | fabric | 0       |
|   add_ln123_11_fu_2770_p2        | -   |        | add_ln123_11 | add | fabric | 0       |
|   add_ln123_12_fu_2776_p2        | -   |        | add_ln123_12 | add | fabric | 0       |
|   add_ln123_13_fu_2790_p2        | -   |        | add_ln123_13 | add | fabric | 0       |
|   add_ln123_15_fu_2796_p2        | -   |        | add_ln123_15 | add | fabric | 0       |
|   add_ln135_1_fu_4282_p2         | -   |        | add_ln135_1  | add | fabric | 0       |
|   add_ln135_2_fu_4293_p2         | -   |        | add_ln135_2  | add | fabric | 0       |
|   add_ln122_fu_3376_p2           | -   |        | add_ln122    | add | fabric | 0       |
|   add_ln122_1_fu_3381_p2         | -   |        | add_ln122_1  | add | fabric | 0       |
|   add_ln122_2_fu_3395_p2         | -   |        | add_ln122_2  | add | fabric | 0       |
|   add_ln122_3_fu_3401_p2         | -   |        | add_ln122_3  | add | fabric | 0       |
|   add_ln122_6_fu_3427_p2         | -   |        | add_ln122_6  | add | fabric | 0       |
|   add_ln122_7_fu_3433_p2         | -   |        | add_ln122_7  | add | fabric | 0       |
|   add_ln122_8_fu_3439_p2         | -   |        | add_ln122_8  | add | fabric | 0       |
|   out1_w_7_fu_4645_p2            | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln138_fu_4653_p2           | -   |        | add_ln138    | add | fabric | 0       |
|   add_ln138_7_fu_3463_p2         | -   |        | add_ln138_7  | add | fabric | 0       |
|   add_ln138_12_fu_5018_p2        | -   |        | add_ln138_12 | add | fabric | 0       |
|   out1_w_8_fu_5028_p2            | -   |        | out1_w_8     | add | fabric | 0       |
|   add_ln139_fu_5041_p2           | -   |        | add_ln139    | add | fabric | 0       |
|   add_ln139_1_fu_4375_p2         | -   |        | add_ln139_1  | add | fabric | 0       |
|   out1_w_9_fu_5062_p2            | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln140_fu_4428_p2           | -   |        | add_ln140    | add | fabric | 0       |
|   add_ln140_1_fu_4434_p2         | -   |        | add_ln140_1  | add | fabric | 0       |
|   add_ln141_fu_4440_p2           | -   |        | add_ln141    | add | fabric | 0       |
|   add_ln142_1_fu_4889_p2         | -   |        | add_ln142_1  | add | fabric | 0       |
|   add_ln143_fu_4900_p2           | -   |        | add_ln143    | add | fabric | 0       |
|   add_ln144_fu_4912_p2           | -   |        | add_ln144    | add | fabric | 0       |
|   out1_w_15_fu_5069_p2           | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0   |        |              |     |        |         |
|    add_ln24_fu_325_p2            | -   |        | add_ln24     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0   |        |              |     |        |         |
|    add_ln31_fu_325_p2            | -   |        | add_ln31     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_88_9 | 48  |        |              |     |        |         |
|    empty_fu_529_p2               | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37      | 4   |        | mul_ln103    | mul | auto   | 0       |
|    add_ln103_fu_604_p2           | -   |        | add_ln103    | add | fabric | 0       |
|    tmp_2_fu_616_p7               | -   |        | sub_ln103    | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U38      | 4   |        | mul_ln103_1  | mul | auto   | 0       |
|    add_ln103_1_fu_942_p2         | -   |        | add_ln103_1  | add | fabric | 0       |
|    tmp_3_fu_639_p17              | -   |        | sub_ln103_1  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U39      | 4   |        | mul_ln103_2  | mul | auto   | 0       |
|    add_ln103_2_fu_960_p2         | -   |        | add_ln103_2  | add | fabric | 0       |
|    tmp_5_fu_682_p17              | -   |        | sub_ln103_2  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U40      | 4   |        | mul_ln103_3  | mul | auto   | 0       |
|    add_ln103_3_fu_978_p2         | -   |        | add_ln103_3  | add | fabric | 0       |
|    tmp_6_fu_725_p17              | -   |        | sub_ln103_3  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U41      | 4   |        | mul_ln103_4  | mul | auto   | 0       |
|    add_ln103_4_fu_996_p2         | -   |        | add_ln103_4  | add | fabric | 0       |
|    tmp_7_fu_768_p17              | -   |        | sub_ln103_4  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U42      | 4   |        | mul_ln103_5  | mul | auto   | 0       |
|    add_ln103_5_fu_1014_p2        | -   |        | add_ln103_5  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U43      | 4   |        | mul_ln106    | mul | auto   | 0       |
|    add_ln106_fu_1049_p2          | -   |        | add_ln106    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U44      | 4   |        | mul_ln106_1  | mul | auto   | 0       |
|    add_ln106_1_fu_1078_p2        | -   |        | add_ln106_1  | add | fabric | 0       |
|    sub_ln98_3_fu_859_p2          | -   |        | sub_ln98_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U45      | 4   |        | mul_ln106_2  | mul | auto   | 0       |
|    add_ln106_2_fu_1140_p2        | -   |        | add_ln106_2  | add | fabric | 0       |
|    sub_ln98_fu_875_p2            | -   |        | sub_ln98     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U46      | 4   |        | mul_ln106_3  | mul | auto   | 0       |
|    add_ln106_3_fu_1201_p2        | -   |        | add_ln106_3  | add | fabric | 0       |
|    sub_ln98_1_fu_1210_p2         | -   |        | sub_ln98_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U47      | 4   |        | mul_ln106_4  | mul | auto   | 0       |
|    add_ln106_4_fu_1267_p2        | -   |        | add_ln106_4  | add | fabric | 0       |
|    tmp_11_fu_1282_p17            | -   |        | sub_ln98_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U48      | 4   |        | mul_ln106_5  | mul | auto   | 0       |
|    add_ln106_5_fu_1319_p2        | -   |        | add_ln106_5  | add | fabric | 0       |
|    add_ln88_fu_903_p2            | -   |        | add_ln88     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0   |        |              |     |        |         |
|    add_ln149_fu_280_p2           | -   |        | add_ln149    | add | fabric | 0       |
+----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d1.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d1.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d1.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d1.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                    | d1.cpp:17 in test, out1_w |
| array_partition | variable=arg1_r type=complete                    | d1.cpp:18 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d1.cpp:19 in test, arg2_r |
| array_partition | variable=arr type=complete                       | d1.cpp:20 in test, arr    |
| pipeline        | II = 1                                           | d1.cpp:39 in test         |
| unroll          |                                                  | d1.cpp:42 in test         |
| pipeline        | II = 1                                           | d1.cpp:46 in test         |
| unroll          |                                                  | d1.cpp:49 in test         |
| pipeline        | II = 1                                           | d1.cpp:64 in test         |
| unroll          |                                                  | d1.cpp:67 in test         |
| pipeline        | II = 1                                           | d1.cpp:74 in test         |
| unroll          |                                                  | d1.cpp:77 in test         |
| pipeline        | II = 1                                           | d1.cpp:90 in test         |
| unroll          |                                                  | d1.cpp:93 in test         |
| pipeline        | II = 1                                           | d1.cpp:97 in test         |
| unroll          |                                                  | d1.cpp:100 in test        |
+-----------------+--------------------------------------------------+---------------------------+


