# Verilog Modules

This folder contains the Verilog HDL source files for the mini project. Each module is written and simulated individually before being integrated into the top-level design.

### Modules:

- `mux4to1.v` – 4:1 Multiplexer using dataflow modeling
- `decoder2to4.v` – 2:4 Decoder using behavioral modeling
- `latch4.v` – 4-bit Latch using behavioral modeling
- `miniproject.v` – Top-level module integrating all components and the 2-bit counter IP core

