{
    "schema_version": {
        "major": "2",
        "minor": "0",
        "patch": "0"
    },
    "mem_topology": {
        "m_count": "6",
        "m_mem_data": {
            "mem_data": {
                "m_type": "MEM_DRAM",
                "m_used": "0",
                "m_sizeKB": "0x0",
                "m_base_address": "0x0",
                "m_tag": "HPC0",
                "m_spTag": "HPC0"
            },
            "mem_data": {
                "m_type": "MEM_DRAM",
                "m_used": "0",
                "m_sizeKB": "0x0",
                "m_base_address": "0x0",
                "m_tag": "HPC1",
                "m_spTag": "HPC1"
            },
            "mem_data": {
                "m_type": "MEM_DRAM",
                "m_used": "1",
                "m_sizeKB": "0x200000",
                "m_base_address": "0x0",
                "m_tag": "HP0",
                "m_spTag": "HP0"
            },
            "mem_data": {
                "m_type": "MEM_DRAM",
                "m_used": "0",
                "m_sizeKB": "0x0",
                "m_base_address": "0x0",
                "m_tag": "HP1",
                "m_spTag": "HP1"
            },
            "mem_data": {
                "m_type": "MEM_DRAM",
                "m_used": "0",
                "m_sizeKB": "0x0",
                "m_base_address": "0x0",
                "m_tag": "HP2",
                "m_spTag": "HP2"
            },
            "mem_data": {
                "m_type": "MEM_DRAM",
                "m_used": "0",
                "m_sizeKB": "0x0",
                "m_base_address": "0x0",
                "m_tag": "HP3",
                "m_spTag": "HP3"
            }
        }
    },
    "ip_layout": {
        "m_count": "1",
        "m_ip_data": {
            "ip_data": {
                "m_type": "IP_KERNEL",
                "properties": "0x1",
                "m_int_enable": "1",
                "m_interrupt_id": "1",
                "m_ip_control": "AP_CTRL_CHAIN",
                "m_base_address": "0xb0000000",
                "m_name": "lzw_fpga:lzw_fpga_1"
            }
        }
    },
    "connectivity": {
        "m_count": "5",
        "m_connection": {
            "connection": {
                "arg_index": "0",
                "arg_name": "input",
                "mode": "Master",
                "m_ip_layout_index": "0",
                "mem_data_index": "2"
            },
            "connection": {
                "arg_index": "2",
                "arg_name": "output_code",
                "mode": "Master",
                "m_ip_layout_index": "0",
                "mem_data_index": "2"
            },
            "connection": {
                "arg_index": "3",
                "arg_name": "output_size",
                "mode": "Master",
                "m_ip_layout_index": "0",
                "mem_data_index": "2"
            },
            "connection": {
                "arg_index": "4",
                "arg_name": "output",
                "mode": "Master",
                "m_ip_layout_index": "0",
                "mem_data_index": "2"
            },
            "connection": {
                "arg_index": "5",
                "arg_name": "output_length",
                "mode": "Master",
                "m_ip_layout_index": "0",
                "mem_data_index": "2"
            }
        }
    }
}
