

================================================================
== Vitis HLS Report for 'compute_tile_Pipeline_Conv2_ReLU'
================================================================
* Date:           Tue Oct 21 15:32:19 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.908 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv2_ReLU  |        3|        3|         3|          1|          1|     2|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1311|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     525|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     525|    1347|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U616  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U617  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U618  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U619  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U620  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U621  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U622  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U623  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U624  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U625  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U626  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U627  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U628  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U629  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U630  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln200_fu_666_p2       |         +|   0|  0|  13|           6|           5|
    |and_ln204_10_fu_1202_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln204_11_fu_1251_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln204_12_fu_1300_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln204_13_fu_1349_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln204_14_fu_1398_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln204_15_fu_1447_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln204_1_fu_761_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln204_2_fu_810_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln204_3_fu_859_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln204_4_fu_908_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln204_5_fu_957_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln204_6_fu_1006_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln204_7_fu_1055_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln204_8_fu_1104_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln204_9_fu_1153_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln204_fu_712_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln204_10_fu_939_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_11_fu_945_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_12_fu_988_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_13_fu_994_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_14_fu_1037_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_15_fu_1043_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_16_fu_1086_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_17_fu_1092_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_18_fu_1135_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_19_fu_1141_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_1_fu_700_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_20_fu_1184_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_21_fu_1190_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_22_fu_1233_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_23_fu_1239_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_24_fu_1282_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_25_fu_1288_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_26_fu_1331_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_27_fu_1337_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_28_fu_1380_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_29_fu_1386_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_2_fu_743_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_30_fu_1429_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_31_fu_1435_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_3_fu_749_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_4_fu_792_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_5_fu_798_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_6_fu_841_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_7_fu_847_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_8_fu_890_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln204_9_fu_896_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln204_fu_694_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln204_10_fu_1196_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln204_11_fu_1245_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln204_12_fu_1294_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln204_13_fu_1343_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln204_14_fu_1392_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln204_15_fu_1441_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln204_1_fu_755_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln204_2_fu_804_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln204_3_fu_853_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln204_4_fu_902_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln204_5_fu_951_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln204_6_fu_1000_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln204_7_fu_1049_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln204_8_fu_1098_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln204_9_fu_1147_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln204_fu_706_p2        |        or|   0|  0|   2|           1|           1|
    |f2_10_d0                  |    select|   0|  0|  32|           1|          32|
    |f2_11_d0                  |    select|   0|  0|  32|           1|          32|
    |f2_12_d0                  |    select|   0|  0|  32|           1|          32|
    |f2_13_d0                  |    select|   0|  0|  32|           1|          32|
    |f2_14_d0                  |    select|   0|  0|  32|           1|          32|
    |f2_15_d0                  |    select|   0|  0|  32|           1|          32|
    |f2_1_d0                   |    select|   0|  0|  32|           1|          32|
    |f2_2_d0                   |    select|   0|  0|  32|           1|          32|
    |f2_3_d0                   |    select|   0|  0|  32|           1|          32|
    |f2_4_d0                   |    select|   0|  0|  32|           1|          32|
    |f2_5_d0                   |    select|   0|  0|  32|           1|          32|
    |f2_6_d0                   |    select|   0|  0|  32|           1|          32|
    |f2_7_d0                   |    select|   0|  0|  32|           1|          32|
    |f2_8_d0                   |    select|   0|  0|  32|           1|          32|
    |f2_9_d0                   |    select|   0|  0|  32|           1|          32|
    |f2_d0                     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1311|         551|         599|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n2      |   9|          2|    6|         12|
    |n2_1_fu_106              |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |acc2_10_load_reg_1642              |  32|   0|   32|          0|
    |acc2_11_load_reg_1649              |  32|   0|   32|          0|
    |acc2_12_load_reg_1656              |  32|   0|   32|          0|
    |acc2_13_load_reg_1663              |  32|   0|   32|          0|
    |acc2_14_load_reg_1670              |  32|   0|   32|          0|
    |acc2_1_load_reg_1579               |  32|   0|   32|          0|
    |acc2_2_load_reg_1586               |  32|   0|   32|          0|
    |acc2_3_load_reg_1593               |  32|   0|   32|          0|
    |acc2_4_load_reg_1600               |  32|   0|   32|          0|
    |acc2_5_load_reg_1607               |  32|   0|   32|          0|
    |acc2_6_load_reg_1614               |  32|   0|   32|          0|
    |acc2_7_load_reg_1621               |  32|   0|   32|          0|
    |acc2_8_load_reg_1628               |  32|   0|   32|          0|
    |acc2_9_load_reg_1635               |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |n2_1_fu_106                        |   6|   0|    6|          0|
    |t_1_reg_1677                       |  32|   0|   32|          0|
    |t_reg_1572                         |  32|   0|   32|          0|
    |zext_ln200_reg_1472                |   1|   0|   64|         63|
    |zext_ln200_reg_1472_pp0_iter1_reg  |   1|   0|   64|         63|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 525|   0|  651|        126|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  compute_tile_Pipeline_Conv2_ReLU|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  compute_tile_Pipeline_Conv2_ReLU|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  compute_tile_Pipeline_Conv2_ReLU|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  compute_tile_Pipeline_Conv2_ReLU|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  compute_tile_Pipeline_Conv2_ReLU|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  compute_tile_Pipeline_Conv2_ReLU|  return value|
|grp_fu_7743_p_din0    |  out|   32|  ap_ctrl_hs|  compute_tile_Pipeline_Conv2_ReLU|  return value|
|grp_fu_7743_p_din1    |  out|   32|  ap_ctrl_hs|  compute_tile_Pipeline_Conv2_ReLU|  return value|
|grp_fu_7743_p_opcode  |  out|    5|  ap_ctrl_hs|  compute_tile_Pipeline_Conv2_ReLU|  return value|
|grp_fu_7743_p_dout0   |   in|    1|  ap_ctrl_hs|  compute_tile_Pipeline_Conv2_ReLU|  return value|
|grp_fu_7743_p_ce      |  out|    1|  ap_ctrl_hs|  compute_tile_Pipeline_Conv2_ReLU|  return value|
|f2_15_address0        |  out|    1|   ap_memory|                             f2_15|         array|
|f2_15_ce0             |  out|    1|   ap_memory|                             f2_15|         array|
|f2_15_we0             |  out|    1|   ap_memory|                             f2_15|         array|
|f2_15_d0              |  out|   32|   ap_memory|                             f2_15|         array|
|f2_14_address0        |  out|    1|   ap_memory|                             f2_14|         array|
|f2_14_ce0             |  out|    1|   ap_memory|                             f2_14|         array|
|f2_14_we0             |  out|    1|   ap_memory|                             f2_14|         array|
|f2_14_d0              |  out|   32|   ap_memory|                             f2_14|         array|
|f2_13_address0        |  out|    1|   ap_memory|                             f2_13|         array|
|f2_13_ce0             |  out|    1|   ap_memory|                             f2_13|         array|
|f2_13_we0             |  out|    1|   ap_memory|                             f2_13|         array|
|f2_13_d0              |  out|   32|   ap_memory|                             f2_13|         array|
|f2_12_address0        |  out|    1|   ap_memory|                             f2_12|         array|
|f2_12_ce0             |  out|    1|   ap_memory|                             f2_12|         array|
|f2_12_we0             |  out|    1|   ap_memory|                             f2_12|         array|
|f2_12_d0              |  out|   32|   ap_memory|                             f2_12|         array|
|f2_11_address0        |  out|    1|   ap_memory|                             f2_11|         array|
|f2_11_ce0             |  out|    1|   ap_memory|                             f2_11|         array|
|f2_11_we0             |  out|    1|   ap_memory|                             f2_11|         array|
|f2_11_d0              |  out|   32|   ap_memory|                             f2_11|         array|
|f2_10_address0        |  out|    1|   ap_memory|                             f2_10|         array|
|f2_10_ce0             |  out|    1|   ap_memory|                             f2_10|         array|
|f2_10_we0             |  out|    1|   ap_memory|                             f2_10|         array|
|f2_10_d0              |  out|   32|   ap_memory|                             f2_10|         array|
|f2_9_address0         |  out|    1|   ap_memory|                              f2_9|         array|
|f2_9_ce0              |  out|    1|   ap_memory|                              f2_9|         array|
|f2_9_we0              |  out|    1|   ap_memory|                              f2_9|         array|
|f2_9_d0               |  out|   32|   ap_memory|                              f2_9|         array|
|f2_8_address0         |  out|    1|   ap_memory|                              f2_8|         array|
|f2_8_ce0              |  out|    1|   ap_memory|                              f2_8|         array|
|f2_8_we0              |  out|    1|   ap_memory|                              f2_8|         array|
|f2_8_d0               |  out|   32|   ap_memory|                              f2_8|         array|
|f2_7_address0         |  out|    1|   ap_memory|                              f2_7|         array|
|f2_7_ce0              |  out|    1|   ap_memory|                              f2_7|         array|
|f2_7_we0              |  out|    1|   ap_memory|                              f2_7|         array|
|f2_7_d0               |  out|   32|   ap_memory|                              f2_7|         array|
|f2_6_address0         |  out|    1|   ap_memory|                              f2_6|         array|
|f2_6_ce0              |  out|    1|   ap_memory|                              f2_6|         array|
|f2_6_we0              |  out|    1|   ap_memory|                              f2_6|         array|
|f2_6_d0               |  out|   32|   ap_memory|                              f2_6|         array|
|f2_5_address0         |  out|    1|   ap_memory|                              f2_5|         array|
|f2_5_ce0              |  out|    1|   ap_memory|                              f2_5|         array|
|f2_5_we0              |  out|    1|   ap_memory|                              f2_5|         array|
|f2_5_d0               |  out|   32|   ap_memory|                              f2_5|         array|
|f2_4_address0         |  out|    1|   ap_memory|                              f2_4|         array|
|f2_4_ce0              |  out|    1|   ap_memory|                              f2_4|         array|
|f2_4_we0              |  out|    1|   ap_memory|                              f2_4|         array|
|f2_4_d0               |  out|   32|   ap_memory|                              f2_4|         array|
|f2_3_address0         |  out|    1|   ap_memory|                              f2_3|         array|
|f2_3_ce0              |  out|    1|   ap_memory|                              f2_3|         array|
|f2_3_we0              |  out|    1|   ap_memory|                              f2_3|         array|
|f2_3_d0               |  out|   32|   ap_memory|                              f2_3|         array|
|f2_2_address0         |  out|    1|   ap_memory|                              f2_2|         array|
|f2_2_ce0              |  out|    1|   ap_memory|                              f2_2|         array|
|f2_2_we0              |  out|    1|   ap_memory|                              f2_2|         array|
|f2_2_d0               |  out|   32|   ap_memory|                              f2_2|         array|
|f2_1_address0         |  out|    1|   ap_memory|                              f2_1|         array|
|f2_1_ce0              |  out|    1|   ap_memory|                              f2_1|         array|
|f2_1_we0              |  out|    1|   ap_memory|                              f2_1|         array|
|f2_1_d0               |  out|   32|   ap_memory|                              f2_1|         array|
|f2_address0           |  out|    1|   ap_memory|                                f2|         array|
|f2_ce0                |  out|    1|   ap_memory|                                f2|         array|
|f2_we0                |  out|    1|   ap_memory|                                f2|         array|
|f2_d0                 |  out|   32|   ap_memory|                                f2|         array|
|acc2_address0         |  out|    1|   ap_memory|                              acc2|         array|
|acc2_ce0              |  out|    1|   ap_memory|                              acc2|         array|
|acc2_q0               |   in|   32|   ap_memory|                              acc2|         array|
|acc2_1_address0       |  out|    1|   ap_memory|                            acc2_1|         array|
|acc2_1_ce0            |  out|    1|   ap_memory|                            acc2_1|         array|
|acc2_1_q0             |   in|   32|   ap_memory|                            acc2_1|         array|
|acc2_2_address0       |  out|    1|   ap_memory|                            acc2_2|         array|
|acc2_2_ce0            |  out|    1|   ap_memory|                            acc2_2|         array|
|acc2_2_q0             |   in|   32|   ap_memory|                            acc2_2|         array|
|acc2_3_address0       |  out|    1|   ap_memory|                            acc2_3|         array|
|acc2_3_ce0            |  out|    1|   ap_memory|                            acc2_3|         array|
|acc2_3_q0             |   in|   32|   ap_memory|                            acc2_3|         array|
|acc2_4_address0       |  out|    1|   ap_memory|                            acc2_4|         array|
|acc2_4_ce0            |  out|    1|   ap_memory|                            acc2_4|         array|
|acc2_4_q0             |   in|   32|   ap_memory|                            acc2_4|         array|
|acc2_5_address0       |  out|    1|   ap_memory|                            acc2_5|         array|
|acc2_5_ce0            |  out|    1|   ap_memory|                            acc2_5|         array|
|acc2_5_q0             |   in|   32|   ap_memory|                            acc2_5|         array|
|acc2_6_address0       |  out|    1|   ap_memory|                            acc2_6|         array|
|acc2_6_ce0            |  out|    1|   ap_memory|                            acc2_6|         array|
|acc2_6_q0             |   in|   32|   ap_memory|                            acc2_6|         array|
|acc2_7_address0       |  out|    1|   ap_memory|                            acc2_7|         array|
|acc2_7_ce0            |  out|    1|   ap_memory|                            acc2_7|         array|
|acc2_7_q0             |   in|   32|   ap_memory|                            acc2_7|         array|
|acc2_8_address0       |  out|    1|   ap_memory|                            acc2_8|         array|
|acc2_8_ce0            |  out|    1|   ap_memory|                            acc2_8|         array|
|acc2_8_q0             |   in|   32|   ap_memory|                            acc2_8|         array|
|acc2_9_address0       |  out|    1|   ap_memory|                            acc2_9|         array|
|acc2_9_ce0            |  out|    1|   ap_memory|                            acc2_9|         array|
|acc2_9_q0             |   in|   32|   ap_memory|                            acc2_9|         array|
|acc2_10_address0      |  out|    1|   ap_memory|                           acc2_10|         array|
|acc2_10_ce0           |  out|    1|   ap_memory|                           acc2_10|         array|
|acc2_10_q0            |   in|   32|   ap_memory|                           acc2_10|         array|
|acc2_11_address0      |  out|    1|   ap_memory|                           acc2_11|         array|
|acc2_11_ce0           |  out|    1|   ap_memory|                           acc2_11|         array|
|acc2_11_q0            |   in|   32|   ap_memory|                           acc2_11|         array|
|acc2_12_address0      |  out|    1|   ap_memory|                           acc2_12|         array|
|acc2_12_ce0           |  out|    1|   ap_memory|                           acc2_12|         array|
|acc2_12_q0            |   in|   32|   ap_memory|                           acc2_12|         array|
|acc2_13_address0      |  out|    1|   ap_memory|                           acc2_13|         array|
|acc2_13_ce0           |  out|    1|   ap_memory|                           acc2_13|         array|
|acc2_13_q0            |   in|   32|   ap_memory|                           acc2_13|         array|
|acc2_14_address0      |  out|    1|   ap_memory|                           acc2_14|         array|
|acc2_14_ce0           |  out|    1|   ap_memory|                           acc2_14|         array|
|acc2_14_q0            |   in|   32|   ap_memory|                           acc2_14|         array|
|acc2_15_address0      |  out|    1|   ap_memory|                           acc2_15|         array|
|acc2_15_ce0           |  out|    1|   ap_memory|                           acc2_15|         array|
|acc2_15_q0            |   in|   32|   ap_memory|                           acc2_15|         array|
+----------------------+-----+-----+------------+----------------------------------+--------------+

