

================================================================
== Vitis HLS Report for 'ban_interface_Pipeline_VITIS_LOOP_410_1'
================================================================
* Date:           Tue Feb  8 15:34:37 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.983 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_410_1  |        3|        3|         3|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1635|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      45|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      45|    1689|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln410_fu_260_p2     |         +|   0|  0|    9|           2|           1|
    |add_ln411_1_fu_146_p2   |         +|   0|  0|   14|           7|           6|
    |add_ln411_2_fu_164_p2   |         +|   0|  0|   15|           8|           1|
    |add_ln411_fu_140_p2     |         +|   0|  0|   14|           7|           6|
    |sub_ln411_fu_206_p2     |         -|   0|  0|  135|         128|         128|
    |and_ln411_3_fu_276_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln411_fu_212_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln413_fu_281_p2     |       and|   0|  0|    2|           1|           1|
    |sel_tmp127_fu_298_p2    |       and|   0|  0|    2|           1|           1|
    |icmp_ln410_fu_126_p2    |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln411_4_fu_248_p2  |      icmp|   0|  0|   16|          23|           1|
    |icmp_ln411_fu_242_p2    |      icmp|   0|  0|   11|           8|           2|
    |lshr_ln411_fu_218_p2    |      lshr|   0|  0|  423|         128|         128|
    |or_ln411_1_fu_286_p2    |        or|   0|  0|    2|           1|           1|
    |or_ln411_fu_254_p2      |        or|   0|  0|    2|           1|           1|
    |res_10_fu_304_p2        |        or|   0|  0|    2|           1|           1|
    |solved_4_fu_310_p2      |        or|   0|  0|    2|           1|           1|
    |select_ln411_fu_188_p3  |    select|   0|  0|  107|           1|           1|
    |shl_ln411_1_fu_196_p2   |       shl|   0|  0|  314|           1|          97|
    |shl_ln411_fu_174_p2     |       shl|   0|  0|  423|           1|         128|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    |xor_ln411_fu_292_p2     |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1635|         453|         640|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_15_fu_66               |   9|          2|    2|          4|
    |res_reg_95               |   9|          2|    1|          2|
    |solved_reg_83            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_15_fu_66                        |   2|   0|    2|          0|
    |icmp_ln410_reg_323                |   1|   0|    1|          0|
    |icmp_ln410_reg_323_pp0_iter1_reg  |   1|   0|    1|          0|
    |or_ln411_reg_332                  |   1|   0|    1|          0|
    |or_ln411_reg_332_pp0_iter1_reg    |   1|   0|    1|          0|
    |res_reg_95                        |   1|   0|    1|          0|
    |solved_reg_83                     |   1|   0|    1|          0|
    |trunc_ln411_reg_327               |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  45|   0|   45|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|grp_fu_7441_p_din0    |  out|   32|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|grp_fu_7441_p_din1    |  out|   32|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|grp_fu_7441_p_opcode  |  out|    5|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|grp_fu_7441_p_dout0   |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|grp_fu_7441_p_ce      |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|grp_fu_2063_p_din0    |  out|   32|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|grp_fu_2063_p_din1    |  out|   32|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|grp_fu_2063_p_opcode  |  out|    5|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|grp_fu_2063_p_dout0   |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|grp_fu_2063_p_ce      |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_410_1|  return value|
|b_op1_load            |   in|  128|     ap_none|                               b_op1_load|        scalar|
|res_14_out            |  out|    1|      ap_vld|                               res_14_out|       pointer|
|res_14_out_ap_vld     |  out|    1|      ap_vld|                               res_14_out|       pointer|
+----------------------+-----+-----+------------+-----------------------------------------+--------------+

