{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641217708969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641217708976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 14:48:28 2022 " "Processing started: Mon Jan 03 14:48:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641217708976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217708976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217708976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641217712067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641217712067 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217721605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:45 Progress: Loading quartus/soc_system.qsys " "2022.01.03.14:48:45 Progress: Loading quartus/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217725466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:46 Progress: Reading input file " "2022.01.03.14:48:46 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217726343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:46 Progress: Adding Camera_Ctrl_0 \[Camera_Ctrl 1.0\] " "2022.01.03.14:48:46 Progress: Adding Camera_Ctrl_0 \[Camera_Ctrl 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217726443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:47 Progress: Parameterizing module Camera_Ctrl_0 " "2022.01.03.14:48:47 Progress: Parameterizing module Camera_Ctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217727582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:47 Progress: Adding address_span_extender_0 \[altera_address_span_extender 18.1\] " "2022.01.03.14:48:47 Progress: Adding address_span_extender_0 \[altera_address_span_extender 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217727585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:47 Progress: Parameterizing module address_span_extender_0 " "2022.01.03.14:48:47 Progress: Parameterizing module address_span_extender_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217727718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:47 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.01.03.14:48:47 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217727721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:47 Progress: Parameterizing module clk_0 " "2022.01.03.14:48:47 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217727836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:47 Progress: Adding cmos_sensor_output_generator_0 \[cmos_sensor_output_generator 15.1\] " "2022.01.03.14:48:47 Progress: Adding cmos_sensor_output_generator_0 \[cmos_sensor_output_generator 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217727837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:47 Progress: Parameterizing module cmos_sensor_output_generator_0 " "2022.01.03.14:48:47 Progress: Parameterizing module cmos_sensor_output_generator_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217727884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:47 Progress: Adding hps_0 \[altera_hps 18.1\] " "2022.01.03.14:48:47 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217727884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:48 Progress: Parameterizing module hps_0 " "2022.01.03.14:48:48 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217728841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:48 Progress: Adding i2c_0 \[i2c 15.1\] " "2022.01.03.14:48:48 Progress: Adding i2c_0 \[i2c 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217728866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:48 Progress: Parameterizing module i2c_0 " "2022.01.03.14:48:48 Progress: Parameterizing module i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217728931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:48 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2022.01.03.14:48:48 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217728931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:48 Progress: Parameterizing module jtag_uart_0 " "2022.01.03.14:48:48 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217728938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:48 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.01.03.14:48:48 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217728939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:49 Progress: Parameterizing module nios2_gen2_0 " "2022.01.03.14:48:49 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217729040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:49 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.01.03.14:48:49 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217729041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:49 Progress: Parameterizing module onchip_memory2_0 " "2022.01.03.14:48:49 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217729049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:49 Progress: Adding pio_leds \[altera_avalon_pio 18.1\] " "2022.01.03.14:48:49 Progress: Adding pio_leds \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217729049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:49 Progress: Parameterizing module pio_leds " "2022.01.03.14:48:49 Progress: Parameterizing module pio_leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217729058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:49 Progress: Building connections " "2022.01.03.14:48:49 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217729058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:49 Progress: Parameterizing connections " "2022.01.03.14:48:49 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217729081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:48:49 Progress: Validating " "2022.01.03.14:48:49 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217729082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.14:49:00 Progress: Done reading input file " "2022.01.03.14:49:00 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217740152 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.Camera_Ctrl_0.avalon_master: Master needs a minimum address width of 34 bits (has 32) " "Soc_system.Camera_Ctrl_0.avalon_master: Master needs a minimum address width of 34 bits (has 32)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217743707 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater. " "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217743707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217743707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217743707 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217743707 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217743708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217743710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217745054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217752961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217752961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Camera_Ctrl_0: \"soc_system\" instantiated Camera_Ctrl \"Camera_Ctrl_0\" " "Camera_Ctrl_0: \"soc_system\" instantiated Camera_Ctrl \"Camera_Ctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217760039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\" " "Address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217760051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217760053 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater. " "Hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217760144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217760630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217761009 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217761011 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217761012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217764520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_0: \"soc_system\" instantiated i2c \"i2c_0\" " "I2c_0: \"soc_system\" instantiated i2c \"i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217764522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217764536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0005_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0005_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217764536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217764809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217764813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217766003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217766015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0006_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0006_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217766016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217766517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217766527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds: Starting RTL generation for module 'soc_system_pio_leds' " "Pio_leds: Starting RTL generation for module 'soc_system_pio_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217766541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_leds --dir=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0007_pio_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0007_pio_leds_gen//soc_system_pio_leds_component_configuration.pl  --do_build_sim=0  \] " "Pio_leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_leds --dir=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0007_pio_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0007_pio_leds_gen//soc_system_pio_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217766541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds: Done RTL generation for module 'soc_system_pio_leds' " "Pio_leds: Done RTL generation for module 'soc_system_pio_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217766757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds: \"soc_system\" instantiated altera_avalon_pio \"pio_leds\" " "Pio_leds: \"soc_system\" instantiated altera_avalon_pio \"pio_leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217766759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217774262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217774862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217775460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217776059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217776649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217777236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217777837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217782694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217785078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217786312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217786315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217786329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217786352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217787549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217787562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0011_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/hugom/AppData/Local/Temp/alt8995_6726595258908910298.dir/0011_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217787562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:48 (*) Starting Nios II generation " "Cpu: # 2022.01.03 14:49:48 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:48 (*)   Checking for plaintext license. " "Cpu: # 2022.01.03 14:49:48 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:48 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.01.03 14:49:48 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.01.03 14:49:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:48 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.01.03 14:49:48 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:48 (*)   Plaintext license not found. " "Cpu: # 2022.01.03 14:49:48 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:48 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.01.03 14:49:48 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:49 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.01.03 14:49:49 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.01.03 14:49:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:49 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.01.03 14:49:49 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:49 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2022.01.03 14:49:49 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:49 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.01.03 14:49:49 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:49 (*)   Creating all objects for CPU " "Cpu: # 2022.01.03 14:49:49 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:49 (*)     Testbench " "Cpu: # 2022.01.03 14:49:49 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:49 (*)     Instruction decoding " "Cpu: # 2022.01.03 14:49:49 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:49 (*)       Instruction fields " "Cpu: # 2022.01.03 14:49:49 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:49 (*)       Instruction decodes " "Cpu: # 2022.01.03 14:49:49 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:49 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.01.03 14:49:49 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:50 (*)       Instruction controls " "Cpu: # 2022.01.03 14:49:50 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:50 (*)     Pipeline frontend " "Cpu: # 2022.01.03 14:49:50 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:50 (*)     Pipeline backend " "Cpu: # 2022.01.03 14:49:50 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:52 (*)   Generating RTL from CPU objects " "Cpu: # 2022.01.03 14:49:52 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:53 (*)   Creating encrypted RTL " "Cpu: # 2022.01.03 14:49:53 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 14:49:54 (*) Done Nios II generation " "Cpu: # 2022.01.03 14:49:54 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Camera_Ctrl_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Camera_Ctrl_0_avalon_master_translator\" " "Camera_Ctrl_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Camera_Ctrl_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"address_span_extender_0_windowed_slave_translator\" " "Address_span_extender_0_windowed_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"address_span_extender_0_windowed_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Camera_Ctrl_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Camera_Ctrl_0_avalon_master_agent\" " "Camera_Ctrl_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Camera_Ctrl_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"address_span_extender_0_windowed_slave_agent\" " "Address_span_extender_0_windowed_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"address_span_extender_0_windowed_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"address_span_extender_0_windowed_slave_agent_rsp_fifo\" " "Address_span_extender_0_windowed_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"address_span_extender_0_windowed_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_0_avalon_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"i2c_0_avalon_slave_burst_adapter\" " "I2c_0_avalon_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"i2c_0_avalon_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_0_avalon_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"i2c_0_avalon_slave_rsp_width_adapter\" " "I2c_0_avalon_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"i2c_0_avalon_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217794411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217795550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217796683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217796691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217796707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217796711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217796718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217796719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217796726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217796727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217817073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217817108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217817112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 50 modules, 128 files " "Soc_system: Done \"soc_system\" with 50 modules, 128 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217817113 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217818688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugom/onedrive/documents/cours/embedded_sys/lab4/lab_4_project_template/lab_4_project_template/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hugom/onedrive/documents/cours/embedded_sys/lab4/lab_4_project_template/lab_4_project_template/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl " "Found design unit 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823110 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SoC_TRDB_D5M_LT24_top_level " "Found entity 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugom/onedrive/documents/cours/embedded_sys/lab4/lab_4_project_template/lab_4_project_template/hw/hdl/camera_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hugom/onedrive/documents/cours/embedded_sys/lab4/lab_4_project_template/lab_4_project_template/hw/hdl/camera_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Camera_Ctrl-main " "Found design unit 1: Camera_Ctrl-main" {  } { { "../hdl/Camera_Ctrl.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/Camera_Ctrl.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823116 ""} { "Info" "ISGN_ENTITY_NAME" "1 Camera_Ctrl " "Found entity 1: Camera_Ctrl" {  } { { "../hdl/Camera_Ctrl.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/Camera_Ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugom/onedrive/documents/cours/embedded_sys/lab4/lab_4_project_template/lab_4_project_template/hw/hdl/camera_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hugom/onedrive/documents/cours/embedded_sys/lab4/lab_4_project_template/lab_4_project_template/hw/hdl/camera_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Camera_Interface-comp " "Found design unit 1: Camera_Interface-comp" {  } { { "../hdl/Camera_Interface.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/Camera_Interface.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823122 ""} { "Info" "ISGN_ENTITY_NAME" "1 Camera_Interface " "Found entity 1: Camera_Interface" {  } { { "../hdl/Camera_Interface.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/Camera_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugom/onedrive/documents/cours/embedded_sys/lab4/lab_4_project_template/lab_4_project_template/hw/hdl/camera_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hugom/onedrive/documents/cours/embedded_sys/lab4/lab_4_project_template/lab_4_project_template/hw/hdl/camera_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Camera_Master-comp " "Found design unit 1: Camera_Master-comp" {  } { { "../hdl/Camera_Master.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/Camera_Master.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Camera_Master " "Found entity 1: Camera_Master" {  } { { "../hdl/Camera_Master.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/Camera_Master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo_entry/fifo_entry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fifo_entry/fifo_entry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_entry-SYN " "Found design unit 1: fifo_entry-SYN" {  } { { "ip/FIFO_Entry/FIFO_Entry.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/ip/FIFO_Entry/FIFO_Entry.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823133 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Entry " "Found entity 1: FIFO_Entry" {  } { { "ip/FIFO_Entry/FIFO_Entry.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/ip/FIFO_Entry/FIFO_Entry.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo_exit/fifo_exit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fifo_exit/fifo_exit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_exit-SYN " "Found design unit 1: fifo_exit-SYN" {  } { { "ip/FIFO_Exit/FIFO_Exit.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/ip/FIFO_Exit/FIFO_Exit.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823138 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Exit " "Found entity 1: FIFO_Exit" {  } { { "ip/FIFO_Exit/FIFO_Exit.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/ip/FIFO_Exit/FIFO_Exit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/camera_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/camera_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Camera_Ctrl-main " "Found design unit 1: Camera_Ctrl-main" {  } { { "db/ip/soc_system/submodules/camera_ctrl.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera_ctrl.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823148 ""} { "Info" "ISGN_ENTITY_NAME" "1 Camera_Ctrl " "Found entity 1: Camera_Ctrl" {  } { { "db/ip/soc_system/submodules/camera_ctrl.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/camera_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/camera_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Camera_Interface-comp " "Found design unit 1: Camera_Interface-comp" {  } { { "db/ip/soc_system/submodules/camera_interface.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera_interface.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823152 ""} { "Info" "ISGN_ENTITY_NAME" "1 Camera_Interface " "Found entity 1: Camera_Interface" {  } { { "db/ip/soc_system/submodules/camera_interface.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/camera_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/camera_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Camera_Master-comp " "Found design unit 1: Camera_Master-comp" {  } { { "db/ip/soc_system/submodules/camera_master.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera_master.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823157 ""} { "Info" "ISGN_ENTITY_NAME" "1 Camera_Master " "Found entity 1: Camera_Master" {  } { { "db/ip/soc_system/submodules/camera_master.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/fifo_entry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/fifo_entry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_entry-SYN " "Found design unit 1: fifo_entry-SYN" {  } { { "db/ip/soc_system/submodules/fifo_entry.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/fifo_entry.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823161 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Entry " "Found entity 1: FIFO_Entry" {  } { { "db/ip/soc_system/submodules/fifo_entry.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/fifo_entry.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/fifo_exit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/fifo_exit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_exit-SYN " "Found design unit 1: fifo_exit-SYN" {  } { { "db/ip/soc_system/submodules/fifo_exit.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/fifo_exit.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823165 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Exit " "Found entity 1: FIFO_Exit" {  } { { "db/ip/soc_system/submodules/fifo_exit.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/fifo_exit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "db/ip/soc_system/submodules/altera_address_span_extender.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823236 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823253 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823253 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823253 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823253 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823290 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/i2c_clkgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_clkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_clkgen-behavioral " "Found design unit 1: i2c_clkgen-behavioral" {  } { { "db/ip/soc_system/submodules/i2c_clkgen.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_clkgen.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823451 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_clkgen " "Found entity 1: i2c_clkgen" {  } { { "db/ip/soc_system/submodules/i2c_clkgen.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_clkgen.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/i2c_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_core-behavorial " "Found design unit 1: i2c_core-behavorial" {  } { { "db/ip/soc_system/submodules/i2c_core.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823455 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_core " "Found entity 1: i2c_core" {  } { { "db/ip/soc_system/submodules/i2c_core.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_core.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/i2c_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_interface-structural " "Found design unit 1: i2c_interface-structural" {  } { { "db/ip/soc_system/submodules/i2c_interface.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823458 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_interface " "Found entity 1: i2c_interface" {  } { { "db/ip/soc_system/submodules/i2c_interface.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823515 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_0_scfifo_w " "Found entity 2: soc_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823515 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823515 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_0_scfifo_r " "Found entity 4: soc_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823515 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart_0 " "Found entity 5: soc_system_jtag_uart_0" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_003" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823604 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823616 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_001 " "Found entity 2: soc_system_mm_interconnect_0_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823628 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823640 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823651 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_004 " "Found entity 2: soc_system_mm_interconnect_0_router_004" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823663 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_006 " "Found entity 2: soc_system_mm_interconnect_0_router_006" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823675 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_007 " "Found entity 2: soc_system_mm_interconnect_0_router_007" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823746 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641217823749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823758 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0 " "Found entity 1: soc_system_nios2_gen2_0" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217823774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217823774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: soc_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: soc_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_nios2_gen2_0_cpu_bht_module " "Found entity 3: soc_system_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: soc_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: soc_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: soc_system_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: soc_system_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: soc_system_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: soc_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: soc_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: soc_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: soc_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "22 soc_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: soc_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "23 soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "24 soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "25 soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: soc_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "26 soc_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: soc_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""} { "Info" "ISGN_ENTITY_NAME" "27 soc_system_nios2_gen2_0_cpu " "Found entity 27: soc_system_nios2_gen2_0_cpu" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217824543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217824554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217824563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217824571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: soc_system_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217824580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: soc_system_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217824590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217824599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_pio_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pio_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_leds " "Found entity 1: soc_system_pio_leds" {  } { { "db/ip/soc_system/submodules/soc_system_pio_leds.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_pio_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217824608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217824608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1641217824613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano_SoC_TRDB_D5M_LT24_top_level " "Elaborating entity \"DE0_Nano_SoC_TRDB_D5M_LT24_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641217824839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "u0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217824867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Camera_Ctrl soc_system:u0\|Camera_Ctrl:camera_ctrl_0 " "Elaborating entity \"Camera_Ctrl\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\"" {  } { { "db/ip/soc_system/soc_system.v" "camera_ctrl_0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217824903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Camera_Master soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Master:u0 " "Elaborating entity \"Camera_Master\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Master:u0\"" {  } { { "db/ip/soc_system/submodules/camera_ctrl.vhd" "u0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera_ctrl.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217824929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Camera_Interface soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1 " "Elaborating entity \"Camera_Interface\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\"" {  } { { "db/ip/soc_system/submodules/camera_ctrl.vhd" "u1" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera_ctrl.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217824976 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_FIFO_1 camera_interface.vhd(47) " "Verilog HDL or VHDL warning at camera_interface.vhd(47): object \"empty_FIFO_1\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/camera_interface.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera_interface.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641217824977 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Camera_Ctrl:camera_ctrl_0|Camera_Interface:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Entry soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1 " "Elaborating entity \"FIFO_Entry\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\"" {  } { { "db/ip/soc_system/submodules/camera_interface.vhd" "FIFO_Entry_1" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera_interface.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217825008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\"" {  } { { "db/ip/soc_system/submodules/fifo_entry.vhd" "scfifo_component" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/fifo_entry.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217825304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\"" {  } { { "db/ip/soc_system/submodules/fifo_entry.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/fifo_entry.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217825320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217825321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217825321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32768 " "Parameter \"lpm_numwords\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217825321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217825321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217825321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217825321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217825321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217825321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217825321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217825321 ""}  } { { "db/ip/soc_system/submodules/fifo_entry.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/fifo_entry.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217825321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_t891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_t891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_t891 " "Found entity 1: scfifo_t891" {  } { { "db/scfifo_t891.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/scfifo_t891.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217825403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217825403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_t891 soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated " "Elaborating entity \"scfifo_t891\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217825411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4f91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4f91 " "Found entity 1: a_dpfifo_4f91" {  } { { "db/a_dpfifo_4f91.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_dpfifo_4f91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217825469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217825469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4f91 soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo " "Elaborating entity \"a_dpfifo_4f91\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo\"" {  } { { "db/scfifo_t891.tdf" "dpfifo" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/scfifo_t891.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217825479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_tce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_tce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_tce " "Found entity 1: a_fefifo_tce" {  } { { "db/a_fefifo_tce.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_fefifo_tce.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217825517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217825517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_tce soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo\|a_fefifo_tce:fifo_state " "Elaborating entity \"a_fefifo_tce\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo\|a_fefifo_tce:fifo_state\"" {  } { { "db/a_dpfifo_4f91.tdf" "fifo_state" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_dpfifo_4f91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217825533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fi7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fi7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fi7 " "Found entity 1: cntr_fi7" {  } { { "db/cntr_fi7.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/cntr_fi7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217825599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217825599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fi7 soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo\|a_fefifo_tce:fifo_state\|cntr_fi7:count_usedw " "Elaborating entity \"cntr_fi7\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo\|a_fefifo_tce:fifo_state\|cntr_fi7:count_usedw\"" {  } { { "db/a_fefifo_tce.tdf" "count_usedw" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_fefifo_tce.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217825621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p7t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p7t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p7t1 " "Found entity 1: altsyncram_p7t1" {  } { { "db/altsyncram_p7t1.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_p7t1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217825715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217825715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p7t1 soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo\|altsyncram_p7t1:FIFOram " "Elaborating entity \"altsyncram_p7t1\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo\|altsyncram_p7t1:FIFOram\"" {  } { { "db/a_dpfifo_4f91.tdf" "FIFOram" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_dpfifo_4f91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217825731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_v07.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_v07.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_v07 " "Found entity 1: decode_v07" {  } { { "db/decode_v07.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/decode_v07.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217825830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217825830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_v07 soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo\|altsyncram_p7t1:FIFOram\|decode_v07:decode2 " "Elaborating entity \"decode_v07\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo\|altsyncram_p7t1:FIFOram\|decode_v07:decode2\"" {  } { { "db/altsyncram_p7t1.tdf" "decode2" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_p7t1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217825853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qs7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qs7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qs7 " "Found entity 1: mux_qs7" {  } { { "db/mux_qs7.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/mux_qs7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217825961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217825961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qs7 soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo\|altsyncram_p7t1:FIFOram\|mux_qs7:mux3 " "Elaborating entity \"mux_qs7\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo\|altsyncram_p7t1:FIFOram\|mux_qs7:mux3\"" {  } { { "db/altsyncram_p7t1.tdf" "mux3" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_p7t1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217825982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ib " "Found entity 1: cntr_3ib" {  } { { "db/cntr_3ib.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/cntr_3ib.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217826064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217826064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ib soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo\|cntr_3ib:rd_ptr_count " "Elaborating entity \"cntr_3ib\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Entry:FIFO_Entry_1\|scfifo:scfifo_component\|scfifo_t891:auto_generated\|a_dpfifo_4f91:dpfifo\|cntr_3ib:rd_ptr_count\"" {  } { { "db/a_dpfifo_4f91.tdf" "rd_ptr_count" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_dpfifo_4f91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217826080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Exit soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1 " "Elaborating entity \"FIFO_Exit\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\"" {  } { { "db/ip/soc_system/submodules/camera_interface.vhd" "FIFO_Exit_1" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera_interface.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217826545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\"" {  } { { "db/ip/soc_system/submodules/fifo_exit.vhd" "scfifo_component" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/fifo_exit.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217826719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\"" {  } { { "db/ip/soc_system/submodules/fifo_exit.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/fifo_exit.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217826737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217826737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217826737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217826737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217826737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217826737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217826737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217826737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217826737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217826737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217826737 ""}  } { { "db/ip/soc_system/submodules/fifo_exit.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/fifo_exit.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217826737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_t691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_t691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_t691 " "Found entity 1: scfifo_t691" {  } { { "db/scfifo_t691.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/scfifo_t691.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217826827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217826827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_t691 soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\|scfifo_t691:auto_generated " "Elaborating entity \"scfifo_t691\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\|scfifo_t691:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217826835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4d91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4d91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4d91 " "Found entity 1: a_dpfifo_4d91" {  } { { "db/a_dpfifo_4d91.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_dpfifo_4d91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217826891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217826891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4d91 soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\|scfifo_t691:auto_generated\|a_dpfifo_4d91:dpfifo " "Elaborating entity \"a_dpfifo_4d91\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\|scfifo_t691:auto_generated\|a_dpfifo_4d91:dpfifo\"" {  } { { "db/scfifo_t691.tdf" "dpfifo" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/scfifo_t691.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217826902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_1bf " "Found entity 1: a_fefifo_1bf" {  } { { "db/a_fefifo_1bf.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_fefifo_1bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217826942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217826942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1bf soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\|scfifo_t691:auto_generated\|a_dpfifo_4d91:dpfifo\|a_fefifo_1bf:fifo_state " "Elaborating entity \"a_fefifo_1bf\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\|scfifo_t691:auto_generated\|a_dpfifo_4d91:dpfifo\|a_fefifo_1bf:fifo_state\"" {  } { { "db/a_dpfifo_4d91.tdf" "fifo_state" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_dpfifo_4d91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217826957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ci7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ci7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ci7 " "Found entity 1: cntr_ci7" {  } { { "db/cntr_ci7.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/cntr_ci7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217827025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217827025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ci7 soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\|scfifo_t691:auto_generated\|a_dpfifo_4d91:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_ci7:count_usedw " "Elaborating entity \"cntr_ci7\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\|scfifo_t691:auto_generated\|a_dpfifo_4d91:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_ci7:count_usedw\"" {  } { { "db/a_fefifo_1bf.tdf" "count_usedw" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_fefifo_1bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_94t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_94t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_94t1 " "Found entity 1: altsyncram_94t1" {  } { { "db/altsyncram_94t1.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_94t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217827137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217827137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_94t1 soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\|scfifo_t691:auto_generated\|a_dpfifo_4d91:dpfifo\|altsyncram_94t1:FIFOram " "Elaborating entity \"altsyncram_94t1\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\|scfifo_t691:auto_generated\|a_dpfifo_4d91:dpfifo\|altsyncram_94t1:FIFOram\"" {  } { { "db/a_dpfifo_4d91.tdf" "FIFOram" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_dpfifo_4d91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ib " "Found entity 1: cntr_0ib" {  } { { "db/cntr_0ib.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/cntr_0ib.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217827246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217827246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ib soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\|scfifo_t691:auto_generated\|a_dpfifo_4d91:dpfifo\|cntr_0ib:rd_ptr_count " "Elaborating entity \"cntr_0ib\" for hierarchy \"soc_system:u0\|Camera_Ctrl:camera_ctrl_0\|Camera_Interface:u1\|FIFO_Exit:FIFO_Exit_1\|scfifo:scfifo_component\|scfifo_t691:auto_generated\|a_dpfifo_4d91:dpfifo\|cntr_0ib:rd_ptr_count\"" {  } { { "db/a_dpfifo_4d91.tdf" "rd_ptr_count" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_dpfifo_4d91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender soc_system:u0\|altera_address_span_extender:address_span_extender_0 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"soc_system:u0\|altera_address_span_extender:address_span_extender_0\"" {  } { { "db/ip/soc_system/soc_system.v" "address_span_extender_0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "db/ip/soc_system/soc_system.v" "hps_0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "hps_io" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "border" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "pll" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827505 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641217827506 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1641217827506 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "p0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827517 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217827518 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827556 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1641217827559 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641217827559 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641217827564 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1641217827565 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827648 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641217827649 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641217827649 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827663 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1641217827669 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1641217827669 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1641217827669 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1641217827669 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217827935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217828098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217828098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217828098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217828098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217828098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217828098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217828098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217828098 ""}  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217828098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217828189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217828189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828468 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1641217828469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "c0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641217828508 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641217828508 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641217828508 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641217828508 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641217828508 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641217828508 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "oct" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "dll" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_interface soc_system:u0\|i2c_interface:i2c_0 " "Elaborating entity \"i2c_interface\" for hierarchy \"soc_system:u0\|i2c_interface:i2c_0\"" {  } { { "db/ip/soc_system/soc_system.v" "i2c_0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_clkgen soc_system:u0\|i2c_interface:i2c_0\|i2c_clkgen:clkgen " "Elaborating entity \"i2c_clkgen\" for hierarchy \"soc_system:u0\|i2c_interface:i2c_0\|i2c_clkgen:clkgen\"" {  } { { "db/ip/soc_system/submodules/i2c_interface.vhd" "clkgen" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_core soc_system:u0\|i2c_interface:i2c_0\|i2c_core:core " "Elaborating entity \"i2c_core\" for hierarchy \"soc_system:u0\|i2c_interface:i2c_0\|i2c_core:core\"" {  } { { "db/ip/soc_system/submodules/i2c_interface.vhd" "core" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"soc_system_jtag_uart_0\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/soc_system/soc_system.v" "jtag_uart_0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_w soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_w" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217828903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "wfifo" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217829057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217829072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217829072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217829072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217829072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217829072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217829072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217829072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217829072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217829072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217829072 ""}  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217829072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217829156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217829156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217829165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217829212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217829212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217829226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217829267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217829267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217829286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217829354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217829354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217829377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217829470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217829470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217829489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217829577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217829577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217829596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_r soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_r" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217829664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "soc_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217830159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217830191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217830191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217830191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217830191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217830191 ""}  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217830191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217830337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217830517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"soc_system_nios2_gen2_0\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/soc_system/soc_system.v" "nios2_gen2_0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217830606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"soc_system_nios2_gen2_0_cpu\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" "cpu" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217830669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_test_bench soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217831064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ic_data_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217831123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217831335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217831459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217831459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217831471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ic_tag_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217831566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217831621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_tgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217831733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217831733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217831745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_bht_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_bht_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_bht" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217831841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217831888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217831997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217831997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217832009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_a_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217832110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217832160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217832276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217832276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217832288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_b_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217832387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_mult_cell soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217832501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217832590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217832696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217832696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217832729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217832989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217833090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217833181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217833237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217833407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217833929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217833988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217834163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217834337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217834410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217834462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217834654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217836050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217836423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217836490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217836632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217836700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217836872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217837059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_dc_tag_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217844468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217844506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_5pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217844623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217844623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217844635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_dc_data_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217844731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217844782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217844899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217844899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217844911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_dc_victim_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217845186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217845186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_debug soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_break soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_itrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217845964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_pib soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_im soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_avalon_reg soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_ocimem soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217846338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217846338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_wrapper soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_tck soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_sysclk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "soc_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/soc_system/soc_system.v" "onchip_memory2_0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217846950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217846950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217846950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217846950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217846950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217846950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217846950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217846950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217846950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217846950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217846950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217846950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217846950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641217846950 ""}  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641217846950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aqn1 " "Found entity 1: altsyncram_aqn1" {  } { { "db/altsyncram_aqn1.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_aqn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217847071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217847071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aqn1 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated " "Elaborating entity \"altsyncram_aqn1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217847084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217848647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217848647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_aqn1.tdf" "decode3" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_aqn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217848663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217848739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217848739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_aqn1.tdf" "mux2" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/altsyncram_aqn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217848756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_leds soc_system:u0\|soc_system_pio_leds:pio_leds " "Elaborating entity \"soc_system_pio_leds\" for hierarchy \"soc_system:u0\|soc_system_pio_leds:pio_leds\"" {  } { { "db/ip/soc_system/soc_system.v" "pio_leds" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217849858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217849882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:camera_ctrl_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:camera_ctrl_0_avalon_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "camera_ctrl_0_avalon_master_translator" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_translator" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:camera_ctrl_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:camera_ctrl_0_avalon_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "camera_ctrl_0_avalon_slave_translator" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_avalon_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "i2c_0_avalon_slave_translator" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_leds_s1_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "pio_leds_s1_translator" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:camera_ctrl_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:camera_ctrl_0_avalon_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "camera_ctrl_0_avalon_master_agent" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 9 altera_merlin_master_agent.sv(209) " "Verilog HDL assignment warning at altera_merlin_master_agent.sv(209): truncated value with size 34 to match size of target (9)" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641217850343 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:camera_ctrl_0_avalon_master_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_agent" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_agent_rsp_fifo" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_avalon_slave_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "i2c_0_avalon_slave_agent" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "i2c_0_avalon_slave_agent_rsp_fifo" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_0_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_0_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_004" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"soc_system_mm_interconnect_0_router_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_006" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"soc_system_mm_interconnect_0_router_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_007" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "i2c_0_avalon_slave_burst_adapter" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217850996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 3134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "i2c_0_avalon_slave_rsp_width_adapter" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 3223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641217851413 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641217851414 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641217851414 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "i2c_0_avalon_slave_cmd_width_adapter" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|soc_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_1" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "address_span_extender_0_expanded_master_translator" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_translator" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "address_span_extender_0_expanded_master_agent" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217851997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217852011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217852027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217852052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/soc_system/soc_system.v" "irq_mapper" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217852084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217852096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217852109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217852119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller_001" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217852128 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1641217853796 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641217855009 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.03.14:50:58 Progress: Loading sldb0ea1b78/alt_sld_fab_wrapper_hw.tcl " "2022.01.03.14:50:58 Progress: Loading sldb0ea1b78/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217858932 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217861921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217862052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217866148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217866222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217866304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217866404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217866408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217866408 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641217867117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb0ea1b78/alt_sld_fab.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/sldb0ea1b78/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217867360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217867360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217867463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217867463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217867486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217867486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217867558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217867558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217867648 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217867648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217867648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641217867727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217867727 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1641217874944 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1641217874944 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1641217875007 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1641217875007 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1641217875007 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1641217875007 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1641217875007 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "35 " "35 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641217875023 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D5M_SCLK " "Inserted always-enabled tri-state buffer between \"GPIO_1_D5M_SCLK\" and its non-tri-state driver." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1641217875204 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1641217875204 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1_D5M_SCLK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1_D5M_SCLK\" is moved to its source" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 79 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1641217875215 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1641217875215 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D5M_SCLK~synth " "Node \"GPIO_1_D5M_SCLK~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY_N~synth " "Node \"HPS_KEY_N~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641217877714 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641217877714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217878176 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "270 " "270 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641217880419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217880852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217881403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217881930 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg " "Generated suppressed messages file C:/Users/hugom/OneDrive/Documents/Cours/Embedded_sys/Lab4/lab_4_project_template/lab_4_project_template/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217883135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 0 0 0 " "Adding 18 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641217889627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641217889627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6452 " "Implemented 6452 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641217890521 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641217890521 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "67 " "Implemented 67 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1641217890521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5137 " "Implemented 5137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641217890521 ""} { "Info" "ICUT_CUT_TM_RAMS" "511 " "Implemented 511 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641217890521 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1641217890521 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1641217890521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641217890521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5272 " "Peak virtual memory: 5272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641217890636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 14:51:30 2022 " "Processing ended: Mon Jan 03 14:51:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641217890636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:02 " "Elapsed time: 00:03:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641217890636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:54 " "Total CPU time (on all processors): 00:03:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641217890636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641217890636 ""}
