TimeQuest Timing Analyzer report for multicycle
Wed Nov 20 15:45:11 2013
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'KEY[1]'
 12. Slow Model Setup: 'FSMExecute:FSMExecute|stop_operation_finished'
 13. Slow Model Hold: 'KEY[1]'
 14. Slow Model Hold: 'FSMExecute:FSMExecute|stop_operation_finished'
 15. Slow Model Minimum Pulse Width: 'KEY[1]'
 16. Slow Model Minimum Pulse Width: 'FSMExecute:FSMExecute|stop_operation_finished'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'KEY[1]'
 27. Fast Model Setup: 'FSMExecute:FSMExecute|stop_operation_finished'
 28. Fast Model Hold: 'KEY[1]'
 29. Fast Model Hold: 'FSMExecute:FSMExecute|stop_operation_finished'
 30. Fast Model Minimum Pulse Width: 'KEY[1]'
 31. Fast Model Minimum Pulse Width: 'FSMExecute:FSMExecute|stop_operation_finished'
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Multicorner Timing Analysis Summary
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version ;
; Revision Name      ; multicycle                                                       ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; FSMExecute:FSMExecute|stop_operation_finished ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FSMExecute:FSMExecute|stop_operation_finished } ;
; KEY[1]                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[1] }                                        ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 108.84 MHz ; 108.84 MHz      ; KEY[1]     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow Model Setup Summary                                               ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -6.514 ; -395.299      ;
; FSMExecute:FSMExecute|stop_operation_finished ; -1.582 ; -10.305       ;
+-----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow Model Hold Summary                                                ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -2.473 ; -27.932       ;
; FSMExecute:FSMExecute|stop_operation_finished ; 0.919  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -2.000 ; -366.222      ;
; FSMExecute:FSMExecute|stop_operation_finished ; 0.500  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[1]'                                                                                                                                                                ;
+--------+-------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -6.514 ; register_8bit_ir:IR3_reg|q[5]             ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.005      ; 7.555      ;
; -6.498 ; register_8bit_ir:IR3_reg|q[5]             ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.006      ; 7.540      ;
; -6.321 ; FSMExecute:FSMExecute|ALU2[2]             ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.629     ; 6.728      ;
; -6.226 ; FSMExecute:FSMExecute|ALU2[2]             ; register_8bit:PC0|q[3]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.630     ; 6.632      ;
; -6.163 ; FSMExecute:FSMExecute|ALU2[0]             ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.489     ; 6.710      ;
; -6.160 ; register_8bit_ir:IR3_reg|q[5]             ; register_8bit:PC0|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.005      ; 7.201      ;
; -6.148 ; FSMExecute:FSMExecute|ALU2[1]             ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.524     ; 6.660      ;
; -6.145 ; register_8bit_ir:IR3_reg|q[5]             ; register_8bit:PC0|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.005      ; 7.186      ;
; -6.130 ; FSMExecute:FSMExecute|ALU2[1]             ; register_8bit:PC0|q[3]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.525     ; 6.641      ;
; -6.050 ; FSMExecute:FSMExecute|ALU2[0]             ; register_8bit:PC0|q[3]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.490     ; 6.596      ;
; -5.946 ; register_8bit_ir:IR3_reg|q[5]             ; register_8bit:PC0|q[6]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.005      ; 6.987      ;
; -5.926 ; register_8bit:R2|q[4]                     ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.010      ; 6.972      ;
; -5.918 ; FSMExecute:FSMExecute|ALU2[2]             ; register_8bit:PC0|q[5]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.630     ; 6.324      ;
; -5.898 ; register_8bit_ir:IR3_reg|q[5]             ; register_8bit:PC0|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.005      ; 6.939      ;
; -5.883 ; FSMExecute:FSMExecute|ALU2[2]             ; register_8bit:PC0|q[7]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.630     ; 6.289      ;
; -5.878 ; FSMExecute:FSMExecute|ALU2[0]             ; register_8bit:PC0|q[5]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.490     ; 6.424      ;
; -5.863 ; FSMExecute:FSMExecute|ALU2[1]             ; register_8bit:PC0|q[5]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.525     ; 6.374      ;
; -5.857 ; FSMExecute:FSMExecute|ALU2[2]             ; register_8bit:PC0|q[4]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.630     ; 6.263      ;
; -5.843 ; FSMExecute:FSMExecute|ALU2[0]             ; register_8bit:PC0|q[7]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.490     ; 6.389      ;
; -5.828 ; FSMExecute:FSMExecute|ALU2[1]             ; register_8bit:PC0|q[7]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.525     ; 6.339      ;
; -5.811 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit:PC0|q[3]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.523     ; 6.324      ;
; -5.795 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.522     ; 6.309      ;
; -5.776 ; FSMExecute:FSMExecute|ALU2[2]             ; register_8bit:PC0|q[0]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.630     ; 6.182      ;
; -5.773 ; register_8bit_ir:IR3_reg|q[5]             ; register_8bit:ALUOut_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.002     ; 6.807      ;
; -5.761 ; FSMExecute:FSMExecute|ALU2[1]             ; register_8bit:PC0|q[4]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.525     ; 6.272      ;
; -5.758 ; FSMExecute:FSMExecute|ALU2[2]             ; register_8bit:ALUOut_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.637     ; 6.157      ;
; -5.744 ; FSMExecute:FSMExecute|ALU2[0]             ; register_8bit:PC0|q[4]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.490     ; 6.290      ;
; -5.739 ; register_8bit_ir:IR3_reg|q[3]             ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.003      ; 6.778      ;
; -5.734 ; FSMExecute:FSMExecute|ALU2[0]             ; register_8bit:PC0|q[6]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.490     ; 6.280      ;
; -5.723 ; register_8bit_ir:IR3_reg|q[3]             ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.004      ; 6.763      ;
; -5.718 ; FSMExecute:FSMExecute|ALU2[0]             ; register_8bit:ALUOut_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.497     ; 6.257      ;
; -5.717 ; register_8bit:R2|q[1]                     ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.014      ; 6.767      ;
; -5.715 ; register_8bit_ir:IR3_reg|q[6]             ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.005      ; 6.756      ;
; -5.709 ; FSMExecute:FSMExecute|ALU2[1]             ; register_8bit:PC0|q[1]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.525     ; 6.220      ;
; -5.704 ; FSMExecute:FSMExecute|ALU2[2]             ; register_8bit:PC0|q[6]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.630     ; 6.110      ;
; -5.703 ; FSMExecute:FSMExecute|ALU2[1]             ; register_8bit:ALUOut_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.532     ; 6.207      ;
; -5.699 ; register_8bit_ir:IR3_reg|q[6]             ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.006      ; 6.741      ;
; -5.691 ; FSMExecute:FSMExecute|ALU2[2]             ; register_8bit:PC0|q[1]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.630     ; 6.097      ;
; -5.681 ; register_8bit:R2|q[4]                     ; register_8bit:PC0|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.009      ; 6.726      ;
; -5.653 ; FSMExecute:FSMExecute|ALU2[1]             ; register_8bit:PC0|q[6]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.525     ; 6.164      ;
; -5.633 ; register_8bit:R2|q[4]                     ; register_8bit:PC0|q[6]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.009      ; 6.678      ;
; -5.626 ; register_8bit:R2|q[2]                     ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.009      ; 6.671      ;
; -5.618 ; FSMExecute:FSMExecute|ALU2[0]             ; register_8bit:PC0|q[0]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.490     ; 6.164      ;
; -5.613 ; register_8bit:R2|q[4]                     ; register_8bit:PC0|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.009      ; 6.658      ;
; -5.610 ; register_8bit:R2|q[2]                     ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.010      ; 6.656      ;
; -5.607 ; register_8bit_ir:IR3_reg|q[5]             ; N                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.002      ; 6.645      ;
; -5.604 ; register_8bit:R2|q[1]                     ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.013      ; 6.653      ;
; -5.603 ; FSMExecute:FSMExecute|ALU2[1]             ; register_8bit:PC0|q[0]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.525     ; 6.114      ;
; -5.599 ; register_8bit_ir:IR3_reg|q[7]             ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.002      ; 6.637      ;
; -5.592 ; FSMExecute:FSMExecute|ALU2[2]             ; N                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.633     ; 5.995      ;
; -5.561 ; register_8bit_ir:IR3_reg|q[5]             ; register_8bit:ALUOut_reg|q[3] ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.006      ; 6.603      ;
; -5.557 ; FSMExecute:FSMExecute|ALU2[1]             ; register_8bit:PC0|q[2]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.525     ; 6.068      ;
; -5.556 ; register_8bit:R2|q[4]                     ; register_8bit:ALUOut_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.002      ; 6.594      ;
; -5.552 ; FSMExecute:FSMExecute|ALU2[0]             ; N                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.493     ; 6.095      ;
; -5.550 ; register_8bit:R2|q[3]                     ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.013      ; 6.599      ;
; -5.548 ; register_8bit:R2|q[4]                     ; register_8bit:PC0|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.009      ; 6.593      ;
; -5.537 ; FSMExecute:FSMExecute|ALU2[1]             ; N                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.528     ; 6.045      ;
; -5.534 ; register_8bit:R2|q[3]                     ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.014      ; 6.584      ;
; -5.533 ; FSMExecute:FSMExecute|ALU2[0]             ; register_8bit:PC0|q[1]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.490     ; 6.079      ;
; -5.507 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit:PC0|q[5]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.523     ; 6.020      ;
; -5.496 ; register_8bit:R2|q[3]                     ; register_8bit:PC0|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.013      ; 6.545      ;
; -5.462 ; register_8bit_ir:IR3_reg|q[5]             ; register_8bit:PC0|q[0]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.005      ; 6.503      ;
; -5.455 ; register_8bit_ir:IR3_reg|q[4]             ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.004      ; 6.495      ;
; -5.444 ; register_8bit_ir:IR3_reg|q[5]             ; register_8bit:ALUOut_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.006      ; 6.486      ;
; -5.442 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit:PC0|q[4]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.523     ; 5.955      ;
; -5.439 ; register_8bit_ir:IR3_reg|q[4]             ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.005      ; 6.480      ;
; -5.432 ; register_8bit:R2|q[1]                     ; register_8bit:PC0|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.013      ; 6.481      ;
; -5.412 ; register_8bit_ir:IR3_reg|q[5]             ; register_8bit:PC0|q[2]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.005      ; 6.453      ;
; -5.402 ; register_8bit_ir:IR3_reg|q[5]             ; register_8bit:PC0|q[1]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.005      ; 6.443      ;
; -5.397 ; register_8bit:R2|q[1]                     ; register_8bit:PC0|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.013      ; 6.446      ;
; -5.390 ; register_8bit:R2|q[4]                     ; N                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.006      ; 6.432      ;
; -5.385 ; register_8bit_ir:IR3_reg|q[3]             ; register_8bit:PC0|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.003      ; 6.424      ;
; -5.370 ; register_8bit_ir:IR3_reg|q[3]             ; register_8bit:PC0|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.003      ; 6.409      ;
; -5.361 ; register_8bit_ir:IR3_reg|q[6]             ; register_8bit:PC0|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.005      ; 6.402      ;
; -5.354 ; register_8bit_ir:IR3_reg|q[7]             ; register_8bit:PC0|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.001      ; 6.391      ;
; -5.346 ; register_8bit_ir:IR3_reg|q[6]             ; register_8bit:PC0|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.005      ; 6.387      ;
; -5.334 ; register_8bit_ir:IR3_reg|q[3]             ; register_8bit:PC0|q[1]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.003      ; 6.373      ;
; -5.332 ; register_8bit:R1|q[5]                     ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.012      ; 6.380      ;
; -5.326 ; register_8bit:R1|q[1]                     ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.009      ; 6.371      ;
; -5.310 ; register_8bit:R1|q[1]                     ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.010      ; 6.356      ;
; -5.306 ; register_8bit_ir:IR3_reg|q[7]             ; register_8bit:PC0|q[6]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.001      ; 6.343      ;
; -5.298 ; register_8bit:R2|q[1]                     ; register_8bit:PC0|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.013      ; 6.347      ;
; -5.293 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit:PC0|q[6]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.523     ; 5.806      ;
; -5.286 ; register_8bit_ir:IR3_reg|q[7]             ; register_8bit:PC0|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.001      ; 6.323      ;
; -5.278 ; FSMExecute:FSMExecute|ALU2[2]             ; register_8bit:PC0|q[2]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.630     ; 5.684      ;
; -5.273 ; FSMExecute:FSMExecute|ALU2[2]             ; register_8bit:ALUOut_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.629     ; 5.680      ;
; -5.272 ; register_8bit:R2|q[1]                     ; register_8bit:ALUOut_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.006      ; 6.314      ;
; -5.272 ; register_8bit:R2|q[2]                     ; register_8bit:PC0|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.009      ; 6.317      ;
; -5.257 ; register_8bit:R2|q[2]                     ; register_8bit:PC0|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.009      ; 6.302      ;
; -5.249 ; register_8bit:R2|q[3]                     ; register_8bit:PC0|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.013      ; 6.298      ;
; -5.246 ; FSMExecute:FSMExecute|ALU2[0]             ; register_8bit:PC0|q[2]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.490     ; 5.792      ;
; -5.239 ; register_8bit:R1|q[6]                     ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.012      ; 6.287      ;
; -5.229 ; register_8bit_ir:IR3_reg|q[7]             ; register_8bit:ALUOut_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.006     ; 6.259      ;
; -5.221 ; register_8bit_ir:IR3_reg|q[7]             ; register_8bit:PC0|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.001      ; 6.258      ;
; -5.218 ; register_8bit:R2|q[1]                     ; register_8bit:PC0|q[6]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.013      ; 6.267      ;
; -5.201 ; register_8bit:R2|q[3]                     ; register_8bit:PC0|q[6]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.013      ; 6.250      ;
; -5.195 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit:PC0|q[7]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.523     ; 5.708      ;
; -5.182 ; register_8bit_ir:IR3_reg|q[3]             ; register_8bit:PC0|q[2]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.003      ; 6.221      ;
; -5.180 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit:PC0|q[1]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.523     ; 5.693      ;
; -5.177 ; FSMExecute:FSMExecute|ALU2[1]             ; register_8bit:ALUOut_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.524     ; 5.689      ;
+--------+-------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                                                          ;
+--------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                   ; Launch Clock ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; -1.582 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU2[2]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.633      ; 2.234      ;
; -1.582 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.514      ; 2.234      ;
; -1.567 ; Z                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.523      ; 2.254      ;
; -1.563 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU2[0]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.493      ; 2.215      ;
; -1.540 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.529      ; 2.358      ;
; -1.457 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.526      ; 2.272      ;
; -1.450 ; N                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.527      ; 2.141      ;
; -1.442 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU2[2]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.636      ; 2.097      ;
; -1.398 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.530      ; 2.092      ;
; -1.362 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU2[2]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.633      ; 2.014      ;
; -1.355 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.511      ; 2.004      ;
; -1.352 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.526      ; 2.167      ;
; -1.338 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.511      ; 1.987      ;
; -1.320 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU2[0]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.493      ; 1.972      ;
; -1.301 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.529      ; 1.951      ;
; -1.279 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.527      ; 1.970      ;
; -1.218 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.511      ; 1.867      ;
; -1.170 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.531      ; 1.988      ;
; -1.059 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.526      ; 1.706      ;
; -1.055 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU2[0]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.496      ; 1.710      ;
; -1.035 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.526      ; 1.682      ;
; -0.993 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.527      ; 1.684      ;
; -0.951 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.528      ; 1.766      ;
; -0.937 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.526      ; 1.584      ;
; -0.928 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.528      ; 1.743      ;
; -0.848 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.526      ; 1.663      ;
; -0.807 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.528      ; 1.622      ;
; -0.755 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.527      ; 1.446      ;
+--------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -2.473 ; FSMExecute:FSMExecute|stop_operation_finished ; FSMExecute:FSMExecute|stop_operation_finished                                                                        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.614      ; 0.657      ;
; -1.973 ; FSMExecute:FSMExecute|stop_operation_finished ; FSMExecute:FSMExecute|stop_operation_finished                                                                        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.614      ; 0.657      ;
; -1.272 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[0]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.853      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[8]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[7]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[6]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[5]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[4]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[3]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[2]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[1]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[9]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[10]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[11]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[12]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[13]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[14]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -1.170 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[15]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.609      ; 1.955      ;
; -0.772 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[0]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.853      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[8]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[7]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[6]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[5]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[4]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[3]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[2]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[1]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[9]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[10]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[11]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[12]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[13]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[14]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.670 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[15]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.609      ; 1.955      ;
; -0.643 ; FSMExecute:FSMExecute|stop_operation_finished ; Z                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.618      ; 2.491      ;
; -0.623 ; FSMExecute:FSMExecute|stop_operation_finished ; N                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.614      ; 2.507      ;
; -0.611 ; FSMExecute:FSMExecute|stop_operation_finished ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_we_reg ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.674      ; 2.547      ;
; -0.595 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[0]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.648      ; 2.537      ;
; -0.595 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[1]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.648      ; 2.537      ;
; -0.595 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[2]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.648      ; 2.537      ;
; -0.595 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[3]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.648      ; 2.537      ;
; -0.595 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[4]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.648      ; 2.537      ;
; -0.595 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[5]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.648      ; 2.537      ;
; -0.595 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[6]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.648      ; 2.537      ;
; -0.595 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[7]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.648      ; 2.537      ;
; -0.143 ; FSMExecute:FSMExecute|stop_operation_finished ; Z                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.618      ; 2.491      ;
; -0.123 ; FSMExecute:FSMExecute|stop_operation_finished ; N                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.614      ; 2.507      ;
; -0.111 ; FSMExecute:FSMExecute|stop_operation_finished ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_we_reg ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.674      ; 2.547      ;
; -0.095 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[0]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.648      ; 2.537      ;
; -0.095 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[1]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.648      ; 2.537      ;
; -0.095 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[2]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.648      ; 2.537      ;
; -0.095 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[3]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.648      ; 2.537      ;
; -0.095 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[4]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.648      ; 2.537      ;
; -0.095 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[5]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.648      ; 2.537      ;
; -0.095 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[6]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.648      ; 2.537      ;
; -0.095 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[7]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.648      ; 2.537      ;
; 0.391  ; counter[0]                                    ; counter[0]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.657      ;
; 0.516  ; register_8bit:PC1|q[1]                        ; register_8bit:PC2|q[1]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.782      ;
; 0.517  ; register_8bit:PC1|q[2]                        ; register_8bit:PC2|q[2]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.783      ;
; 0.517  ; register_8bit:PC1|q[3]                        ; register_8bit:PC2|q[3]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.783      ;
; 0.518  ; register_8bit:PC1|q[0]                        ; register_8bit:PC2|q[0]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.784      ;
; 0.522  ; register_8bit:PC1|q[7]                        ; register_8bit:PC2|q[7]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.788      ;
; 0.524  ; register_8bit:PC1|q[4]                        ; register_8bit:PC2|q[4]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.790      ;
; 0.526  ; register_8bit:PC0|q[7]                        ; register_8bit:PC0|q[7]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; register_8bit:PC1|q[5]                        ; register_8bit:PC2|q[5]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; counter[15]                                   ; counter[15]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.793      ;
; 0.657  ; register_8bit:PC1|q[6]                        ; register_8bit:PC2|q[6]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.923      ;
; 0.661  ; register_8bit_ir:IR1_reg|q[1]                 ; register_8bit_ir:IR2_reg|q[1]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.927      ;
; 0.661  ; register_8bit_ir:IR1_reg|q[4]                 ; register_8bit_ir:IR2_reg|q[4]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.927      ;
; 0.668  ; register_8bit:PC2|q[0]                        ; register_8bit:PC3|q[0]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.934      ;
; 0.693  ; RF:RF_block|k3[3]                             ; register_8bit:R2|q[3]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.959      ;
; 0.788  ; RF:RF_block|k0[5]                             ; register_8bit:R2|q[5]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.054      ;
; 0.795  ; counter[1]                                    ; counter[1]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.061      ;
; 0.800  ; register_8bit:ALUOut_reg|q[7]                 ; RF:RF_block|k1[7]                                                                                                    ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.066      ;
; 0.801  ; register_8bit:PC0|q[1]                        ; register_8bit:PC0|q[1]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; counter[14]                                   ; counter[14]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; counter[2]                                    ; counter[2]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; counter[8]                                    ; counter[8]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter[5]                                    ; counter[5]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter[3]                                    ; counter[3]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; register_8bit:PC0|q[3]                        ; register_8bit:PC0|q[3]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; register_8bit:PC0|q[5]                        ; register_8bit:PC0|q[5]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter[10]                                   ; counter[10]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter[12]                                   ; counter[12]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.835  ; counter[7]                                    ; counter[7]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; counter[6]                                    ; counter[6]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; register_8bit:PC0|q[0]                        ; register_8bit:PC0|q[0]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; register_8bit:PC0|q[2]                        ; register_8bit:PC0|q[2]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; register_8bit:PC0|q[4]                        ; register_8bit:PC0|q[4]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; register_8bit:PC0|q[6]                        ; register_8bit:PC0|q[6]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; counter[9]                                    ; counter[9]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; counter[11]                                   ; counter[11]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; counter[13]                                   ; counter[13]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.840  ; register_8bit_ir:IR2_reg|q[5]                 ; register_8bit:R2|q[7]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.106      ;
; 0.841  ; register_8bit_ir:IR2_reg|q[5]                 ; register_8bit:R2|q[5]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.107      ;
; 0.850  ; register_8bit_ir:IR1_reg|q[3]                 ; register_8bit_ir:IR2_reg|q[3]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.116      ;
; 0.851  ; register_8bit_ir:IR2_reg|q[1]                 ; register_8bit_ir:IR3_reg|q[1]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.117      ;
; 0.863  ; register_8bit_ir:IR2_reg|q[6]                 ; register_8bit_ir:IR3_reg|q[6]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.001      ; 1.130      ;
; 0.897  ; register_8bit_ir:IR3_reg|q[0]                 ; FSMExecute:FSMExecute|stop_operation_finished                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.163      ;
; 0.907  ; RF:RF_block|k3[1]                             ; register_8bit:R2|q[1]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.173      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                                                          ;
+-------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                   ; Launch Clock ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; 0.919 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.527      ; 1.446      ;
; 1.058 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.526      ; 1.584      ;
; 1.094 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.528      ; 1.622      ;
; 1.137 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.526      ; 1.663      ;
; 1.156 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.526      ; 1.682      ;
; 1.157 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.527      ; 1.684      ;
; 1.180 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.526      ; 1.706      ;
; 1.214 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU2[0]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.496      ; 1.710      ;
; 1.215 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.528      ; 1.743      ;
; 1.238 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.528      ; 1.766      ;
; 1.356 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.511      ; 1.867      ;
; 1.381 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU2[2]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.633      ; 2.014      ;
; 1.422 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.529      ; 1.951      ;
; 1.443 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.527      ; 1.970      ;
; 1.457 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.531      ; 1.988      ;
; 1.461 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU2[2]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.636      ; 2.097      ;
; 1.476 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.511      ; 1.987      ;
; 1.479 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU2[0]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.493      ; 1.972      ;
; 1.493 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.511      ; 2.004      ;
; 1.562 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.530      ; 2.092      ;
; 1.601 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU2[2]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.633      ; 2.234      ;
; 1.614 ; N                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.527      ; 2.141      ;
; 1.641 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.526      ; 2.167      ;
; 1.720 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.514      ; 2.234      ;
; 1.722 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU2[0]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.493      ; 2.215      ;
; 1.731 ; Z                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.523      ; 2.254      ;
; 1.746 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.526      ; 2.272      ;
; 1.829 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.529      ; 2.358      ;
+-------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Rise       ; register_8bit:MDR_reg|q[0]                                                                                                 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Rise       ; register_8bit:MDR_reg|q[0]                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU2[0]                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU2[0]                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU2[1]                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU2[1]                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU2[2]                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU2[2]                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|PCSel                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|PCSel                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU2[0]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU2[0]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU2[1]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU2[1]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU2[2]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU2[2]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in1_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in1_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[0]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[0]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[1]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[1]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|PCSel|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|PCSel|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 8.444  ; 8.444  ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 8.146  ; 8.146  ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 8.214  ; 8.214  ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 8.131  ; 8.131  ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 8.444  ; 8.444  ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 8.405  ; 8.405  ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 8.309  ; 8.309  ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 8.436  ; 8.436  ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 10.922 ; 10.922 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 9.859  ; 9.859  ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 8.670  ; 8.670  ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 9.951  ; 9.951  ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 10.126 ; 10.126 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 8.555  ; 8.555  ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 9.799  ; 9.799  ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 10.922 ; 10.922 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 10.513 ; 10.513 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 9.380  ; 9.380  ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 9.783  ; 9.783  ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 9.702  ; 9.702  ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 9.975  ; 9.975  ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 10.504 ; 10.504 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 10.513 ; 10.513 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 9.360  ; 9.360  ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 10.828 ; 10.828 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 9.552  ; 9.552  ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 9.055  ; 9.055  ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 10.466 ; 10.466 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 10.828 ; 10.828 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 10.032 ; 10.032 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 10.175 ; 10.175 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 10.231 ; 10.231 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 9.717  ; 9.717  ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 9.701  ; 9.701  ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 9.717  ; 9.717  ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 9.712  ; 9.712  ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 9.675  ; 9.675  ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 9.567  ; 9.567  ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 9.656  ; 9.656  ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 9.405  ; 9.405  ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 9.905  ; 9.905  ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 9.822  ; 9.822  ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 9.905  ; 9.905  ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 9.899  ; 9.899  ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 9.674  ; 9.674  ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 9.636  ; 9.636  ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 9.637  ; 9.637  ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 9.904  ; 9.904  ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 10.869 ; 10.869 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 10.548 ; 10.548 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 10.463 ; 10.463 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 10.659 ; 10.659 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 10.869 ; 10.869 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 10.778 ; 10.778 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 10.514 ; 10.514 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 10.758 ; 10.758 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 11.396 ; 11.396 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 10.534 ; 10.534 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 10.820 ; 10.820 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 10.859 ; 10.859 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 11.208 ; 11.208 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 11.342 ; 11.342 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 11.044 ; 11.044 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 11.396 ; 11.396 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 7.617  ; 7.617  ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 7.655  ; 7.655  ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 7.699  ; 7.699  ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 7.617  ; 7.617  ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 7.927  ; 7.927  ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 7.791  ; 7.791  ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 7.727  ; 7.727  ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 7.741  ; 7.741  ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 8.061  ; 8.061  ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 9.531  ; 9.531  ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 8.358  ; 8.358  ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 9.663  ; 9.663  ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 9.797  ; 9.797  ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 8.061  ; 8.061  ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 9.309  ; 9.309  ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 10.085 ; 10.085 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 8.938  ; 8.938  ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 8.956  ; 8.956  ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 9.343  ; 9.343  ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 9.274  ; 9.274  ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 9.548  ; 9.548  ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 10.079 ; 10.079 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 10.096 ; 10.096 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 8.938  ; 8.938  ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 8.335  ; 8.335  ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 8.830  ; 8.830  ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 8.335  ; 8.335  ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 9.768  ; 9.768  ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 10.101 ; 10.101 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 9.301  ; 9.301  ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 9.274  ; 9.274  ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 9.330  ; 9.330  ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 8.136  ; 8.136  ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 8.404  ; 8.404  ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 8.440  ; 8.440  ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 8.440  ; 8.440  ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 8.403  ; 8.403  ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 8.277  ; 8.277  ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 8.423  ; 8.423  ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 8.136  ; 8.136  ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 8.982  ; 8.982  ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 9.176  ; 9.176  ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 9.259  ; 9.259  ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 9.253  ; 9.253  ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 9.021  ; 9.021  ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 8.983  ; 8.983  ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 8.982  ; 8.982  ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 9.252  ; 9.252  ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 8.703  ; 8.703  ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 8.788  ; 8.788  ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 8.703  ; 8.703  ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 8.899  ; 8.899  ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 9.109  ; 9.109  ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 9.018  ; 9.018  ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 8.754  ; 8.754  ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 9.002  ; 9.002  ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 9.144  ; 9.144  ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 9.144  ; 9.144  ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 9.443  ; 9.443  ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 9.473  ; 9.473  ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 9.833  ; 9.833  ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 9.964  ; 9.964  ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 9.931  ; 9.931  ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 10.286 ; 10.286 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[2]      ; HEX4[0]     ; 8.423  ; 8.423  ; 8.423  ; 8.423  ;
; SW[2]      ; HEX4[1]     ; 8.439  ; 8.439  ; 8.439  ; 8.439  ;
; SW[2]      ; HEX4[2]     ; 8.434  ; 8.434  ; 8.434  ; 8.434  ;
; SW[2]      ; HEX4[3]     ; 8.397  ; 8.397  ; 8.397  ; 8.397  ;
; SW[2]      ; HEX4[4]     ; 8.289  ; 8.289  ; 8.289  ; 8.289  ;
; SW[2]      ; HEX4[5]     ; 8.378  ; 8.378  ; 8.378  ; 8.378  ;
; SW[2]      ; HEX4[6]     ; 8.127  ; 8.127  ; 8.127  ; 8.127  ;
; SW[2]      ; HEX5[0]     ; 9.121  ; 9.121  ; 9.121  ; 9.121  ;
; SW[2]      ; HEX5[1]     ; 9.204  ; 9.204  ; 9.204  ; 9.204  ;
; SW[2]      ; HEX5[2]     ; 9.198  ; 9.198  ; 9.198  ; 9.198  ;
; SW[2]      ; HEX5[3]     ; 8.973  ; 8.973  ; 8.973  ; 8.973  ;
; SW[2]      ; HEX5[4]     ; 8.935  ; 8.935  ; 8.935  ; 8.935  ;
; SW[2]      ; HEX5[5]     ; 8.936  ; 8.936  ; 8.936  ; 8.936  ;
; SW[2]      ; HEX5[6]     ; 9.203  ; 9.203  ; 9.203  ; 9.203  ;
; SW[2]      ; HEX6[0]     ; 8.696  ; 8.696  ; 8.696  ; 8.696  ;
; SW[2]      ; HEX6[1]     ; 8.611  ; 8.611  ; 8.611  ; 8.611  ;
; SW[2]      ; HEX6[2]     ; 8.807  ; 8.807  ; 8.807  ; 8.807  ;
; SW[2]      ; HEX6[3]     ; 9.017  ; 9.017  ; 9.017  ; 9.017  ;
; SW[2]      ; HEX6[4]     ; 8.926  ; 8.926  ; 8.926  ; 8.926  ;
; SW[2]      ; HEX6[5]     ; 8.662  ; 8.662  ; 8.662  ; 8.662  ;
; SW[2]      ; HEX6[6]     ; 8.906  ; 8.906  ; 8.906  ; 8.906  ;
; SW[2]      ; HEX7[0]     ; 9.286  ; 9.286  ; 9.286  ; 9.286  ;
; SW[2]      ; HEX7[1]     ; 9.572  ; 9.572  ; 9.572  ; 9.572  ;
; SW[2]      ; HEX7[2]     ; 9.611  ; 9.611  ; 9.611  ; 9.611  ;
; SW[2]      ; HEX7[3]     ; 9.960  ; 9.960  ; 9.960  ; 9.960  ;
; SW[2]      ; HEX7[4]     ; 10.094 ; 10.094 ; 10.094 ; 10.094 ;
; SW[2]      ; HEX7[5]     ; 9.796  ; 9.796  ; 9.796  ; 9.796  ;
; SW[2]      ; HEX7[6]     ; 10.148 ; 10.148 ; 10.148 ; 10.148 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX4[0]     ; 7.974 ; 7.974 ; 7.974 ; 7.974 ;
; SW[2]      ; HEX4[1]     ; 8.010 ; 8.010 ; 8.010 ; 8.010 ;
; SW[2]      ; HEX4[2]     ; 8.010 ; 8.010 ; 8.010 ; 8.010 ;
; SW[2]      ; HEX4[3]     ; 7.973 ; 7.973 ; 7.973 ; 7.973 ;
; SW[2]      ; HEX4[4]     ; 7.847 ; 7.847 ; 7.847 ; 7.847 ;
; SW[2]      ; HEX4[5]     ; 7.993 ; 7.993 ; 7.993 ; 7.993 ;
; SW[2]      ; HEX4[6]     ; 7.706 ; 7.706 ; 7.706 ; 7.706 ;
; SW[2]      ; HEX5[0]     ; 8.603 ; 8.603 ; 8.603 ; 8.603 ;
; SW[2]      ; HEX5[1]     ; 8.687 ; 8.687 ; 8.687 ; 8.687 ;
; SW[2]      ; HEX5[2]     ; 8.656 ; 8.656 ; 8.656 ; 8.656 ;
; SW[2]      ; HEX5[3]     ; 8.441 ; 8.441 ; 8.441 ; 8.441 ;
; SW[2]      ; HEX5[4]     ; 8.409 ; 8.409 ; 8.409 ; 8.409 ;
; SW[2]      ; HEX5[5]     ; 8.383 ; 8.383 ; 8.383 ; 8.383 ;
; SW[2]      ; HEX5[6]     ; 8.674 ; 8.674 ; 8.674 ; 8.674 ;
; SW[2]      ; HEX6[0]     ; 8.215 ; 8.215 ; 8.215 ; 8.215 ;
; SW[2]      ; HEX6[1]     ; 8.130 ; 8.130 ; 8.130 ; 8.130 ;
; SW[2]      ; HEX6[2]     ; 8.326 ; 8.326 ; 8.326 ; 8.326 ;
; SW[2]      ; HEX6[3]     ; 8.536 ; 8.536 ; 8.536 ; 8.536 ;
; SW[2]      ; HEX6[4]     ; 8.445 ; 8.445 ; 8.445 ; 8.445 ;
; SW[2]      ; HEX6[5]     ; 8.181 ; 8.181 ; 8.181 ; 8.181 ;
; SW[2]      ; HEX6[6]     ; 8.429 ; 8.429 ; 8.429 ; 8.429 ;
; SW[2]      ; HEX7[0]     ; 8.366 ; 8.366 ; 8.366 ; 8.366 ;
; SW[2]      ; HEX7[1]     ; 8.623 ; 8.623 ; 8.623 ; 8.623 ;
; SW[2]      ; HEX7[2]     ; 8.667 ; 8.667 ; 8.667 ; 8.667 ;
; SW[2]      ; HEX7[3]     ; 9.010 ; 9.010 ; 9.010 ; 9.010 ;
; SW[2]      ; HEX7[4]     ; 9.174 ; 9.174 ; 9.174 ; 9.174 ;
; SW[2]      ; HEX7[5]     ; 9.365 ; 9.365 ; 9.365 ; 9.365 ;
; SW[2]      ; HEX7[6]     ; 9.720 ; 9.720 ; 9.720 ; 9.720 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------+
; Fast Model Setup Summary                                               ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -2.303 ; -135.708      ;
; FSMExecute:FSMExecute|stop_operation_finished ; -0.253 ; -1.275        ;
+-----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast Model Hold Summary                                                ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -1.516 ; -22.988       ;
; FSMExecute:FSMExecute|stop_operation_finished ; 0.495  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -2.000 ; -366.222      ;
; FSMExecute:FSMExecute|stop_operation_finished ; 0.500  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[1]'                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -2.303 ; register_8bit_ir:IR3_reg|q[5]                                                                                              ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.003      ; 3.338      ;
; -2.259 ; register_8bit_ir:IR3_reg|q[5]                                                                                              ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.004      ; 3.295      ;
; -2.209 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.668      ;
; -2.209 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.668      ;
; -2.209 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.668      ;
; -2.209 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.668      ;
; -2.209 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.668      ;
; -2.209 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.668      ;
; -2.209 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.668      ;
; -2.209 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.668      ;
; -2.152 ; register_8bit_ir:IR3_reg|q[5]                                                                                              ; register_8bit:PC0|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.003      ; 3.187      ;
; -2.146 ; register_8bit_ir:IR3_reg|q[5]                                                                                              ; register_8bit:PC0|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.003      ; 3.181      ;
; -2.132 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.591      ;
; -2.132 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.591      ;
; -2.132 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.591      ;
; -2.132 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.591      ;
; -2.132 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.591      ;
; -2.132 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.591      ;
; -2.132 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.591      ;
; -2.132 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.073     ; 2.591      ;
; -2.086 ; FSMExecute:FSMExecute|ALU2[2]                                                                                              ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.199     ; 2.919      ;
; -2.079 ; register_8bit_ir:IR3_reg|q[5]                                                                                              ; register_8bit:PC0|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.003      ; 3.114      ;
; -2.060 ; register_8bit_ir:IR3_reg|q[5]                                                                                              ; register_8bit:PC0|q[6]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.003      ; 3.095      ;
; -2.040 ; register_8bit:R2|q[4]                                                                                                      ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.008      ; 3.080      ;
; -2.040 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_ir:IR1_reg|q[1] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.072     ; 2.500      ;
; -2.040 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_ir:IR1_reg|q[1] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.072     ; 2.500      ;
; -2.040 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_ir:IR1_reg|q[1] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.072     ; 2.500      ;
; -2.040 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_ir:IR1_reg|q[1] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.072     ; 2.500      ;
; -2.040 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit_ir:IR1_reg|q[1] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.072     ; 2.500      ;
; -2.040 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit_ir:IR1_reg|q[1] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.072     ; 2.500      ;
; -2.040 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit_ir:IR1_reg|q[1] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.072     ; 2.500      ;
; -2.040 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit_ir:IR1_reg|q[1] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.072     ; 2.500      ;
; -2.021 ; FSMExecute:FSMExecute|ALU2[2]                                                                                              ; register_8bit:PC0|q[3]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.200     ; 2.853      ;
; -2.008 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_ir:IR1_reg|q[3] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.070     ; 2.470      ;
; -2.008 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_ir:IR1_reg|q[3] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.070     ; 2.470      ;
; -2.008 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_ir:IR1_reg|q[3] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.070     ; 2.470      ;
; -2.008 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_ir:IR1_reg|q[3] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.070     ; 2.470      ;
; -2.008 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit_ir:IR1_reg|q[3] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.070     ; 2.470      ;
; -2.008 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit_ir:IR1_reg|q[3] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.070     ; 2.470      ;
; -2.008 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit_ir:IR1_reg|q[3] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.070     ; 2.470      ;
; -2.008 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit_ir:IR1_reg|q[3] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.070     ; 2.470      ;
; -2.005 ; FSMExecute:FSMExecute|ALU2[1]                                                                                              ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.167     ; 2.870      ;
; -2.002 ; register_8bit_ir:IR3_reg|q[5]                                                                                              ; register_8bit:ALUOut_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.003     ; 3.031      ;
; -2.002 ; FSMExecute:FSMExecute|ALU2[0]                                                                                              ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.144     ; 2.890      ;
; -2.002 ; FSMExecute:FSMExecute|ALU2[1]                                                                                              ; register_8bit:PC0|q[3]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.168     ; 2.866      ;
; -1.966 ; register_8bit:R2|q[4]                                                                                                      ; register_8bit:PC0|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.007      ; 3.005      ;
; -1.955 ; register_8bit_ir:IR3_reg|q[6]                                                                                              ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.003      ; 2.990      ;
; -1.955 ; FSMExecute:FSMExecute|ALU2[0]                                                                                              ; register_8bit:PC0|q[3]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.145     ; 2.842      ;
; -1.951 ; register_8bit_ir:IR3_reg|q[3]                                                                                              ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.002      ; 2.985      ;
; -1.950 ; register_8bit_ir:IR3_reg|q[5]                                                                                              ; N                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.001      ; 2.983      ;
; -1.948 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.415      ;
; -1.948 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.415      ;
; -1.948 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.415      ;
; -1.948 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.415      ;
; -1.948 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.415      ;
; -1.948 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.415      ;
; -1.948 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.415      ;
; -1.948 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.415      ;
; -1.929 ; register_8bit:R2|q[4]                                                                                                      ; register_8bit:PC0|q[6]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.007      ; 2.968      ;
; -1.928 ; register_8bit:R2|q[4]                                                                                                      ; register_8bit:PC0|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.007      ; 2.967      ;
; -1.927 ; register_8bit:R2|q[1]                                                                                                      ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.011      ; 2.970      ;
; -1.911 ; register_8bit_ir:IR3_reg|q[6]                                                                                              ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.004      ; 2.947      ;
; -1.910 ; FSMExecute:FSMExecute|ALU2[2]                                                                                              ; register_8bit:PC0|q[7]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.200     ; 2.742      ;
; -1.907 ; register_8bit:R2|q[3]                                                                                                      ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.010      ; 2.949      ;
; -1.907 ; register_8bit_ir:IR3_reg|q[3]                                                                                              ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.003      ; 2.942      ;
; -1.901 ; FSMExecute:FSMExecute|ALU2[1]                                                                                              ; register_8bit:PC0|q[7]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.168     ; 2.765      ;
; -1.898 ; FSMExecute:FSMExecute|ALU2[0]                                                                                              ; register_8bit:PC0|q[7]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.145     ; 2.785      ;
; -1.896 ; register_8bit_ir:IR3_reg|q[7]                                                                                              ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.002      ; 2.930      ;
; -1.893 ; FSMExecute:FSMExecute|ALU2[2]                                                                                              ; register_8bit:PC0|q[5]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.200     ; 2.725      ;
; -1.890 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]                                                                                  ; register_8bit:PC0|q[3]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.166     ; 2.756      ;
; -1.889 ; register_8bit:R2|q[4]                                                                                                      ; register_8bit:ALUOut_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.001      ; 2.922      ;
; -1.884 ; FSMExecute:FSMExecute|ALU2[1]                                                                                              ; register_8bit:PC0|q[5]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.168     ; 2.748      ;
; -1.881 ; FSMExecute:FSMExecute|ALU2[0]                                                                                              ; register_8bit:PC0|q[5]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.145     ; 2.768      ;
; -1.880 ; register_8bit:R2|q[4]                                                                                                      ; register_8bit:PC0|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.007      ; 2.919      ;
; -1.880 ; register_8bit:R2|q[1]                                                                                                      ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.010      ; 2.922      ;
; -1.876 ; register_8bit:R2|q[2]                                                                                                      ; register_8bit:PC0|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.007      ; 2.915      ;
; -1.870 ; register_8bit_ir:IR3_reg|q[5]                                                                                              ; register_8bit:ALUOut_reg|q[3] ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.004      ; 2.906      ;
; -1.865 ; register_8bit_ir:IR3_reg|q[5]                                                                                              ; register_8bit:PC0|q[0]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.003      ; 2.900      ;
; -1.864 ; FSMExecute:FSMExecute|ALU2[2]                                                                                              ; register_8bit:PC0|q[4]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.200     ; 2.696      ;
; -1.863 ; register_8bit:R2|q[3]                                                                                                      ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.011      ; 2.906      ;
; -1.858 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_ir:IR1_reg|q[0] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.325      ;
; -1.858 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_ir:IR1_reg|q[0] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.325      ;
; -1.858 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_ir:IR1_reg|q[0] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.325      ;
; -1.858 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_ir:IR1_reg|q[0] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.325      ;
; -1.858 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit_ir:IR1_reg|q[0] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.325      ;
; -1.858 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit_ir:IR1_reg|q[0] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.325      ;
; -1.858 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit_ir:IR1_reg|q[0] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.325      ;
; -1.858 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit_ir:IR1_reg|q[0] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.325      ;
; -1.856 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.323      ;
; -1.856 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_ir:IR1_reg|q[6] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.323      ;
; -1.856 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.323      ;
; -1.856 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.323      ;
; -1.856 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.323      ;
; -1.856 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.323      ;
; -1.856 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.323      ;
; -1.856 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.323      ;
; -1.856 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.323      ;
; -1.856 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_ir:IR1_reg|q[6] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.323      ;
; -1.856 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_ir:IR1_reg|q[6] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.323      ;
; -1.856 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_ir:IR1_reg|q[6] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.065     ; 2.323      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                                                          ;
+--------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                   ; Launch Clock ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; -0.253 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU2[2]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.202      ; 1.050      ;
; -0.232 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.163      ; 1.030      ;
; -0.232 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU2[0]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.147      ; 1.025      ;
; -0.222 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.171      ; 1.100      ;
; -0.191 ; Z                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.166      ; 1.004      ;
; -0.167 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.168      ; 1.042      ;
; -0.152 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU2[2]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.205      ; 0.952      ;
; -0.143 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.172      ; 0.962      ;
; -0.139 ; N                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.169      ; 0.955      ;
; -0.126 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.168      ; 1.001      ;
; -0.124 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU2[2]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.202      ; 0.921      ;
; -0.109 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.160      ; 0.904      ;
; -0.108 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.160      ; 0.903      ;
; -0.103 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU2[0]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.147      ; 0.896      ;
; -0.100 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.171      ; 0.905      ;
; -0.073 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.169      ; 0.889      ;
; -0.056 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.160      ; 0.851      ;
; -0.045 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.173      ; 0.923      ;
; 0.003  ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU2[0]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.150      ; 0.793      ;
; 0.013  ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.168      ; 0.789      ;
; 0.020  ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.168      ; 0.782      ;
; 0.050  ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.168      ; 0.752      ;
; 0.053  ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.169      ; 0.763      ;
; 0.068  ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.168      ; 0.807      ;
; 0.074  ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.170      ; 0.801      ;
; 0.080  ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.170      ; 0.795      ;
; 0.106  ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.170      ; 0.769      ;
; 0.152  ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.169      ; 0.664      ;
+--------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -1.516 ; FSMExecute:FSMExecute|stop_operation_finished ; FSMExecute:FSMExecute|stop_operation_finished                                                                        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.590      ; 0.367      ;
; -1.016 ; FSMExecute:FSMExecute|stop_operation_finished ; FSMExecute:FSMExecute|stop_operation_finished                                                                        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.590      ; 0.367      ;
; -1.011 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[0]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 0.867      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[8]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[7]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[6]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[5]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[4]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[3]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[2]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[1]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[9]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[10]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[11]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[12]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[13]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[14]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.872 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[15]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.585      ; 1.006      ;
; -0.739 ; FSMExecute:FSMExecute|stop_operation_finished ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_we_reg ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.655      ; 1.195      ;
; -0.665 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[0]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.637      ; 1.251      ;
; -0.665 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[1]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.637      ; 1.251      ;
; -0.665 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[2]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.637      ; 1.251      ;
; -0.665 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[3]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.637      ; 1.251      ;
; -0.665 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[4]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.637      ; 1.251      ;
; -0.665 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[5]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.637      ; 1.251      ;
; -0.665 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[6]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.637      ; 1.251      ;
; -0.665 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[7]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.637      ; 1.251      ;
; -0.665 ; FSMExecute:FSMExecute|stop_operation_finished ; Z                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.593      ; 1.221      ;
; -0.657 ; FSMExecute:FSMExecute|stop_operation_finished ; N                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.590      ; 1.226      ;
; -0.511 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[0]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 0.867      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[8]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[7]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[6]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[5]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[4]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[3]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[2]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[1]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[9]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[10]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[11]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[12]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[13]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[14]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.372 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[15]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.585      ; 1.006      ;
; -0.239 ; FSMExecute:FSMExecute|stop_operation_finished ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_we_reg ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.655      ; 1.195      ;
; -0.165 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[0]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.637      ; 1.251      ;
; -0.165 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[1]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.637      ; 1.251      ;
; -0.165 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[2]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.637      ; 1.251      ;
; -0.165 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[3]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.637      ; 1.251      ;
; -0.165 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[4]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.637      ; 1.251      ;
; -0.165 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[5]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.637      ; 1.251      ;
; -0.165 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[6]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.637      ; 1.251      ;
; -0.165 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[7]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.637      ; 1.251      ;
; -0.165 ; FSMExecute:FSMExecute|stop_operation_finished ; Z                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.593      ; 1.221      ;
; -0.157 ; FSMExecute:FSMExecute|stop_operation_finished ; N                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.590      ; 1.226      ;
; 0.215  ; counter[0]                                    ; counter[0]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; register_8bit:PC1|q[1]                        ; register_8bit:PC2|q[1]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; register_8bit:PC1|q[2]                        ; register_8bit:PC2|q[2]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; register_8bit:PC1|q[0]                        ; register_8bit:PC2|q[0]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; register_8bit:PC1|q[3]                        ; register_8bit:PC2|q[3]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; register_8bit:PC0|q[7]                        ; register_8bit:PC0|q[7]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; register_8bit:PC1|q[7]                        ; register_8bit:PC2|q[7]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; counter[15]                                   ; counter[15]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; register_8bit:PC1|q[4]                        ; register_8bit:PC2|q[4]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.394      ;
; 0.244  ; register_8bit:PC1|q[5]                        ; register_8bit:PC2|q[5]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.396      ;
; 0.312  ; RF:RF_block|k3[3]                             ; register_8bit:R2|q[3]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.464      ;
; 0.323  ; register_8bit:PC1|q[6]                        ; register_8bit:PC2|q[6]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.475      ;
; 0.325  ; register_8bit_ir:IR1_reg|q[1]                 ; register_8bit_ir:IR2_reg|q[1]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.477      ;
; 0.325  ; register_8bit_ir:IR1_reg|q[4]                 ; register_8bit_ir:IR2_reg|q[4]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.477      ;
; 0.330  ; register_8bit:PC2|q[0]                        ; register_8bit:PC3|q[0]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.482      ;
; 0.358  ; register_8bit:PC0|q[1]                        ; register_8bit:PC0|q[1]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; counter[1]                                    ; counter[1]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; counter[14]                                   ; counter[14]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; counter[2]                                    ; counter[2]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; counter[3]                                    ; counter[3]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; register_8bit:PC0|q[3]                        ; register_8bit:PC0|q[3]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; register_8bit:PC0|q[5]                        ; register_8bit:PC0|q[5]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; counter[10]                                   ; counter[10]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; counter[12]                                   ; counter[12]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; counter[8]                                    ; counter[8]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; counter[5]                                    ; counter[5]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; register_8bit:ALUOut_reg|q[7]                 ; RF:RF_block|k1[7]                                                                                                    ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.369  ; counter[7]                                    ; counter[7]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; counter[6]                                    ; counter[6]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; register_8bit:PC0|q[2]                        ; register_8bit:PC0|q[2]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; register_8bit:PC0|q[4]                        ; register_8bit:PC0|q[4]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; counter[9]                                    ; counter[9]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; counter[11]                                   ; counter[11]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; register_8bit:PC0|q[0]                        ; register_8bit:PC0|q[0]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; register_8bit:PC0|q[6]                        ; register_8bit:PC0|q[6]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; counter[13]                                   ; counter[13]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.380  ; register_8bit_ir:IR2_reg|q[5]                 ; register_8bit:R2|q[7]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; RF:RF_block|k0[5]                             ; register_8bit:R2|q[5]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.533      ;
; 0.383  ; register_8bit_ir:IR2_reg|q[5]                 ; register_8bit:R2|q[5]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.535      ;
; 0.406  ; RF:RF_block|k3[1]                             ; register_8bit:R2|q[1]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.558      ;
; 0.411  ; register_8bit_ir:IR3_reg|q[0]                 ; FSMExecute:FSMExecute|stop_operation_finished                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.563      ;
; 0.413  ; register_8bit_ir:IR2_reg|q[1]                 ; register_8bit_ir:IR3_reg|q[1]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.565      ;
; 0.413  ; register_8bit_ir:IR1_reg|q[3]                 ; register_8bit_ir:IR2_reg|q[3]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.565      ;
; 0.416  ; register_8bit_ir:IR2_reg|q[6]                 ; register_8bit_ir:IR3_reg|q[6]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.002      ; 0.570      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                                                          ;
+-------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                   ; Launch Clock ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+
; 0.495 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.169      ; 0.664      ;
; 0.584 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.168      ; 0.752      ;
; 0.594 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.169      ; 0.763      ;
; 0.599 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.170      ; 0.769      ;
; 0.614 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.168      ; 0.782      ;
; 0.621 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.168      ; 0.789      ;
; 0.625 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.170      ; 0.795      ;
; 0.631 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.170      ; 0.801      ;
; 0.639 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.168      ; 0.807      ;
; 0.643 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU2[0]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.150      ; 0.793      ;
; 0.691 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.160      ; 0.851      ;
; 0.719 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU2[2]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.202      ; 0.921      ;
; 0.720 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.169      ; 0.889      ;
; 0.734 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.171      ; 0.905      ;
; 0.743 ; register_8bit_ir:IR3_reg|q[3] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.160      ; 0.903      ;
; 0.744 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.160      ; 0.904      ;
; 0.747 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU2[2]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.205      ; 0.952      ;
; 0.749 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU2[0]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.147      ; 0.896      ;
; 0.750 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALU2[1]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.173      ; 0.923      ;
; 0.786 ; N                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.169      ; 0.955      ;
; 0.790 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.172      ; 0.962      ;
; 0.833 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.168      ; 1.001      ;
; 0.838 ; Z                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.166      ; 1.004      ;
; 0.848 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALU2[2]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.202      ; 1.050      ;
; 0.867 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.163      ; 1.030      ;
; 0.874 ; register_8bit_ir:IR3_reg|q[2] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.168      ; 1.042      ;
; 0.878 ; register_8bit_ir:IR3_reg|q[0] ; FSMExecute:FSMExecute|ALU2[0]             ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.147      ; 1.025      ;
; 0.929 ; register_8bit_ir:IR3_reg|q[1] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]       ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.171      ; 1.100      ;
+-------+-------------------------------+-------------------------------------------+--------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_mv82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Rise       ; register_8bit:MDR_reg|q[0]                                                                                                 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Rise       ; register_8bit:MDR_reg|q[0]                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU2[0]                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU2[0]                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU2[1]                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU2[1]                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU2[2]                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU2[2]                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|PCSel                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|PCSel                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU2[0]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU2[0]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU2[1]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU2[1]|datad                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU2[2]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU2[2]|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in1_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in1_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[0]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[0]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[1]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[1]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|PCSel|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|PCSel|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 4.566 ; 4.566 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 4.442 ; 4.442 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 4.438 ; 4.438 ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 4.410 ; 4.410 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 4.566 ; 4.566 ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 4.547 ; 4.547 ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 4.514 ; 4.514 ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 4.556 ; 4.556 ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 5.708 ; 5.708 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 5.222 ; 5.222 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 4.714 ; 4.714 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 5.194 ; 5.194 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 5.246 ; 5.246 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 4.629 ; 4.629 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 5.147 ; 5.147 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 5.708 ; 5.708 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 5.443 ; 5.443 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 5.011 ; 5.011 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 5.076 ; 5.076 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 5.143 ; 5.143 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 5.272 ; 5.272 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 5.440 ; 5.440 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 5.443 ; 5.443 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 4.989 ; 4.989 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 5.796 ; 5.796 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 5.027 ; 5.027 ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 4.836 ; 4.836 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 5.527 ; 5.527 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 5.796 ; 5.796 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 5.231 ; 5.231 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 5.254 ; 5.254 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 5.289 ; 5.289 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 5.037 ; 5.037 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 5.024 ; 5.024 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 5.037 ; 5.037 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 5.037 ; 5.037 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 5.002 ; 5.002 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 4.961 ; 4.961 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 5.013 ; 5.013 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 4.891 ; 4.891 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 5.236 ; 5.236 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 5.210 ; 5.210 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 5.229 ; 5.229 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 5.227 ; 5.227 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 5.132 ; 5.132 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 5.104 ; 5.104 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 5.107 ; 5.107 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 5.236 ; 5.236 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 5.688 ; 5.688 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 5.490 ; 5.490 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 5.466 ; 5.466 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 5.547 ; 5.547 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 5.688 ; 5.688 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 5.642 ; 5.642 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 5.520 ; 5.520 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 5.608 ; 5.608 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 5.962 ; 5.962 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 5.502 ; 5.502 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 5.605 ; 5.605 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 5.614 ; 5.614 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 5.723 ; 5.723 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 5.797 ; 5.797 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 5.720 ; 5.720 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 5.962 ; 5.962 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 4.180 ; 4.180 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 4.218 ; 4.218 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 4.214 ; 4.214 ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 4.180 ; 4.180 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 4.342 ; 4.342 ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 4.306 ; 4.306 ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 4.273 ; 4.273 ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 4.279 ; 4.279 ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 4.443 ; 4.443 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 5.073 ; 5.073 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 4.585 ; 4.585 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 5.063 ; 5.063 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 5.105 ; 5.105 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 4.443 ; 4.443 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 4.965 ; 4.965 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 5.377 ; 5.377 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 4.786 ; 4.786 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 4.806 ; 4.806 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 4.922 ; 4.922 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 4.938 ; 4.938 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 5.065 ; 5.065 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 5.234 ; 5.234 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 5.244 ; 5.244 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 4.786 ; 4.786 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 4.517 ; 4.517 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 4.707 ; 4.707 ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 4.517 ; 4.517 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 5.204 ; 5.204 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 5.467 ; 5.467 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 4.903 ; 4.903 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 4.877 ; 4.877 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 4.918 ; 4.918 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 4.389 ; 4.389 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 4.516 ; 4.516 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 4.527 ; 4.527 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 4.536 ; 4.536 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 4.493 ; 4.493 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 4.465 ; 4.465 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 4.517 ; 4.517 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 4.389 ; 4.389 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 4.722 ; 4.722 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 4.811 ; 4.811 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 4.831 ; 4.831 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 4.833 ; 4.833 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 4.743 ; 4.743 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 4.722 ; 4.722 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 4.725 ; 4.725 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 4.848 ; 4.848 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 4.611 ; 4.611 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 4.632 ; 4.632 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 4.611 ; 4.611 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 4.692 ; 4.692 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 4.833 ; 4.833 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 4.784 ; 4.784 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 4.662 ; 4.662 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 4.753 ; 4.753 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 4.897 ; 4.897 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 4.897 ; 4.897 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 5.004 ; 5.004 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 5.005 ; 5.005 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 5.122 ; 5.122 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 5.195 ; 5.195 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 5.234 ; 5.234 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 5.478 ; 5.478 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX4[0]     ; 4.223 ; 4.223 ; 4.223 ; 4.223 ;
; SW[2]      ; HEX4[1]     ; 4.236 ; 4.236 ; 4.236 ; 4.236 ;
; SW[2]      ; HEX4[2]     ; 4.236 ; 4.236 ; 4.236 ; 4.236 ;
; SW[2]      ; HEX4[3]     ; 4.201 ; 4.201 ; 4.201 ; 4.201 ;
; SW[2]      ; HEX4[4]     ; 4.160 ; 4.160 ; 4.160 ; 4.160 ;
; SW[2]      ; HEX4[5]     ; 4.212 ; 4.212 ; 4.212 ; 4.212 ;
; SW[2]      ; HEX4[6]     ; 4.090 ; 4.090 ; 4.090 ; 4.090 ;
; SW[2]      ; HEX5[0]     ; 4.567 ; 4.567 ; 4.567 ; 4.567 ;
; SW[2]      ; HEX5[1]     ; 4.587 ; 4.587 ; 4.587 ; 4.587 ;
; SW[2]      ; HEX5[2]     ; 4.589 ; 4.589 ; 4.589 ; 4.589 ;
; SW[2]      ; HEX5[3]     ; 4.499 ; 4.499 ; 4.499 ; 4.499 ;
; SW[2]      ; HEX5[4]     ; 4.478 ; 4.478 ; 4.478 ; 4.478 ;
; SW[2]      ; HEX5[5]     ; 4.481 ; 4.481 ; 4.481 ; 4.481 ;
; SW[2]      ; HEX5[6]     ; 4.604 ; 4.604 ; 4.604 ; 4.604 ;
; SW[2]      ; HEX6[0]     ; 4.378 ; 4.378 ; 4.378 ; 4.378 ;
; SW[2]      ; HEX6[1]     ; 4.354 ; 4.354 ; 4.354 ; 4.354 ;
; SW[2]      ; HEX6[2]     ; 4.435 ; 4.435 ; 4.435 ; 4.435 ;
; SW[2]      ; HEX6[3]     ; 4.576 ; 4.576 ; 4.576 ; 4.576 ;
; SW[2]      ; HEX6[4]     ; 4.530 ; 4.530 ; 4.530 ; 4.530 ;
; SW[2]      ; HEX6[5]     ; 4.408 ; 4.408 ; 4.408 ; 4.408 ;
; SW[2]      ; HEX6[6]     ; 4.496 ; 4.496 ; 4.496 ; 4.496 ;
; SW[2]      ; HEX7[0]     ; 4.725 ; 4.725 ; 4.725 ; 4.725 ;
; SW[2]      ; HEX7[1]     ; 4.828 ; 4.828 ; 4.828 ; 4.828 ;
; SW[2]      ; HEX7[2]     ; 4.837 ; 4.837 ; 4.837 ; 4.837 ;
; SW[2]      ; HEX7[3]     ; 4.946 ; 4.946 ; 4.946 ; 4.946 ;
; SW[2]      ; HEX7[4]     ; 5.020 ; 5.020 ; 5.020 ; 5.020 ;
; SW[2]      ; HEX7[5]     ; 4.943 ; 4.943 ; 4.943 ; 4.943 ;
; SW[2]      ; HEX7[6]     ; 5.185 ; 5.185 ; 5.185 ; 5.185 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX4[0]     ; 4.055 ; 4.055 ; 4.055 ; 4.055 ;
; SW[2]      ; HEX4[1]     ; 4.066 ; 4.066 ; 4.066 ; 4.066 ;
; SW[2]      ; HEX4[2]     ; 4.075 ; 4.075 ; 4.075 ; 4.075 ;
; SW[2]      ; HEX4[3]     ; 4.032 ; 4.032 ; 4.032 ; 4.032 ;
; SW[2]      ; HEX4[4]     ; 4.004 ; 4.004 ; 4.004 ; 4.004 ;
; SW[2]      ; HEX4[5]     ; 4.056 ; 4.056 ; 4.056 ; 4.056 ;
; SW[2]      ; HEX4[6]     ; 3.928 ; 3.928 ; 3.928 ; 3.928 ;
; SW[2]      ; HEX5[0]     ; 4.335 ; 4.335 ; 4.335 ; 4.335 ;
; SW[2]      ; HEX5[1]     ; 4.354 ; 4.354 ; 4.354 ; 4.354 ;
; SW[2]      ; HEX5[2]     ; 4.359 ; 4.359 ; 4.359 ; 4.359 ;
; SW[2]      ; HEX5[3]     ; 4.258 ; 4.258 ; 4.258 ; 4.258 ;
; SW[2]      ; HEX5[4]     ; 4.233 ; 4.233 ; 4.233 ; 4.233 ;
; SW[2]      ; HEX5[5]     ; 4.233 ; 4.233 ; 4.233 ; 4.233 ;
; SW[2]      ; HEX5[6]     ; 4.362 ; 4.362 ; 4.362 ; 4.362 ;
; SW[2]      ; HEX6[0]     ; 4.140 ; 4.140 ; 4.140 ; 4.140 ;
; SW[2]      ; HEX6[1]     ; 4.119 ; 4.119 ; 4.119 ; 4.119 ;
; SW[2]      ; HEX6[2]     ; 4.200 ; 4.200 ; 4.200 ; 4.200 ;
; SW[2]      ; HEX6[3]     ; 4.341 ; 4.341 ; 4.341 ; 4.341 ;
; SW[2]      ; HEX6[4]     ; 4.292 ; 4.292 ; 4.292 ; 4.292 ;
; SW[2]      ; HEX6[5]     ; 4.170 ; 4.170 ; 4.170 ; 4.170 ;
; SW[2]      ; HEX6[6]     ; 4.261 ; 4.261 ; 4.261 ; 4.261 ;
; SW[2]      ; HEX7[0]     ; 4.310 ; 4.310 ; 4.310 ; 4.310 ;
; SW[2]      ; HEX7[1]     ; 4.407 ; 4.407 ; 4.407 ; 4.407 ;
; SW[2]      ; HEX7[2]     ; 4.416 ; 4.416 ; 4.416 ; 4.416 ;
; SW[2]      ; HEX7[3]     ; 4.522 ; 4.522 ; 4.522 ; 4.522 ;
; SW[2]      ; HEX7[4]     ; 4.598 ; 4.598 ; 4.598 ; 4.598 ;
; SW[2]      ; HEX7[5]     ; 4.739 ; 4.739 ; 4.739 ; 4.739 ;
; SW[2]      ; HEX7[6]     ; 4.983 ; 4.983 ; 4.983 ; 4.983 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                          ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                               ; -6.514   ; -2.473  ; N/A      ; N/A     ; -2.000              ;
;  FSMExecute:FSMExecute|stop_operation_finished ; -1.582   ; 0.495   ; N/A      ; N/A     ; 0.500               ;
;  KEY[1]                                        ; -6.514   ; -2.473  ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                                ; -405.604 ; -27.932 ; 0.0      ; 0.0     ; -366.222            ;
;  FSMExecute:FSMExecute|stop_operation_finished ; -10.305  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  KEY[1]                                        ; -395.299 ; -27.932 ; N/A      ; N/A     ; -366.222            ;
+------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 8.444  ; 8.444  ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 8.146  ; 8.146  ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 8.214  ; 8.214  ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 8.131  ; 8.131  ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 8.444  ; 8.444  ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 8.405  ; 8.405  ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 8.309  ; 8.309  ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 8.436  ; 8.436  ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 10.922 ; 10.922 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 9.859  ; 9.859  ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 8.670  ; 8.670  ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 9.951  ; 9.951  ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 10.126 ; 10.126 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 8.555  ; 8.555  ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 9.799  ; 9.799  ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 10.922 ; 10.922 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 10.513 ; 10.513 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 9.380  ; 9.380  ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 9.783  ; 9.783  ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 9.702  ; 9.702  ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 9.975  ; 9.975  ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 10.504 ; 10.504 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 10.513 ; 10.513 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 9.360  ; 9.360  ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 10.828 ; 10.828 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 9.552  ; 9.552  ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 9.055  ; 9.055  ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 10.466 ; 10.466 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 10.828 ; 10.828 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 10.032 ; 10.032 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 10.175 ; 10.175 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 10.231 ; 10.231 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 9.717  ; 9.717  ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 9.701  ; 9.701  ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 9.717  ; 9.717  ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 9.712  ; 9.712  ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 9.675  ; 9.675  ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 9.567  ; 9.567  ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 9.656  ; 9.656  ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 9.405  ; 9.405  ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 9.905  ; 9.905  ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 9.822  ; 9.822  ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 9.905  ; 9.905  ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 9.899  ; 9.899  ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 9.674  ; 9.674  ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 9.636  ; 9.636  ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 9.637  ; 9.637  ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 9.904  ; 9.904  ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 10.869 ; 10.869 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 10.548 ; 10.548 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 10.463 ; 10.463 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 10.659 ; 10.659 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 10.869 ; 10.869 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 10.778 ; 10.778 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 10.514 ; 10.514 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 10.758 ; 10.758 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 11.396 ; 11.396 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 10.534 ; 10.534 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 10.820 ; 10.820 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 10.859 ; 10.859 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 11.208 ; 11.208 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 11.342 ; 11.342 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 11.044 ; 11.044 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 11.396 ; 11.396 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 4.180 ; 4.180 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 4.218 ; 4.218 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 4.214 ; 4.214 ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 4.180 ; 4.180 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 4.342 ; 4.342 ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 4.306 ; 4.306 ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 4.273 ; 4.273 ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 4.279 ; 4.279 ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 4.443 ; 4.443 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 5.073 ; 5.073 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 4.585 ; 4.585 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 5.063 ; 5.063 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 5.105 ; 5.105 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 4.443 ; 4.443 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 4.965 ; 4.965 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 5.377 ; 5.377 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 4.786 ; 4.786 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 4.806 ; 4.806 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 4.922 ; 4.922 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 4.938 ; 4.938 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 5.065 ; 5.065 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 5.234 ; 5.234 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 5.244 ; 5.244 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 4.786 ; 4.786 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 4.517 ; 4.517 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 4.707 ; 4.707 ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 4.517 ; 4.517 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 5.204 ; 5.204 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 5.467 ; 5.467 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 4.903 ; 4.903 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 4.877 ; 4.877 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 4.918 ; 4.918 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 4.389 ; 4.389 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 4.516 ; 4.516 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 4.527 ; 4.527 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 4.536 ; 4.536 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 4.493 ; 4.493 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 4.465 ; 4.465 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 4.517 ; 4.517 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 4.389 ; 4.389 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 4.722 ; 4.722 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 4.811 ; 4.811 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 4.831 ; 4.831 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 4.833 ; 4.833 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 4.743 ; 4.743 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 4.722 ; 4.722 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 4.725 ; 4.725 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 4.848 ; 4.848 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 4.611 ; 4.611 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 4.632 ; 4.632 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 4.611 ; 4.611 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 4.692 ; 4.692 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 4.833 ; 4.833 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 4.784 ; 4.784 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 4.662 ; 4.662 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 4.753 ; 4.753 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 4.897 ; 4.897 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 4.897 ; 4.897 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 5.004 ; 5.004 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 5.005 ; 5.005 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 5.122 ; 5.122 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 5.195 ; 5.195 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 5.234 ; 5.234 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 5.478 ; 5.478 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[2]      ; HEX4[0]     ; 8.423  ; 8.423  ; 8.423  ; 8.423  ;
; SW[2]      ; HEX4[1]     ; 8.439  ; 8.439  ; 8.439  ; 8.439  ;
; SW[2]      ; HEX4[2]     ; 8.434  ; 8.434  ; 8.434  ; 8.434  ;
; SW[2]      ; HEX4[3]     ; 8.397  ; 8.397  ; 8.397  ; 8.397  ;
; SW[2]      ; HEX4[4]     ; 8.289  ; 8.289  ; 8.289  ; 8.289  ;
; SW[2]      ; HEX4[5]     ; 8.378  ; 8.378  ; 8.378  ; 8.378  ;
; SW[2]      ; HEX4[6]     ; 8.127  ; 8.127  ; 8.127  ; 8.127  ;
; SW[2]      ; HEX5[0]     ; 9.121  ; 9.121  ; 9.121  ; 9.121  ;
; SW[2]      ; HEX5[1]     ; 9.204  ; 9.204  ; 9.204  ; 9.204  ;
; SW[2]      ; HEX5[2]     ; 9.198  ; 9.198  ; 9.198  ; 9.198  ;
; SW[2]      ; HEX5[3]     ; 8.973  ; 8.973  ; 8.973  ; 8.973  ;
; SW[2]      ; HEX5[4]     ; 8.935  ; 8.935  ; 8.935  ; 8.935  ;
; SW[2]      ; HEX5[5]     ; 8.936  ; 8.936  ; 8.936  ; 8.936  ;
; SW[2]      ; HEX5[6]     ; 9.203  ; 9.203  ; 9.203  ; 9.203  ;
; SW[2]      ; HEX6[0]     ; 8.696  ; 8.696  ; 8.696  ; 8.696  ;
; SW[2]      ; HEX6[1]     ; 8.611  ; 8.611  ; 8.611  ; 8.611  ;
; SW[2]      ; HEX6[2]     ; 8.807  ; 8.807  ; 8.807  ; 8.807  ;
; SW[2]      ; HEX6[3]     ; 9.017  ; 9.017  ; 9.017  ; 9.017  ;
; SW[2]      ; HEX6[4]     ; 8.926  ; 8.926  ; 8.926  ; 8.926  ;
; SW[2]      ; HEX6[5]     ; 8.662  ; 8.662  ; 8.662  ; 8.662  ;
; SW[2]      ; HEX6[6]     ; 8.906  ; 8.906  ; 8.906  ; 8.906  ;
; SW[2]      ; HEX7[0]     ; 9.286  ; 9.286  ; 9.286  ; 9.286  ;
; SW[2]      ; HEX7[1]     ; 9.572  ; 9.572  ; 9.572  ; 9.572  ;
; SW[2]      ; HEX7[2]     ; 9.611  ; 9.611  ; 9.611  ; 9.611  ;
; SW[2]      ; HEX7[3]     ; 9.960  ; 9.960  ; 9.960  ; 9.960  ;
; SW[2]      ; HEX7[4]     ; 10.094 ; 10.094 ; 10.094 ; 10.094 ;
; SW[2]      ; HEX7[5]     ; 9.796  ; 9.796  ; 9.796  ; 9.796  ;
; SW[2]      ; HEX7[6]     ; 10.148 ; 10.148 ; 10.148 ; 10.148 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX4[0]     ; 4.055 ; 4.055 ; 4.055 ; 4.055 ;
; SW[2]      ; HEX4[1]     ; 4.066 ; 4.066 ; 4.066 ; 4.066 ;
; SW[2]      ; HEX4[2]     ; 4.075 ; 4.075 ; 4.075 ; 4.075 ;
; SW[2]      ; HEX4[3]     ; 4.032 ; 4.032 ; 4.032 ; 4.032 ;
; SW[2]      ; HEX4[4]     ; 4.004 ; 4.004 ; 4.004 ; 4.004 ;
; SW[2]      ; HEX4[5]     ; 4.056 ; 4.056 ; 4.056 ; 4.056 ;
; SW[2]      ; HEX4[6]     ; 3.928 ; 3.928 ; 3.928 ; 3.928 ;
; SW[2]      ; HEX5[0]     ; 4.335 ; 4.335 ; 4.335 ; 4.335 ;
; SW[2]      ; HEX5[1]     ; 4.354 ; 4.354 ; 4.354 ; 4.354 ;
; SW[2]      ; HEX5[2]     ; 4.359 ; 4.359 ; 4.359 ; 4.359 ;
; SW[2]      ; HEX5[3]     ; 4.258 ; 4.258 ; 4.258 ; 4.258 ;
; SW[2]      ; HEX5[4]     ; 4.233 ; 4.233 ; 4.233 ; 4.233 ;
; SW[2]      ; HEX5[5]     ; 4.233 ; 4.233 ; 4.233 ; 4.233 ;
; SW[2]      ; HEX5[6]     ; 4.362 ; 4.362 ; 4.362 ; 4.362 ;
; SW[2]      ; HEX6[0]     ; 4.140 ; 4.140 ; 4.140 ; 4.140 ;
; SW[2]      ; HEX6[1]     ; 4.119 ; 4.119 ; 4.119 ; 4.119 ;
; SW[2]      ; HEX6[2]     ; 4.200 ; 4.200 ; 4.200 ; 4.200 ;
; SW[2]      ; HEX6[3]     ; 4.341 ; 4.341 ; 4.341 ; 4.341 ;
; SW[2]      ; HEX6[4]     ; 4.292 ; 4.292 ; 4.292 ; 4.292 ;
; SW[2]      ; HEX6[5]     ; 4.170 ; 4.170 ; 4.170 ; 4.170 ;
; SW[2]      ; HEX6[6]     ; 4.261 ; 4.261 ; 4.261 ; 4.261 ;
; SW[2]      ; HEX7[0]     ; 4.310 ; 4.310 ; 4.310 ; 4.310 ;
; SW[2]      ; HEX7[1]     ; 4.407 ; 4.407 ; 4.407 ; 4.407 ;
; SW[2]      ; HEX7[2]     ; 4.416 ; 4.416 ; 4.416 ; 4.416 ;
; SW[2]      ; HEX7[3]     ; 4.522 ; 4.522 ; 4.522 ; 4.522 ;
; SW[2]      ; HEX7[4]     ; 4.598 ; 4.598 ; 4.598 ; 4.598 ;
; SW[2]      ; HEX7[5]     ; 4.739 ; 4.739 ; 4.739 ; 4.739 ;
; SW[2]      ; HEX7[6]     ; 4.983 ; 4.983 ; 4.983 ; 4.983 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; KEY[1]                                        ; FSMExecute:FSMExecute|stop_operation_finished ; 28       ; 0        ; 0        ; 0        ;
; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]                                        ; 4092     ; 27       ; 1        ; 1        ;
; KEY[1]                                        ; KEY[1]                                        ; 3109     ; 136      ; 28       ; 16       ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; KEY[1]                                        ; FSMExecute:FSMExecute|stop_operation_finished ; 28       ; 0        ; 0        ; 0        ;
; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]                                        ; 4092     ; 27       ; 1        ; 1        ;
; KEY[1]                                        ; KEY[1]                                        ; 3109     ; 136      ; 28       ; 16       ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 173   ; 173  ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 364   ; 364  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Nov 20 15:45:03 2013
Info: Command: quartus_sta multicycle -c multicycle
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "FSMExecute|PCSel|combout" is a latch
    Warning (335094): Node "FSMExecute|ALU2[2]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALUop[0]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALUop[1]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALU_in1_mux_ctrl[0]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALU2[1]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALU2[0]|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'multicycle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[1] KEY[1]
    Info (332105): create_clock -period 1.000 -name FSMExecute:FSMExecute|stop_operation_finished FSMExecute:FSMExecute|stop_operation_finished
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.514
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.514      -395.299 KEY[1] 
    Info (332119):    -1.582       -10.305 FSMExecute:FSMExecute|stop_operation_finished 
Info (332146): Worst-case hold slack is -2.473
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.473       -27.932 KEY[1] 
    Info (332119):     0.919         0.000 FSMExecute:FSMExecute|stop_operation_finished 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -366.222 KEY[1] 
    Info (332119):     0.500         0.000 FSMExecute:FSMExecute|stop_operation_finished 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 82 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.303
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.303      -135.708 KEY[1] 
    Info (332119):    -0.253        -1.275 FSMExecute:FSMExecute|stop_operation_finished 
Info (332146): Worst-case hold slack is -1.516
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.516       -22.988 KEY[1] 
    Info (332119):     0.495         0.000 FSMExecute:FSMExecute|stop_operation_finished 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -366.222 KEY[1] 
    Info (332119):     0.500         0.000 FSMExecute:FSMExecute|stop_operation_finished 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 420 megabytes
    Info: Processing ended: Wed Nov 20 15:45:10 2013
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


