vlib work
# Library mux_n_m_1_types
vcom "D:/Workspace/Microelectronics/DLX/simulation/components/muxes/mux_n_m_1_types.vhd"
# Library my_arith_functions
vcom "D:/Workspace/Microelectronics/DLX/simulation/packages/my_arith_functions.vhd"
# Entity not_gate
vcom "D:/Workspace/Microelectronics/DLX/simulation/components/gates/not_gate.vhd"
# Entity or_gate
vcom "D:/Workspace/Microelectronics/DLX/simulation/components/gates/or_gate.vhd"
# Entity and_gate
vcom "D:/Workspace/Microelectronics/DLX/simulation/components/gates/and_gate.vhd"
# Entity mux_n_2_1
vcom "D:/Workspace/Microelectronics/DLX/simulation/components/muxes/mux_n_2_1.vhd"
# Entity mux_n_m_1
vcom "D:/Workspace/Microelectronics/DLX/simulation/components/muxes/mux_n_m_1.vhd"
