INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'songqij' on host 'antares.seas.upenn.edu' (Linux_x86_64 version 6.4.0-150600.23.25-default) on Thu Nov 28 18:40:55 EST 2024
INFO: [HLS 200-10] On os "openSUSE Leap 15.6"
INFO: [HLS 200-10] In directory '/mnt/castor/seas_home/s/songqij/ese532_code/project'
Sourcing Tcl script '/mnt/castor/seas_home/s/songqij/ese532_code/project/final_project/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project final_project 
INFO: [HLS 200-10] Opening project '/mnt/castor/seas_home/s/songqij/ese532_code/project/final_project'.
INFO: [HLS 200-1510] Running: set_top lzw 
INFO: [HLS 200-1510] Running: add_files vitis/lzw.cpp 
INFO: [HLS 200-10] Adding design file 'vitis/lzw.cpp' to the project
INFO: [HLS 200-1510] Running: add_files vitis/lzw.h 
INFO: [HLS 200-10] Adding design file 'vitis/lzw.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb vitis/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file 'vitis/testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/mnt/castor/seas_home/s/songqij/ese532_code/project/final_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/songqij/ese532_code/project/Server/p3/lzw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/songqij/ese532_code/project/Server/p3/lzw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw lzw 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../vitis/testbench.cpp in debug mode
   Compiling ../../../../vitis/lzw.cpp in debug mode
   Generating csim.exe
Our message is: WYS*WYGWYS*WYSWYSG

code_word is 87
code_word is 89
code_word is 83
code_word is 42
code_word is 256
code_word is 71
code_word is 256
code_word is 258
code_word is 262
code_word is 262
code_word is 71
The compressed output stream is: 2 184 22 64 166 2 160 128 1 28 32 1 2 8 48 65 128 142 
Compressed size: 18 bytes
Original size: 18 bytes
Compression ratio: 1
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.24 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.53 seconds; current allocated memory: 208.282 MB.
