git clone --depth 1 --no-tags https://github.com/ChungChenWei/CA2020_RISK-V_project2.git f:/verilog_sva_gh_scraper/data/full_repos/323676663
git clone --depth 1 --no-tags https://github.com/santhosh-raghul/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/328264915
git clone --depth 1 --no-tags https://github.com/VinhTA-Computer-Master/VerilogHDL-Divide_by_3.git f:/verilog_sva_gh_scraper/data/full_repos/321845452
git clone --depth 1 --no-tags https://github.com/aia39/Arithmetic-Logic-Unit-ALU-Design-and-Simulation-In-Verilog-and-Proteus.git f:/verilog_sva_gh_scraper/data/full_repos/323431047
git clone --depth 1 --no-tags https://github.com/zbs9804/Whole-process-design-of-digital-and-analog-circuits.git f:/verilog_sva_gh_scraper/data/full_repos/322811083
git clone --depth 1 --no-tags https://github.com/pbaral5/Implementation-of-ANN-to-predict-Handwritten-Language-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/326913836
git clone --depth 1 --no-tags https://github.com/Mcc748/FPGA_item.git f:/verilog_sva_gh_scraper/data/full_repos/324689784
git clone --depth 1 --no-tags https://github.com/hust-gaoyujing/E200.git f:/verilog_sva_gh_scraper/data/full_repos/323541000
git clone --depth 1 --no-tags https://github.com/quangphan2405/VLA.git f:/verilog_sva_gh_scraper/data/full_repos/323463112
git clone --depth 1 --no-tags https://github.com/vladshup/ub1amz_v05.git f:/verilog_sva_gh_scraper/data/full_repos/328364994
git clone --depth 1 --no-tags https://github.com/diamond2nv/Basys3HexaDisplay.git f:/verilog_sva_gh_scraper/data/full_repos/327044996
git clone --depth 1 --no-tags https://github.com/abdallah-elsawy/7-4-Hamming-code.git f:/verilog_sva_gh_scraper/data/full_repos/327389255
git clone --depth 1 --no-tags https://github.com/mattvenn/part3_intro.git f:/verilog_sva_gh_scraper/data/full_repos/330692043
git clone --depth 1 --no-tags https://github.com/develone/iverilog-examples.git f:/verilog_sva_gh_scraper/data/full_repos/327902098
git clone --depth 1 --no-tags https://github.com/HamedGhoochanian/Single-cycle-mips.git f:/verilog_sva_gh_scraper/data/full_repos/328935742
git clone --depth 1 --no-tags https://github.com/zettasticks/Bdd-Fpga.git f:/verilog_sva_gh_scraper/data/full_repos/325832017
git clone --depth 1 --no-tags https://github.com/ChrisUSC/EE457_exercises.git f:/verilog_sva_gh_scraper/data/full_repos/322035841
git clone --depth 1 --no-tags https://github.com/zhengyanghan28/FlowNet.git f:/verilog_sva_gh_scraper/data/full_repos/322004421
git clone --depth 1 --no-tags https://github.com/VinhTA-Computer-Master/VerilogHDL-4x16_Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/321843348
git clone --depth 1 --no-tags https://github.com/miamedra2/Transceiver_zcu102_adrv9009_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/323712756
git clone --depth 1 --no-tags https://github.com/Madhu-balaji-01/MemoryGame.git f:/verilog_sva_gh_scraper/data/full_repos/329578692
git clone --depth 1 --no-tags https://github.com/pradyumnac26/Cellular-Automation-Rule-05.git f:/verilog_sva_gh_scraper/data/full_repos/330126045
git clone --depth 1 --no-tags https://github.com/pradyumnac26/LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/330125609
git clone --depth 1 --no-tags https://github.com/FPGA-Systems/vga-basic.git f:/verilog_sva_gh_scraper/data/full_repos/330416510
git clone --depth 1 --no-tags https://github.com/ain1084/dual_clock_buffer.git f:/verilog_sva_gh_scraper/data/full_repos/330972036
git clone --depth 1 --no-tags https://github.com/VinhTA-Computer-Master/VerilogHDL-GCD.git f:/verilog_sva_gh_scraper/data/full_repos/321854913
git clone --depth 1 --no-tags https://github.com/Zy8712/Computer-Organization-Course.git f:/verilog_sva_gh_scraper/data/full_repos/325182746
git clone --depth 1 --no-tags https://github.com/Mohanito/RISCy-Business.git f:/verilog_sva_gh_scraper/data/full_repos/326288443
git clone --depth 1 --no-tags https://github.com/lskating/convolutionVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/324743804
git clone --depth 1 --no-tags https://github.com/abdallah-elsawy/15-11-Hamming-code.git f:/verilog_sva_gh_scraper/data/full_repos/327407948
git clone --depth 1 --no-tags https://github.com/Kronight/Computer-Composition-Design.git f:/verilog_sva_gh_scraper/data/full_repos/324134163
git clone --depth 1 --no-tags https://github.com/L4rralde/Arquitectura-de-Procesadores.git f:/verilog_sva_gh_scraper/data/full_repos/323429458
git clone --depth 1 --no-tags https://github.com/mennyt11/SaCriWaB.git f:/verilog_sva_gh_scraper/data/full_repos/326390724
git clone --depth 1 --no-tags https://github.com/agn77/SoC_NiosII.git f:/verilog_sva_gh_scraper/data/full_repos/327207434
git clone --depth 1 --no-tags https://github.com/Icefoxzhx/Exhalation.git f:/verilog_sva_gh_scraper/data/full_repos/325478315
git clone --depth 1 --no-tags https://github.com/samyakjain5559/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/325458229
git clone --depth 1 --no-tags https://github.com/giomate/AnalogDevices.git f:/verilog_sva_gh_scraper/data/full_repos/326362048
git clone --depth 1 --no-tags https://github.com/mattvenn/formal_timer.git f:/verilog_sva_gh_scraper/data/full_repos/330468998
git clone --depth 1 --no-tags https://github.com/HamedGhoochanian/mips-pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/328932817
git clone --depth 1 --no-tags https://github.com/PrashanthHC16/Audio-Synthesizer-on-Xilinx-FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/330225499
git clone --depth 1 --no-tags https://github.com/ShamsElgohary/PCI-Target.git f:/verilog_sva_gh_scraper/data/full_repos/330268157
git clone --depth 1 --no-tags https://github.com/Jackhuang-code/riscv_core.git f:/verilog_sva_gh_scraper/data/full_repos/325436296
git clone --depth 1 --no-tags https://github.com/Liang-Z8/Mips_CPU-with-Tomasulo.git f:/verilog_sva_gh_scraper/data/full_repos/329973914
git clone --depth 1 --no-tags https://github.com/lowlander/riscv_soc.git f:/verilog_sva_gh_scraper/data/full_repos/326386070
git clone --depth 1 --no-tags https://github.com/LittleLemon666/Overcook.git f:/verilog_sva_gh_scraper/data/full_repos/322466491
git clone --depth 1 --no-tags https://github.com/pybfms/pybfms-spi.git f:/verilog_sva_gh_scraper/data/full_repos/323759866
git clone --depth 1 --no-tags https://github.com/AntwanEmil/PCI-SLAVE.git f:/verilog_sva_gh_scraper/data/full_repos/331091035
git clone --depth 1 --no-tags https://github.com/yuex1994/hier_soc.git f:/verilog_sva_gh_scraper/data/full_repos/329312228
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/FIFO-64bit.git f:/verilog_sva_gh_scraper/data/full_repos/324136277
git clone --depth 1 --no-tags https://github.com/eda-lab/QR_Codes_Decoding_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/324165097
git clone --depth 1 --no-tags https://github.com/Sayed-Abdul-Monem/11-15-Hamming-Encoder-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/329636689
git clone --depth 1 --no-tags https://github.com/vmazashvili/HW8-Decoder-Control.git f:/verilog_sva_gh_scraper/data/full_repos/322913213
git clone --depth 1 --no-tags https://github.com/shalan/EL2_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/325953812
git clone --depth 1 --no-tags https://github.com/abdelazeem201/ASIC-Implementation-of-a-Cruise-Control-System-.git f:/verilog_sva_gh_scraper/data/full_repos/323139389
git clone --depth 1 --no-tags https://github.com/prateekagrawaliiit/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/328228975
git clone --depth 1 --no-tags https://github.com/widcardw/Clock.git f:/verilog_sva_gh_scraper/data/full_repos/327296244
git clone --depth 1 --no-tags https://github.com/vnegnev/flocra_system.git f:/verilog_sva_gh_scraper/data/full_repos/328153145
git clone --depth 1 --no-tags https://github.com/DanielIrons/mips_processor.git f:/verilog_sva_gh_scraper/data/full_repos/327091467
git clone --depth 1 --no-tags https://github.com/lancelotxk/FMA.git f:/verilog_sva_gh_scraper/data/full_repos/330888932
git clone --depth 1 --no-tags https://github.com/landoty/apb-slave.git f:/verilog_sva_gh_scraper/data/full_repos/329202759
git clone --depth 1 --no-tags https://github.com/VasilyMarkov/UART.git f:/verilog_sva_gh_scraper/data/full_repos/324787958
git clone --depth 1 --no-tags https://github.com/pulpannie/riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/324327254
git clone --depth 1 --no-tags https://github.com/craigjb/BFFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/325667654
git clone --depth 1 --no-tags https://github.com/Fisheep1207/CA-project2.git f:/verilog_sva_gh_scraper/data/full_repos/325734520
git clone --depth 1 --no-tags https://github.com/Aoi-cn/Single_Cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/326609070
git clone --depth 1 --no-tags https://github.com/vibsaa/OpenSource_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/323561293
git clone --depth 1 --no-tags https://github.com/liuzikai/FPGA-Boxhead.git f:/verilog_sva_gh_scraper/data/full_repos/328648446
git clone --depth 1 --no-tags https://github.com/ruby5487/Tetris-Verilog-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/329804745
git clone --depth 1 --no-tags https://github.com/suoglu/Simple-UART.git f:/verilog_sva_gh_scraper/data/full_repos/322146550
git clone --depth 1 --no-tags https://github.com/fedemic/ISA_2020_Group_09_Lab_3.git f:/verilog_sva_gh_scraper/data/full_repos/328155243
git clone --depth 1 --no-tags https://github.com/emrdagkusu/digital-design-vdhl.git f:/verilog_sva_gh_scraper/data/full_repos/325106588
git clone --depth 1 --no-tags https://github.com/Mohammed-CE/5-bits-input-ALU-using-Magic.git f:/verilog_sva_gh_scraper/data/full_repos/328197674
git clone --depth 1 --no-tags https://github.com/chrismoon-code/Memory-game-on-the-DE10-lite.git f:/verilog_sva_gh_scraper/data/full_repos/329374944
git clone --depth 1 --no-tags https://github.com/D3r3k23/Blackboard-Servo.git f:/verilog_sva_gh_scraper/data/full_repos/323220880
git clone --depth 1 --no-tags https://github.com/Art2Live/128-p-11-bit-FFT.git f:/verilog_sva_gh_scraper/data/full_repos/322683692
git clone --depth 1 --no-tags https://github.com/wakaba123/computer-composing.git f:/verilog_sva_gh_scraper/data/full_repos/321953898
git clone --depth 1 --no-tags https://github.com/18520381/Inverse_Matrix.git f:/verilog_sva_gh_scraper/data/full_repos/321900842
git clone --depth 1 --no-tags https://github.com/KareimGazer/PCI_Target_Device.git f:/verilog_sva_gh_scraper/data/full_repos/330124273
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_gamegear.git f:/verilog_sva_gh_scraper/data/full_repos/329914538
git clone --depth 1 --no-tags https://github.com/LDelhez/verilog-tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/330806138
git clone --depth 1 --no-tags https://github.com/GVictorsd/MyMos6502.git f:/verilog_sva_gh_scraper/data/full_repos/327041127
git clone --depth 1 --no-tags https://github.com/itspacchu/College-lab-project-files.git f:/verilog_sva_gh_scraper/data/full_repos/328313210
git clone --depth 1 --no-tags https://github.com/guagnanomichele6/isa16_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/325564420
git clone --depth 1 --no-tags https://github.com/Kiran1689/Non-restoring-division-algorithm-for-unsigned-integer.git f:/verilog_sva_gh_scraper/data/full_repos/324567456
git clone --depth 1 --no-tags https://github.com/sliuCN/AD9361_spi.git f:/verilog_sva_gh_scraper/data/full_repos/327807144
git clone --depth 1 --no-tags https://github.com/Daniel-GGB/DigitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/330841797
git clone --depth 1 --no-tags https://github.com/kunkun9811/final_cse141L.git f:/verilog_sva_gh_scraper/data/full_repos/323000294
git clone --depth 1 --no-tags https://github.com/Shine0417/CA2020-Project2.git f:/verilog_sva_gh_scraper/data/full_repos/325487175
git clone --depth 1 --no-tags https://github.com/sstelfox/tinyfpga-bx-testing.git f:/verilog_sva_gh_scraper/data/full_repos/324321404
git clone --depth 1 --no-tags https://github.com/mukulgarg015/VGA-Graphics-using-Basys-3-FPGA-Board.git f:/verilog_sva_gh_scraper/data/full_repos/324787178
git clone --depth 1 --no-tags https://github.com/gerrifox28/4x4-Matrix-Keypad-Tone-Generator-with-Rotating-Text-Display.git f:/verilog_sva_gh_scraper/data/full_repos/326827996
git clone --depth 1 --no-tags https://github.com/gitzhangzhao/OpenEVR.git f:/verilog_sva_gh_scraper/data/full_repos/328847398
git clone --depth 1 --no-tags https://github.com/makharadzemisho/Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/323335772
git clone --depth 1 --no-tags https://github.com/ObsisMc/ddproject.git f:/verilog_sva_gh_scraper/data/full_repos/323343840
git clone --depth 1 --no-tags https://github.com/IwasakiYuuki/fpga-7segled-slot.git f:/verilog_sva_gh_scraper/data/full_repos/323911266
git clone --depth 1 --no-tags https://github.com/parthch10jun/FPGA_verilog_exercises.git f:/verilog_sva_gh_scraper/data/full_repos/326405199
git clone --depth 1 --no-tags https://github.com/kakbydima/ASICs.git f:/verilog_sva_gh_scraper/data/full_repos/326419118
git clone --depth 1 --no-tags https://github.com/Mcc748/2020_Summery.git f:/verilog_sva_gh_scraper/data/full_repos/325940675
git clone --depth 1 --no-tags https://github.com/animesh-sahu/16bit-adder.git f:/verilog_sva_gh_scraper/data/full_repos/325521251
git clone --depth 1 --no-tags https://github.com/aroshanineshat/SPI_Serializer.git f:/verilog_sva_gh_scraper/data/full_repos/322416912
