# Day 35 â€“ 4-bit Ring Counter

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-35_Ring_Counter  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling Style: Behavioral

---

## âœ… Description

A **4-bit Ring Counter** is implemented using a circular left shift operation.  
- It begins with only the LSB set to `1` on reset.
- With every clock pulse, the `1` shifts left.
- After MSB, the `1` wraps back to LSB â€” forming a ring.

### Sequence:
`0001 â†’ 0010 â†’ 0100 â†’ 1000 â†’ 0001 â†’ ...`

This type of counter is commonly used in:
- Finite state machines
- Digital sequence generation
- Traffic light systems

---

## ğŸ§ª Simulation

- 10ns clock
- Reset initializes to `0001`
- Observe 4-cycle ring repeat in waveform

---

## ğŸ“‚ Files Included

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
