/usr/bin/env time -v /home/jiayin/App/vtr/vpr/vpr Tong.xml dual_port_ram --circuit_file dual_port_ram.pre-vpr.blif --route_chan_width 8 --max_router_iterations 150
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+7be7cbe3d
Revision: v8.0.0-3332-g7be7cbe3d
Compiled: 2021-02-26T03:04:33
Compiler: GNU 9.3.0 on Linux-5.8.0-44-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/jiayin/App/vtr/vpr/vpr Tong.xml dual_port_ram --circuit_file dual_port_ram.pre-vpr.blif --route_chan_width 8 --max_router_iterations 150


Architecture file: Tong.xml
Circuit name: dual_port_ram

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 15.7 MiB, delta_rss +1.3 MiB)
# Building complex block graph
# Building complex block graph took 0.00 seconds (max_rss 15.7 MiB, delta_rss +0.0 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 15.7 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 15.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 15.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 15.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 42
    .input :       9
    .latch :      12
    .output:       3
    5-LUT  :      18
  Nets  : 39
    Avg Fanout:     2.9
    Max Fanout:    12.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 153
  Timing Graph Edges: 225
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 15.7 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'dual_port_RAM^clk' Fanout: 12 pins (7.8%), 12 blocks (28.6%)
# Load Timing Constraints

SDC file 'dual_port_ram.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'dual_port_RAM^clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'dual_port_RAM^clk' Source: 'dual_port_RAM^clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 15.7 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: dual_port_ram.net
Circuit placement file: dual_port_ram.place
Circuit routing file: dual_port_ram.route
Circuit SDC file: dual_port_ram.sdc
Vpr floorplanning constraints file: 

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 8
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 8
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 150
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Begin packing 'dual_port_ram.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 42, total nets: 39, total inputs: 9, total outputs: 3
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Not enough resources expand FPGA size to (10 x 10)
Complex block 0: 'n23' (clb) .
Complex block 1: 'n28' (clb) .
Complex block 2: 'n33' (clb) .
Complex block 3: 'n38' (clb) .
Complex block 4: 'n43' (clb) .
Complex block 5: 'n48' (clb) .
Complex block 6: 'n53' (clb) .
Complex block 7: 'n58' (clb) .
Complex block 8: 'n63' (clb) .
Complex block 9: 'n68' (clb) .
Complex block 10: 'n73' (clb) .
Complex block 11: 'n78' (clb) .
Complex block 12: 'n52' (clb) .
Complex block 13: 'n54_1' (clb) .
Complex block 14: 'n56' (clb) .
Complex block 15: 'dual_port_RAM^dout~0' (clb) .
Complex block 16: 'dual_port_RAM^dout~1' (clb) .
Complex block 17: 'dual_port_RAM^dout~2' (clb) .
Complex block 18: 'out:dual_port_RAM^dout~0' (io) .
Complex block 19: 'out:dual_port_RAM^dout~1' (io) .
Complex block 20: 'out:dual_port_RAM^dout~2' (io) .
Complex block 21: 'dual_port_RAM^clk' (io) .
Complex block 22: 'dual_port_RAM^we' (io) .
Complex block 23: 'dual_port_RAM^addr_wr~0' (io) .
Complex block 24: 'dual_port_RAM^addr_wr~1' (io) .
Complex block 25: 'dual_port_RAM^addr_rd~0' (io) .
Complex block 26: 'dual_port_RAM^addr_rd~1' (io) .
Complex block 27: 'dual_port_RAM^din~0' (io) .
Complex block 28: 'dual_port_RAM^din~1' (io) .
Complex block 29: 'dual_port_RAM^din~2' (io) .
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 12, average # input + clock pins used: 0.25, average # output pins used: 0.75
	clb: # blocks: 18, average # input + clock pins used: 4.83333, average # output pins used: 1
Absorbed logical nets 12 out of 39 nets, 27 nets not absorbed.
Incr Slack updates 1 in 3.547e-06 sec
Full Max Req/Worst Slack updates 1 in 1.212e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.186e-06 sec
FPGA sized to 10 x 10 (Fixed_Layout_Tong)
Device Utilization: 0.30 (target 1.00)
	Block Utilization: 0.38 Type: io
	Block Utilization: 0.28 Type: clb


Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 16.4 MiB, delta_rss +0.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'dual_port_ram.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.009115 seconds).
Warning 1: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.01 seconds (max_rss 16.5 MiB, delta_rss +0.0 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 27
Netlist num_blocks: 30
Netlist EMPTY blocks: 0.
Netlist io blocks: 12.
Netlist clb blocks: 18.
Netlist inputs pins: 9
Netlist output pins: 3


Pb types usage...
  io        : 12
   inpad    : 9
   outpad   : 3
  clb       : 18
   flut5    : 18
    lut5    : 18
     lut    : 18
    ff      : 12

# Create Device
## Build Device Grid
FPGA sized to 10 x 10: 100 grid tiles (Fixed_Layout_Tong)

Resource usage...
	Netlist
		12	blocks of type: io
	Architecture
		32	blocks of type: io
	Netlist
		18	blocks of type: clb
	Architecture
		64	blocks of type: clb

Device Utilization: 0.30 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.38 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.28 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 16.6 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
## Build routing resource graph took 0.00 seconds (max_rss 17.0 MiB, delta_rss +0.4 MiB)
  RR Graph Nodes: 1920
  RR Graph Edges: 5168
# Create Device took 0.00 seconds (max_rss 17.0 MiB, delta_rss +0.4 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.00 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.00 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.00 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
## Initial Placement took 0.00 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)

There are 78 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 299

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 37.4272 td_cost: 2.44034e-08
Initial placement estimated Critical Path Delay (CPD): 2.75124 ns
Initial placement estimated setup Total Negative Slack (sTNS): -21.2832 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -2.75124 ns

Initial placement estimated setup slack histogram:
[ -2.8e-09: -2.6e-09) 1 (  6.7%) |*******
[ -2.6e-09: -2.4e-09) 1 (  6.7%) |*******
[ -2.4e-09: -2.2e-09) 1 (  6.7%) |*******
[ -2.2e-09:   -2e-09) 0 (  0.0%) |
[   -2e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.5e-09) 2 ( 13.3%) |**************
[ -1.5e-09: -1.3e-09) 3 ( 20.0%) |*********************
[ -1.3e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09:   -9e-10) 7 ( 46.7%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 46
Warning 3: Starting t: 27 of 30 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 6.7e-01   0.982      36.38 2.334e-08    2.619      -20.8   -2.619   0.978  0.0257    9.0     1.00        46  0.200
   2    0.0 3.4e-01   0.958      34.60 2.1195e-08   2.827      -21.6   -2.827   0.848  0.0266    9.0     1.00        92  0.500
   3    0.0 3.0e-01   1.004      33.97 2.0887e-08   2.827      -19.8   -2.827   0.935  0.0226    9.0     1.00       138  0.900
   4    0.0 2.7e-01   0.955      33.89 2.1148e-08   2.920      -21.9   -2.920   0.913  0.0187    9.0     1.00       184  0.900
   5    0.0 2.4e-01   0.978      34.34 2.178e-08    2.694      -21.1   -2.694   0.913  0.0164    9.0     1.00       230  0.900
   6    0.0 2.2e-01   0.988      34.92 1.9591e-08   2.925      -20.8   -2.925   0.978  0.0277    9.0     1.00       276  0.900
   7    0.0 1.1e-01   1.002      35.80 2.1693e-08   2.544      -19.8   -2.544   0.870  0.0283    9.0     1.00       322  0.500
   8    0.0 9.9e-02   0.980      34.93 2.2647e-08   2.525      -20.4   -2.525   1.000  0.0357    9.0     1.00       368  0.900
   9    0.0 5.0e-02   0.990      33.46 2.0142e-08   2.601      -18.5   -2.601   0.826  0.0256    9.0     1.00       414  0.500
  10    0.0 4.5e-02   1.011      33.26 2.2164e-08   2.469      -19.9   -2.469   0.848  0.0255    9.0     1.00       460  0.900
  11    0.0 4.0e-02   0.928      31.52 2.0134e-08   2.751      -20.4   -2.751   0.783  0.0392    9.0     1.00       506  0.900
  12    0.0 3.8e-02   1.016      29.85 2.3578e-08   2.019      -19.5   -2.019   0.739  0.0181    9.0     1.00       552  0.950
  13    0.0 3.6e-02   0.944      30.34 2.0683e-08   2.074      -17.7   -2.074   0.717  0.0225    9.0     1.00       598  0.950
  14    0.0 3.4e-02   1.017      31.02 2.1512e-08   2.167      -18.4   -2.167   0.848  0.0096    9.0     1.00       644  0.950
  15    0.0 3.1e-02   1.002      31.96 2.0895e-08   2.318      -19.2   -2.318   0.717  0.0254    9.0     1.00       690  0.900
  16    0.0 2.9e-02   0.929      30.41 2.0228e-08   2.393      -19.3   -2.393   0.761  0.0274    9.0     1.00       736  0.950
  17    0.0 2.8e-02   1.026      30.24 2.1383e-08   2.300        -18   -2.300   0.739  0.0281    9.0     1.00       782  0.950
  18    0.0 2.7e-02   0.981      30.25 2.2107e-08   2.243        -19   -2.243   0.717  0.0114    9.0     1.00       828  0.950
  19    0.0 2.5e-02   0.995      31.32 2.0115e-08   2.469      -19.2   -2.469   0.717  0.0148    9.0     1.00       874  0.950
  20    0.0 2.4e-02   0.937      30.24 2.0272e-08   2.394        -19   -2.394   0.587  0.0410    9.0     1.00       920  0.950
  21    0.0 2.3e-02   0.999      28.47 1.8352e-08   2.394      -17.5   -2.394   0.609  0.0302    9.0     1.00       966  0.950
  22    0.0 2.2e-02   1.059      29.28 2.0837e-08   2.243      -18.1   -2.243   0.717  0.0213    9.0     1.00      1012  0.950
  23    0.0 2.1e-02   0.957      29.77 2.266e-08    2.224      -19.8   -2.224   0.652  0.0240    9.0     1.00      1058  0.950
  24    0.0 2.0e-02   1.015      31.14 2.2817e-08   2.149      -18.6   -2.149   0.826  0.0291    9.0     1.00      1104  0.950
  25    0.0 1.8e-02   0.947      29.30 2.2434e-08   1.942      -18.9   -1.942   0.717  0.0210    9.0     1.00      1150  0.900
  26    0.0 1.7e-02   0.893      28.83 1.6512e-08   2.525      -17.7   -2.525   0.761  0.0433    9.0     1.00      1196  0.950
  27    0.0 1.6e-02   1.012      25.62 1.7118e-08   2.375      -18.3   -2.375   0.630  0.0211    9.0     1.00      1242  0.950
  28    0.0 1.5e-02   1.012      26.41 2.0483e-08   1.924      -17.6   -1.924   0.500  0.0308    9.0     1.00      1288  0.950
  29    0.0 1.4e-02   1.066      28.14 2.1849e-08   1.792      -17.7   -1.792   0.739  0.0199    9.0     1.00      1334  0.950
  30    0.0 1.4e-02   0.962      26.55 1.8671e-08   2.243        -18   -2.243   0.587  0.0218    9.0     1.00      1380  0.950
  31    0.0 1.3e-02   1.016      26.35 1.9521e-08   2.092      -17.5   -2.092   0.478  0.0249    9.0     1.00      1426  0.950
  32    0.0 1.2e-02   1.009      27.20 2.03e-08     2.074      -17.9   -2.074   0.630  0.0175    9.0     1.00      1472  0.950
  33    0.0 1.2e-02   0.975      27.08 1.8898e-08   2.074      -16.8   -2.074   0.500  0.0388    9.0     1.00      1518  0.950
  34    0.0 1.1e-02   0.965      24.57 1.7684e-08   1.942        -17   -1.942   0.478  0.0100    9.0     1.00      1564  0.950
  35    0.0 1.1e-02   0.998      24.74 1.8551e-08   1.867      -15.7   -1.867   0.435  0.0187    9.0     1.00      1610  0.950
  36    0.0 1.0e-02   1.004      25.36 1.6756e-08   2.149      -15.8   -2.149   0.522  0.0162    9.0     1.04      1656  0.950
  37    0.0 9.5e-03   0.966      24.47 1.7766e-08   1.998      -16.7   -1.998   0.413  0.0149    9.0     1.00      1702  0.950
  38    0.0 9.0e-03   1.005      24.92 1.6127e-08   1.923      -16.1   -1.923   0.457  0.0179    8.8     1.21      1748  0.950
  39    0.0 8.6e-03   0.972      24.74 1.6083e-08   2.074      -16.3   -2.074   0.348  0.0184    8.9     1.09      1794  0.950
  40    0.0 8.1e-03   0.995      25.43 9.2072e-09   2.243      -16.2   -2.243   0.478  0.0151    8.1     1.80      1840  0.950
  41    0.0 7.7e-03   0.973      24.83 1.7045e-08   1.641        -17   -1.641   0.522  0.0127    8.4     1.53      1886  0.950
  42    0.0 7.4e-03   0.982      23.97 1.9863e-08   1.773      -17.4   -1.773   0.326  0.0135    9.0     1.00      1932  0.950
  43    0.0 7.0e-03   0.993      24.42 1.1357e-08   1.942      -16.2   -1.942   0.435  0.0173    8.0     1.90      1978  0.950
  44    0.0 6.6e-03   0.967      23.30 1.0626e-08   1.999      -17.1   -1.999   0.348  0.0187    7.9     1.93      2024  0.950
  45    0.0 6.3e-03   0.991      23.71 9.8602e-09   1.773      -15.9   -1.773   0.304  0.0075    7.2     2.57      2070  0.950
  46    0.0 6.0e-03   0.974      23.35 8.7956e-09   1.716      -16.1   -1.716   0.304  0.0119    6.2     3.43      2116  0.950
  47    0.0 5.7e-03   0.988      23.36 6.8318e-09   1.773      -15.6   -1.773   0.348  0.0076    5.4     4.17      2162  0.950
  48    0.0 5.4e-03   0.958      23.06 4.7558e-09   1.848      -15.8   -1.848   0.326  0.0189    4.9     4.60      2208  0.950
  49    0.0 5.1e-03   1.000      22.30 4.3728e-09   1.793      -15.6   -1.793   0.283  0.0052    4.3     5.09      2254  0.950
  50    0.0 4.9e-03   1.004      22.78 4.9461e-09   1.793      -15.6   -1.793   0.217  0.0066    3.6     5.68      2300  0.950
  51    0.0 4.6e-03   0.976      22.36 3.8933e-09   1.848      -15.9   -1.848   0.370  0.0228    2.8     6.39      2346  0.950
  52    0.0 4.4e-03   0.968      21.72 3.3525e-09   1.923      -15.6   -1.923   0.217  0.0147    2.6     6.57      2392  0.950
  53    0.0 4.2e-03   0.981      21.48 5.4938e-09   1.717      -15.8   -1.717   0.196  0.0137    2.0     7.08      2438  0.950
  54    0.0 4.0e-03   0.975      21.28 2.6575e-09   1.848      -15.4   -1.848   0.370  0.0229    1.5     7.52      2484  0.950
  55    0.0 3.8e-03   1.000      21.57 3.8677e-09   1.622      -15.4   -1.622   0.391  0.0101    1.4     7.62      2530  0.950
  56    0.0 3.6e-03   0.990      21.30 4.4865e-09   1.717        -17   -1.717   0.261  0.0078    1.4     7.68      2576  0.950
  57    0.0 3.4e-03   0.984      20.73 3.678e-09    1.792        -16   -1.792   0.348  0.0099    1.1     7.89      2622  0.950
  58    0.0 3.2e-03   0.991      20.41 3.6335e-09   1.717      -15.7   -1.717   0.500  0.0141    1.0     7.98      2668  0.950
  59    0.0 3.1e-03   1.000      19.89 4.0442e-09   1.716        -16   -1.716   0.196  0.0021    1.1     7.93      2714  0.950
  60    0.0 2.9e-03   0.998      19.86 4.2473e-09   1.717      -16.1   -1.717   0.239  0.0021    1.0     8.00      2760  0.950
  61    0.0 2.8e-03   0.997      19.67 4.1275e-09   1.717        -16   -1.717   0.304  0.0044    1.0     8.00      2806  0.950
  62    0.0 2.6e-03   0.999      19.69 4.2792e-09   1.717        -16   -1.717   0.370  0.0051    1.0     8.00      2852  0.950
  63    0.0 2.5e-03   0.997      19.53 4.0796e-09   1.717      -16.1   -1.717   0.196  0.0021    1.0     8.00      2898  0.950
  64    0.0 2.4e-03   1.000      19.71 4.0839e-09   1.717        -16   -1.717   0.391  0.0027    1.0     8.00      2944  0.950
  65    0.0 2.3e-03   0.988      19.72 4.09e-09     1.717      -15.6   -1.717   0.239  0.0024    1.0     8.00      2990  0.950
  66    0.0 2.1e-03   0.998      20.07 3.4568e-09   1.716      -15.4   -1.716   0.478  0.0032    1.0     8.00      3036  0.950
  67    0.0 2.0e-03   0.989      20.22 3.2528e-09   1.716      -16.8   -1.716   0.522  0.0059    1.0     7.97      3082  0.950
  68    0.0 1.9e-03   0.995      20.61 3.2855e-09   1.698      -16.4   -1.698   0.304  0.0052    1.1     7.89      3128  0.950
  69    0.0 1.8e-03   1.000      20.46 4.6063e-09   1.566      -15.9   -1.566   0.239  0.0084    1.0     8.00      3174  0.950
  70    0.0 1.7e-03   0.991      20.49 3.799e-09    1.641        -16   -1.641   0.304  0.0060    1.0     8.00      3220  0.950
  71    0.0 1.7e-03   0.977      20.26 2.6048e-09   1.697      -15.9   -1.697   0.326  0.0162    1.0     8.00      3266  0.950
  72    0.0 1.6e-03   0.996      19.96 2.7048e-09   1.641      -15.8   -1.641   0.239  0.0066    1.0     8.00      3312  0.950
  73    0.0 1.5e-03   0.986      19.87 2.6157e-09   1.641      -15.7   -1.641   0.196  0.0045    1.0     8.00      3358  0.950
  74    0.0 1.4e-03   0.986      19.71 2.9125e-09   1.622      -15.4   -1.622   0.239  0.0080    1.0     8.00      3404  0.950
  75    0.0 1.4e-03   0.981      19.83 2.6128e-09   1.641      -15.5   -1.641   0.174  0.0128    1.0     8.00      3450  0.950
  76    0.0 1.3e-03   0.991      19.97 2.8965e-09   1.565      -15.4   -1.565   0.326  0.0057    1.0     8.00      3496  0.950
  77    0.0 1.2e-03   0.982      20.06 4.177e-09    1.491      -15.3   -1.491   0.261  0.0041    1.0     8.00      3542  0.950
  78    0.0 1.2e-03   0.986      20.13 3.6492e-09   1.490      -15.2   -1.490   0.130  0.0052    1.0     8.00      3588  0.950
  79    0.0 9.3e-04   0.995      20.13 3.7174e-09   1.490      -15.2   -1.490   0.174  0.0059    1.0     8.00      3634  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=20.1341, TD costs=3.75642e-09, CPD=  1.490 (ns) 
  80    0.0 8.8e-04   0.988      20.22 3.6512e-09   1.490      -15.2   -1.490   0.261  0.0072    1.0     8.00      3680  0.950
  81    0.0 8.4e-04   0.994      20.31 3.4721e-09   1.490      -15.1   -1.490   0.109  0.0075    1.0     8.00      3726  0.950
  82    0.0 6.7e-04   0.989      20.31 3.4967e-09   1.490      -15.4   -1.490   0.109  0.0054    1.0     8.00      3772  0.800
  83    0.0 5.4e-04   0.993      20.19 3.5486e-09   1.490      -15.4   -1.490   0.239  0.0071    1.0     8.00      3818  0.800
  84    0.0 5.1e-04   0.986      20.07 3.7222e-09   1.490      -15.1   -1.490   0.283  0.0061    1.0     8.00      3864  0.950
  85    0.0 4.8e-04   0.989      20.06 3.7525e-09   1.490      -15.1   -1.490   0.217  0.0072    1.0     8.00      3910  0.950
  86    0.0 4.6e-04   0.989      20.06 3.7569e-09   1.490      -15.1   -1.490   0.283  0.0049    1.0     8.00      3956  0.950
  87    0.0 4.4e-04   0.988      20.06 3.8751e-09   1.490      -15.6   -1.490   0.109  0.0029    1.0     8.00      4002  0.950
  88    0.0 3.5e-04   0.984      20.05 3.8382e-09   1.490      -15.6   -1.490   0.217  0.0085    1.0     8.00      4048  0.800
  89    0.0 3.3e-04   0.993      19.94 3.7993e-09   1.490      -15.2   -1.490   0.109  0.0041    1.0     8.00      4094  0.950
  90    0.0 2.7e-04   0.983      19.86 2.9192e-09   1.565      -15.3   -1.565   0.152  0.0029    1.0     8.00      4140  0.800
  91    0.0 2.5e-04   0.988      19.86 2.9526e-09   1.565      -15.3   -1.565   0.109  0.0094    1.0     8.00      4186  0.950
  92    0.0 2.0e-04   0.981      19.86 2.9105e-09   1.565      -15.3   -1.565   0.174  0.0025    1.0     8.00      4232  0.800
  93    0.0 1.9e-04   0.989      19.97 2.9437e-09   1.565      -15.3   -1.565   0.174  0.0067    1.0     8.00      4278  0.950
  94    0.0 1.8e-04   0.993      19.99 3.7908e-09   1.490      -15.3   -1.490   0.196  0.0067    1.0     8.00      4324  0.950
  95    0.0 0.0e+00   0.991      19.99 3.7739e-09   1.490      -15.2   -1.490   0.174  0.0077    1.0     8.00      4370  0.950
## Placement Quench took 0.00 seconds (max_rss 17.0 MiB)
post-quench CPD = 1.48979 (ns) 

BB estimate of min-dist (placement) wire length: 160

Completed placement consistency check successfully.

Swaps called: 4400

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.48979 ns, Fmax: 671.236 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.48979 ns
Placement estimated setup Total Negative Slack (sTNS): -15.1832 ns

Placement estimated setup slack histogram:
[ -1.5e-09: -1.4e-09) 2 ( 13.3%) |*************************
[ -1.4e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 1 (  6.7%) |************
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09:   -1e-09) 1 (  6.7%) |************
[   -1e-09: -9.6e-10) 3 ( 20.0%) |*************************************
[ -9.6e-10: -8.9e-10) 4 ( 26.7%) |*************************************************
[ -8.9e-10: -8.3e-10) 4 ( 26.7%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: 1.48979 ns (671.236 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 1.48979 ns (671.236 MHz)

Placement cost: 0.976825, bb_cost: 19.9862, td_cost: 3.8422e-09, 

Placement resource usage:
  io  implemented as io : 12
  clb implemented as clb: 18

Placement number of temperatures: 95
Placement total # of swap attempts: 4400
	Swaps accepted: 1993 (45.3 %)
	Swaps rejected: 2136 (48.5 %)
	Swaps aborted :  271 ( 6.2 %)


Percentage of different move types:
	Uniform move: 28.95 % (acc=43.80 %, rej=56.20 %, aborted=0.00 %)
	Median move: 24.50 % (acc=43.14 %, rej=38.78 %, aborted=18.09 %)
	W. Centroid move: 24.25 % (acc=55.30 %, rej=40.96 %, aborted=3.75 %)
	Centroid move: 17.48 % (acc=47.07 %, rej=48.24 %, aborted=4.68 %)
	W. Median move: 0.05 % (acc=50.00 %, rej=50.00 %, aborted=0.00 %)
	Crit. Uniform move: 4.57 % (acc=8.46 %, rej=91.54 %, aborted=0.00 %)
	Feasible Region move: 0.20 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)

Placement Quench timing analysis took 2.737e-05 seconds (2.0297e-05 STA, 7.073e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00291888 seconds (0.00215324 STA, 0.000765644 slack) (97 full updates: 97 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 12 ( 13.3%) |*****************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4) 15 ( 16.7%) |************************************
[      0.4:      0.5) 11 ( 12.2%) |**************************
[      0.5:      0.6) 20 ( 22.2%) |************************************************
[      0.6:      0.7) 11 ( 12.2%) |**************************
[      0.7:      0.8)  3 (  3.3%) |*******
[      0.8:      0.9)  7 (  7.8%) |*****************
[      0.9:        1) 11 ( 12.2%) |**************************
## Initializing router criticalities took 0.00 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    1603      26      78      42 ( 2.188%)     138 (12.0%)    1.643     -15.90     -1.643      0.000      0.000      N/A
Incr Slack updates 97 in 0.000310025 sec
Full Max Req/Worst Slack updates 46 in 4.7418e-05 sec
Incr Max Req/Worst Slack updates 51 in 3.9688e-05 sec
Incr Criticality updates 25 in 7.9777e-05 sec
Full Criticality updates 72 in 0.00019887 sec
   2    0.0     0.5    0    1605      24      76      38 ( 1.979%)     141 (12.2%)    1.643     -15.83     -1.643      0.000      0.000      N/A
   3    0.0     0.6    0    1620      21      70      31 ( 1.615%)     148 (12.8%)    1.644     -15.90     -1.644      0.000      0.000      N/A
   4    0.0     0.8    0    1670      15      64      22 ( 1.146%)     152 (13.2%)    1.643     -15.98     -1.643      0.000      0.000      N/A
   5    0.0     1.1    0    1380      11      43      15 ( 0.781%)     159 (13.8%)    1.643     -16.28     -1.643      0.000      0.000      N/A
   6    0.0     1.4    0    1896      17      63      21 ( 1.094%)     165 (14.3%)    1.643     -16.28     -1.643      0.000      0.000      N/A
   7    0.0     1.9    0    1726      11      54      15 ( 0.781%)     175 (15.2%)    1.643     -16.73     -1.643      0.000      0.000      N/A
   8    0.0     2.4    0    1451      12      47      18 ( 0.938%)     177 (15.4%)    1.794     -16.65     -1.794      0.000      0.000      N/A
   9    0.0     3.1    0    1520       9      41      13 ( 0.677%)     177 (15.4%)    1.793     -17.25     -1.793      0.000      0.000      N/A
  10    0.0     4.1    0    2053      12      61       7 ( 0.365%)     176 (15.3%)    1.718     -17.18     -1.718      0.000      0.000       70
  11    0.0     5.3    0     748       9      22       9 ( 0.469%)     178 (15.5%)    1.851     -17.47     -1.851      0.000      0.000       19
  12    0.0     6.9    0    2080      12      47       5 ( 0.260%)     191 (16.6%)    1.870     -17.49     -1.870      0.000      0.000       22
  13    0.0     9.0    0     681       6      19       2 ( 0.104%)     192 (16.7%)    1.945     -18.00     -1.945      0.000      0.000       19
  14    0.0    11.6    0     847       6      22       4 ( 0.208%)     190 (16.5%)    1.779     -17.32     -1.779      0.000      0.000       17
  15    0.0    15.1    0    1199       9      30       5 ( 0.260%)     201 (17.4%)    1.718     -17.32     -1.718      0.000      0.000       17
  16    0.0    19.7    0     648       7      17       4 ( 0.208%)     212 (18.4%)    1.868     -17.76     -1.868      0.000      0.000       20
  17    0.0    25.6    0    1129       8      29       2 ( 0.104%)     208 (18.1%)    2.397     -17.85     -2.397      0.000      0.000       23
  18    0.0    33.3    0     234       4       7       1 ( 0.052%)     198 (17.2%)    1.868     -17.47     -1.868      0.000      0.000       22
  19    0.0    43.3    0     417       6      11       0 ( 0.000%)     202 (17.5%)    1.927     -17.68     -1.927      0.000      0.000       20
Restoring best routing
Critical path: 1.92662 ns
Successfully routed after 19 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 12 ( 13.3%) |**********************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  9 ( 10.0%) |*****************
[      0.4:      0.5) 26 ( 28.9%) |************************************************
[      0.5:      0.6) 18 ( 20.0%) |*********************************
[      0.6:      0.7)  3 (  3.3%) |******
[      0.7:      0.8)  3 (  3.3%) |******
[      0.8:      0.9) 10 ( 11.1%) |******************
[      0.9:        1)  9 ( 10.0%) |*****************
Router Stats: total_nets_routed: 225 total_connections_routed: 801 total_heap_pushes: 24507 total_heap_pops: 7391
# Routing took 0.01 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1343625
Circuit successfully routed with a channel width factor of 8.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)
Found 75 mismatches between routing and packing results.
Fixed 61 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 12, average # input + clock pins used: 0.25, average # output pins used: 0.75
	clb: # blocks: 18, average # input + clock pins used: 4.83333, average # output pins used: 1
Absorbed logical nets 12 out of 39 nets, 27 nets not absorbed.


Average number of bends per net: 4.38462  Maximum # of bends: 14

Number of global nets: 1
Number of routed nets (nonglobal): 26
Wire length results (in units of 1 clb segments)...
	Total wirelength: 202, average net length: 7.76923
	Maximum net length: 27

Wire length results in terms of physical segments...
	Total wiring segments used: 202, average wire segments per net: 7.76923
	Maximum segments used by a net: 27
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  6 (  3.7%) |***
[      0.5:      0.6)  0 (  0.0%) |
[      0.4:      0.5) 20 ( 12.3%) |***********
[      0.3:      0.4) 12 (  7.4%) |*******
[      0.2:      0.3) 14 (  8.6%) |********
[      0.1:      0.2) 24 ( 14.8%) |*************
[        0:      0.1) 86 ( 53.1%) |************************************************
Maximum routing channel utilization:      0.75 at (3,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   1.700        8
                         1       6   1.800        8
                         2       4   1.700        8
                         3       6   1.700        8
                         4       5   1.800        8
                         5       4   0.900        8
                         6       1   0.100        8
                         7       1   0.100        8
                         8       1   0.300        8
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.100        8
                         1       3   1.000        8
                         2       5   2.600        8
                         3       5   2.300        8
                         4       4   2.100        8
                         5       4   1.200        8
                         6       3   0.700        8
                         7       1   0.100        8
                         8       0   0.000        8

Total tracks in x-direction: 72, in y-direction: 72

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.44922e+06
	Total used logic block area: 970092

Routing area (in minimum width transistor areas)...
	Total routing area: 61782.8, per logic tile: 617.828

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0       0.175

Segment usage by length: length utilization
                         ------ -----------
                              1       0.175


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:  3.6e-10) 12 ( 80.0%) |************************************************
[  3.6e-10:  4.3e-10)  0 (  0.0%) |
[  4.3e-10:    5e-10)  0 (  0.0%) |
[    5e-10:  5.7e-10)  0 (  0.0%) |
[  5.7e-10:  6.4e-10)  0 (  0.0%) |
[  6.4e-10:  7.1e-10)  0 (  0.0%) |
[  7.1e-10:  7.8e-10)  1 (  6.7%) |****
[  7.8e-10:  8.5e-10)  0 (  0.0%) |
[  8.5e-10:  9.1e-10)  1 (  6.7%) |****
[  9.1e-10:  9.8e-10)  1 (  6.7%) |****

Final critical path delay (least slack): 1.92662 ns, Fmax: 519.043 MHz
Final setup Worst Negative Slack (sWNS): -1.92662 ns
Final setup Total Negative Slack (sTNS): -17.6775 ns

Final setup slack histogram:
[ -1.9e-09: -1.8e-09) 2 ( 13.3%) |*************************
[ -1.8e-09: -1.7e-09) 1 (  6.7%) |************
[ -1.7e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 1 (  6.7%) |************
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09:   -1e-09) 4 ( 26.7%) |*************************************************
[   -1e-09: -9.4e-10) 3 ( 20.0%) |*************************************
[ -9.4e-10: -8.3e-10) 4 ( 26.7%) |*************************************************

Final geomean non-virtual intra-domain period: 1.92662 ns (519.043 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.92662 ns (519.043 MHz)

Incr Slack updates 1 in 4.949e-06 sec
Full Max Req/Worst Slack updates 1 in 1.583e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.606e-06 sec
Flow timing analysis took 0.00435459 seconds (0.00333678 STA, 0.00101781 slack) (119 full updates: 98 setup, 0 hold, 21 combined).
VPR succeeded
The entire flow of VPR took 0.07 seconds (max_rss 17.4 MiB)
Incr Slack updates 20 in 6.7417e-05 sec
Full Max Req/Worst Slack updates 9 in 1.0498e-05 sec
Incr Max Req/Worst Slack updates 11 in 9.407e-06 sec
Incr Criticality updates 4 in 1.2463e-05 sec
Full Criticality updates 16 in 4.3029e-05 sec
	Command being timed: "/home/jiayin/App/vtr/vpr/vpr Tong.xml dual_port_ram --circuit_file dual_port_ram.pre-vpr.blif --route_chan_width 8 --max_router_iterations 150"
	User time (seconds): 0.05
	System time (seconds): 0.01
	Percent of CPU this job got: 94%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.07
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 19000
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 30357
	Voluntary context switches: 1
	Involuntary context switches: 176
	Swaps: 0
	File system inputs: 0
	File system outputs: 520
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
