#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28e71a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28e7330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x28f4d10 .functor NOT 1, L_0x2920e60, C4<0>, C4<0>, C4<0>;
L_0x2920bc0 .functor XOR 1, L_0x2920a60, L_0x2920b20, C4<0>, C4<0>;
L_0x2920d50 .functor XOR 1, L_0x2920bc0, L_0x2920c80, C4<0>, C4<0>;
v0x291c020_0 .net *"_ivl_10", 0 0, L_0x2920c80;  1 drivers
v0x291c120_0 .net *"_ivl_12", 0 0, L_0x2920d50;  1 drivers
v0x291c200_0 .net *"_ivl_2", 0 0, L_0x291dfd0;  1 drivers
v0x291c2c0_0 .net *"_ivl_4", 0 0, L_0x2920a60;  1 drivers
v0x291c3a0_0 .net *"_ivl_6", 0 0, L_0x2920b20;  1 drivers
v0x291c4d0_0 .net *"_ivl_8", 0 0, L_0x2920bc0;  1 drivers
v0x291c5b0_0 .net "a", 0 0, v0x2918620_0;  1 drivers
v0x291c650_0 .net "b", 0 0, v0x29186c0_0;  1 drivers
v0x291c6f0_0 .net "c", 0 0, v0x2918760_0;  1 drivers
v0x291c790_0 .var "clk", 0 0;
v0x291c830_0 .net "d", 0 0, v0x29188a0_0;  1 drivers
v0x291c8d0_0 .net "q_dut", 0 0, L_0x2920900;  1 drivers
v0x291c970_0 .net "q_ref", 0 0, L_0x291d010;  1 drivers
v0x291ca10_0 .var/2u "stats1", 159 0;
v0x291cab0_0 .var/2u "strobe", 0 0;
v0x291cb50_0 .net "tb_match", 0 0, L_0x2920e60;  1 drivers
v0x291cc10_0 .net "tb_mismatch", 0 0, L_0x28f4d10;  1 drivers
v0x291ccd0_0 .net "wavedrom_enable", 0 0, v0x2918990_0;  1 drivers
v0x291cd70_0 .net "wavedrom_title", 511 0, v0x2918a30_0;  1 drivers
L_0x291dfd0 .concat [ 1 0 0 0], L_0x291d010;
L_0x2920a60 .concat [ 1 0 0 0], L_0x291d010;
L_0x2920b20 .concat [ 1 0 0 0], L_0x2920900;
L_0x2920c80 .concat [ 1 0 0 0], L_0x291d010;
L_0x2920e60 .cmp/eeq 1, L_0x291dfd0, L_0x2920d50;
S_0x28e74c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x28e7330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x28d2ea0 .functor NOT 1, v0x2918620_0, C4<0>, C4<0>, C4<0>;
L_0x28e7c20 .functor XOR 1, L_0x28d2ea0, v0x29186c0_0, C4<0>, C4<0>;
L_0x28f4d80 .functor XOR 1, L_0x28e7c20, v0x2918760_0, C4<0>, C4<0>;
L_0x291d010 .functor XOR 1, L_0x28f4d80, v0x29188a0_0, C4<0>, C4<0>;
v0x28f4f80_0 .net *"_ivl_0", 0 0, L_0x28d2ea0;  1 drivers
v0x28f5020_0 .net *"_ivl_2", 0 0, L_0x28e7c20;  1 drivers
v0x28d2ff0_0 .net *"_ivl_4", 0 0, L_0x28f4d80;  1 drivers
v0x28d3090_0 .net "a", 0 0, v0x2918620_0;  alias, 1 drivers
v0x29179e0_0 .net "b", 0 0, v0x29186c0_0;  alias, 1 drivers
v0x2917af0_0 .net "c", 0 0, v0x2918760_0;  alias, 1 drivers
v0x2917bb0_0 .net "d", 0 0, v0x29188a0_0;  alias, 1 drivers
v0x2917c70_0 .net "q", 0 0, L_0x291d010;  alias, 1 drivers
S_0x2917dd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x28e7330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2918620_0 .var "a", 0 0;
v0x29186c0_0 .var "b", 0 0;
v0x2918760_0 .var "c", 0 0;
v0x2918800_0 .net "clk", 0 0, v0x291c790_0;  1 drivers
v0x29188a0_0 .var "d", 0 0;
v0x2918990_0 .var "wavedrom_enable", 0 0;
v0x2918a30_0 .var "wavedrom_title", 511 0;
E_0x28e2100/0 .event negedge, v0x2918800_0;
E_0x28e2100/1 .event posedge, v0x2918800_0;
E_0x28e2100 .event/or E_0x28e2100/0, E_0x28e2100/1;
E_0x28e2350 .event posedge, v0x2918800_0;
E_0x28cb9f0 .event negedge, v0x2918800_0;
S_0x2918120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2917dd0;
 .timescale -12 -12;
v0x2918320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2918420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2917dd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2918b90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x28e7330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x291d140 .functor NOT 1, v0x2918620_0, C4<0>, C4<0>, C4<0>;
L_0x291d1b0 .functor NOT 1, v0x29186c0_0, C4<0>, C4<0>, C4<0>;
L_0x291d240 .functor AND 1, L_0x291d140, L_0x291d1b0, C4<1>, C4<1>;
L_0x291d300 .functor NOT 1, v0x2918760_0, C4<0>, C4<0>, C4<0>;
L_0x291d3a0 .functor AND 1, L_0x291d240, L_0x291d300, C4<1>, C4<1>;
L_0x291d4b0 .functor NOT 1, v0x29188a0_0, C4<0>, C4<0>, C4<0>;
L_0x291d560 .functor AND 1, L_0x291d3a0, L_0x291d4b0, C4<1>, C4<1>;
L_0x291d670 .functor NOT 1, v0x2918620_0, C4<0>, C4<0>, C4<0>;
L_0x291d730 .functor NOT 1, v0x29186c0_0, C4<0>, C4<0>, C4<0>;
L_0x291d7a0 .functor AND 1, L_0x291d670, L_0x291d730, C4<1>, C4<1>;
L_0x291d910 .functor AND 1, L_0x291d7a0, v0x2918760_0, C4<1>, C4<1>;
L_0x291d980 .functor AND 1, L_0x291d910, v0x29188a0_0, C4<1>, C4<1>;
L_0x291dab0 .functor OR 1, L_0x291d560, L_0x291d980, C4<0>, C4<0>;
L_0x291dbc0 .functor NOT 1, v0x2918620_0, C4<0>, C4<0>, C4<0>;
L_0x291da40 .functor AND 1, L_0x291dbc0, v0x29186c0_0, C4<1>, C4<1>;
L_0x291dd00 .functor NOT 1, v0x2918760_0, C4<0>, C4<0>, C4<0>;
L_0x291de00 .functor AND 1, L_0x291da40, L_0x291dd00, C4<1>, C4<1>;
L_0x291df10 .functor AND 1, L_0x291de00, v0x29188a0_0, C4<1>, C4<1>;
L_0x291e070 .functor OR 1, L_0x291dab0, L_0x291df10, C4<0>, C4<0>;
L_0x291e180 .functor NOT 1, v0x2918620_0, C4<0>, C4<0>, C4<0>;
L_0x291e3b0 .functor AND 1, L_0x291e180, v0x29186c0_0, C4<1>, C4<1>;
L_0x291e580 .functor AND 1, L_0x291e3b0, v0x2918760_0, C4<1>, C4<1>;
L_0x291e810 .functor NOT 1, v0x29188a0_0, C4<0>, C4<0>, C4<0>;
L_0x291e990 .functor AND 1, L_0x291e580, L_0x291e810, C4<1>, C4<1>;
L_0x291eb70 .functor OR 1, L_0x291e070, L_0x291e990, C4<0>, C4<0>;
L_0x291ec80 .functor NOT 1, v0x29186c0_0, C4<0>, C4<0>, C4<0>;
L_0x291edd0 .functor AND 1, v0x2918620_0, L_0x291ec80, C4<1>, C4<1>;
L_0x291ee90 .functor NOT 1, v0x2918760_0, C4<0>, C4<0>, C4<0>;
L_0x291eff0 .functor AND 1, L_0x291edd0, L_0x291ee90, C4<1>, C4<1>;
L_0x291f100 .functor AND 1, L_0x291eff0, v0x29188a0_0, C4<1>, C4<1>;
L_0x291f2c0 .functor OR 1, L_0x291eb70, L_0x291f100, C4<0>, C4<0>;
L_0x291f3d0 .functor NOT 1, v0x29186c0_0, C4<0>, C4<0>, C4<0>;
L_0x291f550 .functor AND 1, v0x2918620_0, L_0x291f3d0, C4<1>, C4<1>;
L_0x291f610 .functor AND 1, L_0x291f550, v0x2918760_0, C4<1>, C4<1>;
L_0x291f7f0 .functor NOT 1, v0x29188a0_0, C4<0>, C4<0>, C4<0>;
L_0x291f860 .functor AND 1, L_0x291f610, L_0x291f7f0, C4<1>, C4<1>;
L_0x291faa0 .functor OR 1, L_0x291f2c0, L_0x291f860, C4<0>, C4<0>;
L_0x291fbb0 .functor AND 1, v0x2918620_0, v0x29186c0_0, C4<1>, C4<1>;
L_0x291fd60 .functor NOT 1, v0x2918760_0, C4<0>, C4<0>, C4<0>;
L_0x291fdd0 .functor AND 1, L_0x291fbb0, L_0x291fd60, C4<1>, C4<1>;
L_0x2920030 .functor NOT 1, v0x29188a0_0, C4<0>, C4<0>, C4<0>;
L_0x29200a0 .functor AND 1, L_0x291fdd0, L_0x2920030, C4<1>, C4<1>;
L_0x2920310 .functor OR 1, L_0x291faa0, L_0x29200a0, C4<0>, C4<0>;
L_0x2920420 .functor AND 1, v0x2918620_0, v0x29186c0_0, C4<1>, C4<1>;
L_0x2920600 .functor AND 1, L_0x2920420, v0x2918760_0, C4<1>, C4<1>;
L_0x29206c0 .functor AND 1, L_0x2920600, v0x29188a0_0, C4<1>, C4<1>;
L_0x2920900 .functor OR 1, L_0x2920310, L_0x29206c0, C4<0>, C4<0>;
v0x2918e80_0 .net *"_ivl_0", 0 0, L_0x291d140;  1 drivers
v0x2918f60_0 .net *"_ivl_10", 0 0, L_0x291d4b0;  1 drivers
v0x2919040_0 .net *"_ivl_12", 0 0, L_0x291d560;  1 drivers
v0x2919130_0 .net *"_ivl_14", 0 0, L_0x291d670;  1 drivers
v0x2919210_0 .net *"_ivl_16", 0 0, L_0x291d730;  1 drivers
v0x2919340_0 .net *"_ivl_18", 0 0, L_0x291d7a0;  1 drivers
v0x2919420_0 .net *"_ivl_2", 0 0, L_0x291d1b0;  1 drivers
v0x2919500_0 .net *"_ivl_20", 0 0, L_0x291d910;  1 drivers
v0x29195e0_0 .net *"_ivl_22", 0 0, L_0x291d980;  1 drivers
v0x29196c0_0 .net *"_ivl_24", 0 0, L_0x291dab0;  1 drivers
v0x29197a0_0 .net *"_ivl_26", 0 0, L_0x291dbc0;  1 drivers
v0x2919880_0 .net *"_ivl_28", 0 0, L_0x291da40;  1 drivers
v0x2919960_0 .net *"_ivl_30", 0 0, L_0x291dd00;  1 drivers
v0x2919a40_0 .net *"_ivl_32", 0 0, L_0x291de00;  1 drivers
v0x2919b20_0 .net *"_ivl_34", 0 0, L_0x291df10;  1 drivers
v0x2919c00_0 .net *"_ivl_36", 0 0, L_0x291e070;  1 drivers
v0x2919ce0_0 .net *"_ivl_38", 0 0, L_0x291e180;  1 drivers
v0x2919dc0_0 .net *"_ivl_4", 0 0, L_0x291d240;  1 drivers
v0x2919ea0_0 .net *"_ivl_40", 0 0, L_0x291e3b0;  1 drivers
v0x2919f80_0 .net *"_ivl_42", 0 0, L_0x291e580;  1 drivers
v0x291a060_0 .net *"_ivl_44", 0 0, L_0x291e810;  1 drivers
v0x291a140_0 .net *"_ivl_46", 0 0, L_0x291e990;  1 drivers
v0x291a220_0 .net *"_ivl_48", 0 0, L_0x291eb70;  1 drivers
v0x291a300_0 .net *"_ivl_50", 0 0, L_0x291ec80;  1 drivers
v0x291a3e0_0 .net *"_ivl_52", 0 0, L_0x291edd0;  1 drivers
v0x291a4c0_0 .net *"_ivl_54", 0 0, L_0x291ee90;  1 drivers
v0x291a5a0_0 .net *"_ivl_56", 0 0, L_0x291eff0;  1 drivers
v0x291a680_0 .net *"_ivl_58", 0 0, L_0x291f100;  1 drivers
v0x291a760_0 .net *"_ivl_6", 0 0, L_0x291d300;  1 drivers
v0x291a840_0 .net *"_ivl_60", 0 0, L_0x291f2c0;  1 drivers
v0x291a920_0 .net *"_ivl_62", 0 0, L_0x291f3d0;  1 drivers
v0x291aa00_0 .net *"_ivl_64", 0 0, L_0x291f550;  1 drivers
v0x291aae0_0 .net *"_ivl_66", 0 0, L_0x291f610;  1 drivers
v0x291add0_0 .net *"_ivl_68", 0 0, L_0x291f7f0;  1 drivers
v0x291aeb0_0 .net *"_ivl_70", 0 0, L_0x291f860;  1 drivers
v0x291af90_0 .net *"_ivl_72", 0 0, L_0x291faa0;  1 drivers
v0x291b070_0 .net *"_ivl_74", 0 0, L_0x291fbb0;  1 drivers
v0x291b150_0 .net *"_ivl_76", 0 0, L_0x291fd60;  1 drivers
v0x291b230_0 .net *"_ivl_78", 0 0, L_0x291fdd0;  1 drivers
v0x291b310_0 .net *"_ivl_8", 0 0, L_0x291d3a0;  1 drivers
v0x291b3f0_0 .net *"_ivl_80", 0 0, L_0x2920030;  1 drivers
v0x291b4d0_0 .net *"_ivl_82", 0 0, L_0x29200a0;  1 drivers
v0x291b5b0_0 .net *"_ivl_84", 0 0, L_0x2920310;  1 drivers
v0x291b690_0 .net *"_ivl_86", 0 0, L_0x2920420;  1 drivers
v0x291b770_0 .net *"_ivl_88", 0 0, L_0x2920600;  1 drivers
v0x291b850_0 .net *"_ivl_90", 0 0, L_0x29206c0;  1 drivers
v0x291b930_0 .net "a", 0 0, v0x2918620_0;  alias, 1 drivers
v0x291b9d0_0 .net "b", 0 0, v0x29186c0_0;  alias, 1 drivers
v0x291bac0_0 .net "c", 0 0, v0x2918760_0;  alias, 1 drivers
v0x291bbb0_0 .net "d", 0 0, v0x29188a0_0;  alias, 1 drivers
v0x291bca0_0 .net "q", 0 0, L_0x2920900;  alias, 1 drivers
S_0x291be00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x28e7330;
 .timescale -12 -12;
E_0x28e1ea0 .event anyedge, v0x291cab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x291cab0_0;
    %nor/r;
    %assign/vec4 v0x291cab0_0, 0;
    %wait E_0x28e1ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2917dd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x29188a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29186c0_0, 0;
    %assign/vec4 v0x2918620_0, 0;
    %wait E_0x28cb9f0;
    %wait E_0x28e2350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x29188a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29186c0_0, 0;
    %assign/vec4 v0x2918620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28e2100;
    %load/vec4 v0x2918620_0;
    %load/vec4 v0x29186c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2918760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x29188a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x29188a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29186c0_0, 0;
    %assign/vec4 v0x2918620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2918420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28e2100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x29188a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2918760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x29186c0_0, 0;
    %assign/vec4 v0x2918620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x28e7330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x291c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x291cab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28e7330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x291c790_0;
    %inv;
    %store/vec4 v0x291c790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28e7330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2918800_0, v0x291cc10_0, v0x291c5b0_0, v0x291c650_0, v0x291c6f0_0, v0x291c830_0, v0x291c970_0, v0x291c8d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28e7330;
T_7 ;
    %load/vec4 v0x291ca10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x291ca10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x291ca10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x291ca10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x291ca10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x291ca10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x291ca10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28e7330;
T_8 ;
    %wait E_0x28e2100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x291ca10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291ca10_0, 4, 32;
    %load/vec4 v0x291cb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x291ca10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291ca10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x291ca10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291ca10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x291c970_0;
    %load/vec4 v0x291c970_0;
    %load/vec4 v0x291c8d0_0;
    %xor;
    %load/vec4 v0x291c970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x291ca10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291ca10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x291ca10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x291ca10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/circuit2/iter0/response54/top_module.sv";
