# 1X3-router-packet-router-
This project involves the complete design and verification of a 1x3 packet router implemented in SystemVerilog. The router serves as a network switching device that receives packets on a single input port and routes them to one of three output ports based on destination address.
