WARNING:coreutil:753 - Cannot create directory
   '/home/leandro/.Xilinx/CoreGen/13.4/indexes' in order to save the repository
   configuration.
INFO:sim:172 - Generating IP...
Resolving generics for 'ram_memory'...
Applying external generics to 'ram_memory'...
Delivering associated files for 'ram_memory'...
Delivering EJava files for 'ram_memory'...
Generating implementation netlist for 'ram_memory'...
INFO:sim - Pre-processing HDL files for 'ram_memory'...
Running synthesis for 'ram_memory'
Running ngcbuild...
Writing VHO instantiation template for 'ram_memory'...
Writing VHDL behavioral simulation model for 'ram_memory'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ram_memory'...
Generating metadata file...
Generating ISE project...
XCO file found: ram_memory.xco
XMDF file found: ram_memory_xmdf.tcl
Adding
/home/leandro/VHDL-Testing/Ramses/ipcore_dir/tmp/_cg/blk_mem_gen_v6_3_readme.txt
-view all -origin_type imported
Adding /home/leandro/VHDL-Testing/Ramses/ipcore_dir/tmp/_cg/ram_memory.asy -view
all -origin_type imported
Adding /home/leandro/VHDL-Testing/Ramses/ipcore_dir/tmp/_cg/ram_memory.ngc -view
all -origin_type created
Checking file
"/home/leandro/VHDL-Testing/Ramses/ipcore_dir/tmp/_cg/ram_memory.ngc" for
project device match ...
File "/home/leandro/VHDL-Testing/Ramses/ipcore_dir/tmp/_cg/ram_memory.ngc"
device information matches project device.
Adding /home/leandro/VHDL-Testing/Ramses/ipcore_dir/tmp/_cg/ram_memory.sym -view
all -origin_type imported
Adding /home/leandro/VHDL-Testing/Ramses/ipcore_dir/tmp/_cg/ram_memory.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/leandro/VHDL-Testing/Ramses/ipcore_dir/tmp/_cg/ram_memory.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/leandro/VHDL-Testing/Ramses/ipcore_dir/tmp/_cg/ram_memory.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ram_memory"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ram_memory'.
