{'addr': {'DefVars': ['q'],
          'Lines': ['12:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fadcbd23e10>]},
 'data': {'DefVars': ['ram'],
          'Lines': ['16:D'],
          'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fadcbd31650>]},
 'ram': {'DefVars': ['q'],
         'Lines': ['12:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fadcbd23e10>]},
 'we': {'DefVars': [None], 'Lines': ['15:C'], 'Sensitivities': [['we']]}}
