
*** Running vivado
    with args -log ex2_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex2_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ex2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Element not found
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/users/fmcta/Desktop/UA_4_ano/SEG/restlet-jse-2.2.2/src/org.restlet.test/org/restlet/test/component/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/fmcta'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/fmcta/GreatestMaximumDivisor'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/fmcta/decimal_to_dysplays_3'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:01:15 . Memory (MB): peak = 215.480 ; gain = 5.262
Command: synth_design -top ex2_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:01:22 . Memory (MB): peak = 292.676 ; gain = 82.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ex2_wrapper' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'ex2' declared at 'C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:14' bound to instance 'ex2_i' of component 'ex2' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'ex2' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:29]
INFO: [Synth 8-3491] module 'ex2_BinToBCD16_0_0' declared at 'C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/realtime/ex2_BinToBCD16_0_0_stub.vhdl:5' bound to instance 'BinToBCD16_0' of component 'ex2_BinToBCD16_0_0' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ex2_BinToBCD16_0_0' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/realtime/ex2_BinToBCD16_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ex2_Decimal_to_Displays_3_0_0' declared at 'C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/realtime/ex2_Decimal_to_Displays_3_0_0_stub.vhdl:5' bound to instance 'Decimal_to_Displays_3_0' of component 'ex2_Decimal_to_Displays_3_0_0' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:109]
INFO: [Synth 8-638] synthesizing module 'ex2_Decimal_to_Displays_3_0_0' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/realtime/ex2_Decimal_to_Displays_3_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'ex2_GreatestMaximumDivisor_0_1' declared at 'C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/realtime/ex2_GreatestMaximumDivisor_0_1_stub.vhdl:5' bound to instance 'GreatestMaximumDivisor_0' of component 'ex2_GreatestMaximumDivisor_0_1' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:118]
INFO: [Synth 8-638] synthesizing module 'ex2_GreatestMaximumDivisor_0_1' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/realtime/ex2_GreatestMaximumDivisor_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ex2_clock_divider_0_0' declared at 'C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/realtime/ex2_clock_divider_0_0_stub.vhdl:5' bound to instance 'clock_divider_0' of component 'ex2_clock_divider_0_0' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:125]
INFO: [Synth 8-638] synthesizing module 'ex2_clock_divider_0_0' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/realtime/ex2_clock_divider_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'ex2_xlconstant_0_0' declared at 'C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/realtime/ex2_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'ex2_xlconstant_0_0' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:131]
INFO: [Synth 8-638] synthesizing module 'ex2_xlconstant_0_0' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/realtime/ex2_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'ex2' (1#1) [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ex2_wrapper' (2#1) [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2_wrapper.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:01:23 . Memory (MB): peak = 329.965 ; gain = 119.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:01:23 . Memory (MB): peak = 329.965 ; gain = 119.746
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_BinToBCD16_0_0' instantiated as 'ex2_i/BinToBCD16_0' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:96]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_Decimal_to_Displays_3_0_0' instantiated as 'ex2_i/Decimal_to_Displays_3_0' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:109]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_GreatestMaximumDivisor_0_1' instantiated as 'ex2_i/GreatestMaximumDivisor_0' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:118]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_clock_divider_0_0' instantiated as 'ex2_i/clock_divider_0' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:125]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_xlconstant_0_0' instantiated as 'ex2_i/xlconstant_0' [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:131]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/dcp/ex2_clock_divider_0_0_in_context.xdc] for cell 'ex2_i/clock_divider_0'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/dcp/ex2_clock_divider_0_0_in_context.xdc] for cell 'ex2_i/clock_divider_0'
Parsing XDC File [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/dcp_2/ex2_BinToBCD16_0_0_in_context.xdc] for cell 'ex2_i/BinToBCD16_0'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/dcp_2/ex2_BinToBCD16_0_0_in_context.xdc] for cell 'ex2_i/BinToBCD16_0'
Parsing XDC File [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/dcp_3/ex2_xlconstant_0_0_in_context.xdc] for cell 'ex2_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/dcp_3/ex2_xlconstant_0_0_in_context.xdc] for cell 'ex2_i/xlconstant_0'
Parsing XDC File [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/dcp_4/ex2_GreatestMaximumDivisor_0_1_in_context.xdc] for cell 'ex2_i/GreatestMaximumDivisor_0'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/dcp_4/ex2_GreatestMaximumDivisor_0_1_in_context.xdc] for cell 'ex2_i/GreatestMaximumDivisor_0'
Parsing XDC File [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/dcp_5/ex2_Decimal_to_Displays_3_0_0_in_context.xdc] for cell 'ex2_i/Decimal_to_Displays_3_0'
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/.Xil/Vivado-4728-FilipePc/dcp_5/ex2_Decimal_to_Displays_3_0_0_in_context.xdc] for cell 'ex2_i/Decimal_to_Displays_3_0'
Parsing XDC File [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:214]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:217]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:232]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:234]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:235]
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:325]
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:326]
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:328]
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:331]
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:332]
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:334]
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:335]
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:337]
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:338]
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:340]
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:343]
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:344]
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:346]
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:347]
Finished Parsing XDC File [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ex2_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fmcta/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ex2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ex2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 578.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:01:33 . Memory (MB): peak = 578.113 ; gain = 367.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:01:33 . Memory (MB): peak = 578.113 ; gain = 367.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ex2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_i/BinToBCD16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_i/Decimal_to_Displays_3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_i/GreatestMaximumDivisor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_i/clock_divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:33 . Memory (MB): peak = 578.113 ; gain = 367.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:33 . Memory (MB): peak = 578.113 ; gain = 367.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:34 . Memory (MB): peak = 578.113 ; gain = 367.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex2_i/GreatestMaximumDivisor_0/clk' to pin 'ex2_i/clock_divider_0/bbstub_divided_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex2_i/Decimal_to_Displays_3_0/clk' to pin 'ex2_i/clock_divider_0/bbstub_divided_clk/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:44 . Memory (MB): peak = 578.113 ; gain = 367.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:44 . Memory (MB): peak = 578.113 ; gain = 367.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:44 . Memory (MB): peak = 581.641 ; gain = 371.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:44 . Memory (MB): peak = 581.641 ; gain = 371.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:44 . Memory (MB): peak = 581.641 ; gain = 371.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:44 . Memory (MB): peak = 581.641 ; gain = 371.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:44 . Memory (MB): peak = 581.641 ; gain = 371.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:01:44 . Memory (MB): peak = 581.641 ; gain = 371.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:01:44 . Memory (MB): peak = 581.641 ; gain = 371.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |ex2_BinToBCD16_0_0             |         1|
|2     |ex2_Decimal_to_Displays_3_0_0  |         1|
|3     |ex2_GreatestMaximumDivisor_0_1 |         1|
|4     |ex2_clock_divider_0_0          |         1|
|5     |ex2_xlconstant_0_0             |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |ex2_BinToBCD16_0_0_bbox             |     1|
|2     |ex2_Decimal_to_Displays_3_0_0_bbox  |     1|
|3     |ex2_GreatestMaximumDivisor_0_1_bbox |     1|
|4     |ex2_clock_divider_0_0_bbox          |     1|
|5     |ex2_xlconstant_0_0_bbox             |     1|
|6     |IBUF                                |    19|
|7     |OBUF                                |    15|
+------+------------------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    88|
|2     |  ex2_i  |ex2    |    54|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:44 . Memory (MB): peak = 581.641 ; gain = 371.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 581.641 ; gain = 113.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:45 . Memory (MB): peak = 581.641 ; gain = 371.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 79 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 596.703 ; gain = 381.223
INFO: [Common 17-1381] The checkpoint 'C:/Users/fmcta/Desktop/aula3_ex2/aula3_ex2.runs/synth_1/ex2_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 596.703 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 21:15:57 2017...
