// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _fire2_expand1x1_HH_
#define _fire2_expand1x1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fire2_mul_16s_16s_16_3.h"

namespace ap_rtl {

struct fire2_expand1x1 : public sc_module {
    // Port declarations 250
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > matrix_e1x1_i_0_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_0_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_0_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_1_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_1_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_1_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_2_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_2_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_2_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_3_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_3_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_3_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_4_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_4_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_4_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_5_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_5_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_5_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_6_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_6_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_6_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_7_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_7_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_7_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_8_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_8_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_8_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_9_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_9_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_9_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_10_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_10_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_10_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_11_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_11_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_11_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_12_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_12_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_12_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_13_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_13_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_13_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_14_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_14_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_14_V_read;
    sc_in< sc_lv<16> > matrix_e1x1_i_15_V_dout;
    sc_in< sc_logic > matrix_e1x1_i_15_V_empty_n;
    sc_out< sc_logic > matrix_e1x1_i_15_V_read;
    sc_out< sc_lv<6> > kernel_e1x1_address0;
    sc_out< sc_logic > kernel_e1x1_ce0;
    sc_in< sc_lv<16> > kernel_e1x1_q0;
    sc_out< sc_lv<16> > matrix_e1x1_o_0_V_din;
    sc_in< sc_logic > matrix_e1x1_o_0_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_0_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_1_V_din;
    sc_in< sc_logic > matrix_e1x1_o_1_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_1_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_2_V_din;
    sc_in< sc_logic > matrix_e1x1_o_2_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_2_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_3_V_din;
    sc_in< sc_logic > matrix_e1x1_o_3_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_3_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_4_V_din;
    sc_in< sc_logic > matrix_e1x1_o_4_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_4_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_5_V_din;
    sc_in< sc_logic > matrix_e1x1_o_5_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_5_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_6_V_din;
    sc_in< sc_logic > matrix_e1x1_o_6_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_6_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_7_V_din;
    sc_in< sc_logic > matrix_e1x1_o_7_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_7_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_8_V_din;
    sc_in< sc_logic > matrix_e1x1_o_8_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_8_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_9_V_din;
    sc_in< sc_logic > matrix_e1x1_o_9_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_9_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_10_V_din;
    sc_in< sc_logic > matrix_e1x1_o_10_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_10_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_11_V_din;
    sc_in< sc_logic > matrix_e1x1_o_11_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_11_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_12_V_din;
    sc_in< sc_logic > matrix_e1x1_o_12_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_12_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_13_V_din;
    sc_in< sc_logic > matrix_e1x1_o_13_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_13_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_14_V_din;
    sc_in< sc_logic > matrix_e1x1_o_14_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_14_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_15_V_din;
    sc_in< sc_logic > matrix_e1x1_o_15_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_15_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_16_V_din;
    sc_in< sc_logic > matrix_e1x1_o_16_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_16_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_17_V_din;
    sc_in< sc_logic > matrix_e1x1_o_17_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_17_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_18_V_din;
    sc_in< sc_logic > matrix_e1x1_o_18_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_18_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_19_V_din;
    sc_in< sc_logic > matrix_e1x1_o_19_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_19_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_20_V_din;
    sc_in< sc_logic > matrix_e1x1_o_20_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_20_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_21_V_din;
    sc_in< sc_logic > matrix_e1x1_o_21_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_21_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_22_V_din;
    sc_in< sc_logic > matrix_e1x1_o_22_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_22_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_23_V_din;
    sc_in< sc_logic > matrix_e1x1_o_23_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_23_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_24_V_din;
    sc_in< sc_logic > matrix_e1x1_o_24_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_24_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_25_V_din;
    sc_in< sc_logic > matrix_e1x1_o_25_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_25_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_26_V_din;
    sc_in< sc_logic > matrix_e1x1_o_26_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_26_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_27_V_din;
    sc_in< sc_logic > matrix_e1x1_o_27_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_27_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_28_V_din;
    sc_in< sc_logic > matrix_e1x1_o_28_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_28_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_29_V_din;
    sc_in< sc_logic > matrix_e1x1_o_29_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_29_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_30_V_din;
    sc_in< sc_logic > matrix_e1x1_o_30_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_30_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_31_V_din;
    sc_in< sc_logic > matrix_e1x1_o_31_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_31_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_32_V_din;
    sc_in< sc_logic > matrix_e1x1_o_32_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_32_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_33_V_din;
    sc_in< sc_logic > matrix_e1x1_o_33_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_33_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_34_V_din;
    sc_in< sc_logic > matrix_e1x1_o_34_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_34_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_35_V_din;
    sc_in< sc_logic > matrix_e1x1_o_35_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_35_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_36_V_din;
    sc_in< sc_logic > matrix_e1x1_o_36_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_36_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_37_V_din;
    sc_in< sc_logic > matrix_e1x1_o_37_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_37_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_38_V_din;
    sc_in< sc_logic > matrix_e1x1_o_38_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_38_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_39_V_din;
    sc_in< sc_logic > matrix_e1x1_o_39_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_39_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_40_V_din;
    sc_in< sc_logic > matrix_e1x1_o_40_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_40_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_41_V_din;
    sc_in< sc_logic > matrix_e1x1_o_41_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_41_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_42_V_din;
    sc_in< sc_logic > matrix_e1x1_o_42_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_42_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_43_V_din;
    sc_in< sc_logic > matrix_e1x1_o_43_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_43_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_44_V_din;
    sc_in< sc_logic > matrix_e1x1_o_44_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_44_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_45_V_din;
    sc_in< sc_logic > matrix_e1x1_o_45_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_45_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_46_V_din;
    sc_in< sc_logic > matrix_e1x1_o_46_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_46_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_47_V_din;
    sc_in< sc_logic > matrix_e1x1_o_47_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_47_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_48_V_din;
    sc_in< sc_logic > matrix_e1x1_o_48_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_48_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_49_V_din;
    sc_in< sc_logic > matrix_e1x1_o_49_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_49_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_50_V_din;
    sc_in< sc_logic > matrix_e1x1_o_50_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_50_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_51_V_din;
    sc_in< sc_logic > matrix_e1x1_o_51_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_51_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_52_V_din;
    sc_in< sc_logic > matrix_e1x1_o_52_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_52_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_53_V_din;
    sc_in< sc_logic > matrix_e1x1_o_53_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_53_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_54_V_din;
    sc_in< sc_logic > matrix_e1x1_o_54_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_54_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_55_V_din;
    sc_in< sc_logic > matrix_e1x1_o_55_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_55_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_56_V_din;
    sc_in< sc_logic > matrix_e1x1_o_56_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_56_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_57_V_din;
    sc_in< sc_logic > matrix_e1x1_o_57_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_57_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_58_V_din;
    sc_in< sc_logic > matrix_e1x1_o_58_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_58_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_59_V_din;
    sc_in< sc_logic > matrix_e1x1_o_59_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_59_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_60_V_din;
    sc_in< sc_logic > matrix_e1x1_o_60_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_60_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_61_V_din;
    sc_in< sc_logic > matrix_e1x1_o_61_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_61_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_62_V_din;
    sc_in< sc_logic > matrix_e1x1_o_62_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_62_V_write;
    sc_out< sc_lv<16> > matrix_e1x1_o_63_V_din;
    sc_in< sc_logic > matrix_e1x1_o_63_V_full_n;
    sc_out< sc_logic > matrix_e1x1_o_63_V_write;


    // Module declarations
    fire2_expand1x1(sc_module_name name);
    SC_HAS_PROCESS(fire2_expand1x1);

    ~fire2_expand1x1();

    sc_trace_file* mVcdFile;

    fire2_mul_16s_16s_16_3<1,3,16,16,16>* fire2_mul_16s_16s_16_3_U162;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_22;
    sc_signal< sc_lv<18> > indvar_flatten2_reg_1536;
    sc_signal< sc_lv<7> > k_reg_1547;
    sc_signal< sc_lv<12> > indvar_flatten_reg_1559;
    sc_signal< sc_lv<16> > convVal_1_reg_1570;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_1582_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_reg_1812;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_bdd_370;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< bool > ap_sig_bdd_423;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_lv<6> > tmp_213_reg_1893;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_213_reg_1893_pp0_it8;
    sc_signal< bool > ap_sig_bdd_885;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it8;
    sc_signal< sc_lv<18> > indvar_flatten_next2_fu_1588_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1594_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1821;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it7;
    sc_signal< sc_lv<12> > indvar_flatten_next_fu_1606_p3;
    sc_signal< sc_lv<16> > tmp_217_reg_1832;
    sc_signal< sc_lv<16> > tmp_221_reg_1837;
    sc_signal< sc_lv<16> > tmp_222_reg_1842;
    sc_signal< sc_lv<16> > tmp_223_reg_1847;
    sc_signal< sc_lv<16> > tmp_228_reg_1852;
    sc_signal< sc_lv<16> > tmp_229_reg_1857;
    sc_signal< sc_lv<16> > tmp_24_1_fu_1614_p2;
    sc_signal< sc_lv<16> > tmp_24_1_reg_1862;
    sc_signal< sc_lv<16> > tmp_24_3_fu_1620_p2;
    sc_signal< sc_lv<16> > tmp_24_3_reg_1867;
    sc_signal< sc_lv<16> > tmp_12_fu_1626_p2;
    sc_signal< sc_lv<16> > tmp_12_reg_1872;
    sc_signal< sc_lv<16> > ap_reg_ppstg_tmp_12_reg_1872_pp0_it2;
    sc_signal< sc_lv<16> > tmp_24_4_fu_1632_p2;
    sc_signal< sc_lv<16> > tmp_24_4_reg_1877;
    sc_signal< sc_lv<16> > ap_reg_ppstg_tmp_24_4_reg_1877_pp0_it2;
    sc_signal< sc_lv<16> > tmp_24_6_fu_1638_p2;
    sc_signal< sc_lv<16> > tmp_24_6_reg_1882;
    sc_signal< sc_lv<7> > k_mid2_fu_1650_p3;
    sc_signal< sc_lv<7> > k_mid2_reg_1887;
    sc_signal< sc_lv<6> > tmp_213_fu_1657_p1;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_213_reg_1893_pp0_it3;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_213_reg_1893_pp0_it4;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_213_reg_1893_pp0_it5;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_213_reg_1893_pp0_it6;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_213_reg_1893_pp0_it7;
    sc_signal< sc_lv<16> > tmp211_fu_1665_p2;
    sc_signal< sc_lv<16> > tmp211_reg_1897;
    sc_signal< sc_lv<16> > ap_reg_ppstg_tmp211_reg_1897_pp0_it3;
    sc_signal< sc_lv<16> > tmp212_fu_1674_p2;
    sc_signal< sc_lv<16> > tmp212_reg_1902;
    sc_signal< sc_lv<16> > ap_reg_ppstg_tmp212_reg_1902_pp0_it3;
    sc_signal< sc_lv<16> > tmp215_fu_1683_p2;
    sc_signal< sc_lv<16> > tmp215_reg_1907;
    sc_signal< sc_lv<16> > tmp216_fu_1696_p2;
    sc_signal< sc_lv<16> > tmp216_reg_1917;
    sc_signal< sc_lv<16> > kernel_e1x1_load_reg_1922;
    sc_signal< sc_lv<16> > tmp217_fu_1705_p2;
    sc_signal< sc_lv<16> > tmp217_reg_1927;
    sc_signal< sc_lv<16> > grp_fu_1710_p2;
    sc_signal< sc_lv<16> > tmp_14_reg_1932;
    sc_signal< sc_lv<16> > val_assign_fu_1721_p2;
    sc_signal< sc_lv<16> > val_assign_reg_1937;
    sc_signal< sc_lv<15> > tmp_231_fu_1726_p1;
    sc_signal< sc_lv<15> > tmp_231_reg_1942;
    sc_signal< sc_lv<1> > tmp_232_reg_1947;
    sc_signal< bool > ap_sig_bdd_1004;
    sc_signal< sc_lv<7> > k_phi_fu_1551_p4;
    sc_signal< sc_lv<16> > convVal_1_phi_fu_1574_p4;
    sc_signal< sc_lv<64> > tmp_fu_1688_p1;
    sc_signal< sc_lv<16> > tmp_13_fu_1744_p1;
    sc_signal< sc_lv<12> > indvar_flatten_op_fu_1600_p2;
    sc_signal< sc_lv<7> > k_2_fu_1644_p2;
    sc_signal< sc_lv<16> > tmp_24_s_fu_1661_p2;
    sc_signal< sc_lv<16> > tmp_24_2_fu_1670_p2;
    sc_signal< sc_lv<16> > tmp_24_5_fu_1679_p2;
    sc_signal< sc_lv<16> > tmp214_fu_1692_p2;
    sc_signal< sc_lv<16> > tmp213_fu_1701_p2;
    sc_signal< sc_lv<16> > convVal_1_mid_fu_1714_p3;
    sc_signal< sc_lv<15> > tmp_82_fu_1738_p3;
    sc_signal< sc_logic > grp_fu_1710_ce;
    sc_signal< sc_logic > ap_sig_cseq_ST_st12_fsm_2;
    sc_signal< bool > ap_sig_bdd_1304;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<3> ap_ST_st12_fsm_2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<6> ap_const_lv6_3E;
    static const sc_lv<6> ap_const_lv6_3D;
    static const sc_lv<6> ap_const_lv6_3C;
    static const sc_lv<6> ap_const_lv6_3B;
    static const sc_lv<6> ap_const_lv6_3A;
    static const sc_lv<6> ap_const_lv6_39;
    static const sc_lv<6> ap_const_lv6_38;
    static const sc_lv<6> ap_const_lv6_37;
    static const sc_lv<6> ap_const_lv6_36;
    static const sc_lv<6> ap_const_lv6_35;
    static const sc_lv<6> ap_const_lv6_34;
    static const sc_lv<6> ap_const_lv6_33;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_2F;
    static const sc_lv<6> ap_const_lv6_2E;
    static const sc_lv<6> ap_const_lv6_2D;
    static const sc_lv<6> ap_const_lv6_2C;
    static const sc_lv<6> ap_const_lv6_2B;
    static const sc_lv<6> ap_const_lv6_2A;
    static const sc_lv<6> ap_const_lv6_29;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<6> ap_const_lv6_27;
    static const sc_lv<6> ap_const_lv6_26;
    static const sc_lv<6> ap_const_lv6_25;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<6> ap_const_lv6_22;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_1D;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<6> ap_const_lv6_1A;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<6> ap_const_lv6_17;
    static const sc_lv<6> ap_const_lv6_16;
    static const sc_lv<6> ap_const_lv6_15;
    static const sc_lv<6> ap_const_lv6_14;
    static const sc_lv<6> ap_const_lv6_13;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_11;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<6> ap_const_lv6_E;
    static const sc_lv<6> ap_const_lv6_D;
    static const sc_lv<6> ap_const_lv6_C;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<18> ap_const_lv18_2F440;
    static const sc_lv<18> ap_const_lv18_1;
    static const sc_lv<12> ap_const_lv12_BD1;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_1004();
    void thread_ap_sig_bdd_1304();
    void thread_ap_sig_bdd_22();
    void thread_ap_sig_bdd_370();
    void thread_ap_sig_bdd_423();
    void thread_ap_sig_bdd_885();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_st12_fsm_2();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_convVal_1_mid_fu_1714_p3();
    void thread_convVal_1_phi_fu_1574_p4();
    void thread_exitcond_flatten2_fu_1582_p2();
    void thread_exitcond_flatten_fu_1594_p2();
    void thread_grp_fu_1710_ce();
    void thread_indvar_flatten_next2_fu_1588_p2();
    void thread_indvar_flatten_next_fu_1606_p3();
    void thread_indvar_flatten_op_fu_1600_p2();
    void thread_k_2_fu_1644_p2();
    void thread_k_mid2_fu_1650_p3();
    void thread_k_phi_fu_1551_p4();
    void thread_kernel_e1x1_address0();
    void thread_kernel_e1x1_ce0();
    void thread_matrix_e1x1_i_0_V_read();
    void thread_matrix_e1x1_i_10_V_read();
    void thread_matrix_e1x1_i_11_V_read();
    void thread_matrix_e1x1_i_12_V_read();
    void thread_matrix_e1x1_i_13_V_read();
    void thread_matrix_e1x1_i_14_V_read();
    void thread_matrix_e1x1_i_15_V_read();
    void thread_matrix_e1x1_i_1_V_read();
    void thread_matrix_e1x1_i_2_V_read();
    void thread_matrix_e1x1_i_3_V_read();
    void thread_matrix_e1x1_i_4_V_read();
    void thread_matrix_e1x1_i_5_V_read();
    void thread_matrix_e1x1_i_6_V_read();
    void thread_matrix_e1x1_i_7_V_read();
    void thread_matrix_e1x1_i_8_V_read();
    void thread_matrix_e1x1_i_9_V_read();
    void thread_matrix_e1x1_o_0_V_din();
    void thread_matrix_e1x1_o_0_V_write();
    void thread_matrix_e1x1_o_10_V_din();
    void thread_matrix_e1x1_o_10_V_write();
    void thread_matrix_e1x1_o_11_V_din();
    void thread_matrix_e1x1_o_11_V_write();
    void thread_matrix_e1x1_o_12_V_din();
    void thread_matrix_e1x1_o_12_V_write();
    void thread_matrix_e1x1_o_13_V_din();
    void thread_matrix_e1x1_o_13_V_write();
    void thread_matrix_e1x1_o_14_V_din();
    void thread_matrix_e1x1_o_14_V_write();
    void thread_matrix_e1x1_o_15_V_din();
    void thread_matrix_e1x1_o_15_V_write();
    void thread_matrix_e1x1_o_16_V_din();
    void thread_matrix_e1x1_o_16_V_write();
    void thread_matrix_e1x1_o_17_V_din();
    void thread_matrix_e1x1_o_17_V_write();
    void thread_matrix_e1x1_o_18_V_din();
    void thread_matrix_e1x1_o_18_V_write();
    void thread_matrix_e1x1_o_19_V_din();
    void thread_matrix_e1x1_o_19_V_write();
    void thread_matrix_e1x1_o_1_V_din();
    void thread_matrix_e1x1_o_1_V_write();
    void thread_matrix_e1x1_o_20_V_din();
    void thread_matrix_e1x1_o_20_V_write();
    void thread_matrix_e1x1_o_21_V_din();
    void thread_matrix_e1x1_o_21_V_write();
    void thread_matrix_e1x1_o_22_V_din();
    void thread_matrix_e1x1_o_22_V_write();
    void thread_matrix_e1x1_o_23_V_din();
    void thread_matrix_e1x1_o_23_V_write();
    void thread_matrix_e1x1_o_24_V_din();
    void thread_matrix_e1x1_o_24_V_write();
    void thread_matrix_e1x1_o_25_V_din();
    void thread_matrix_e1x1_o_25_V_write();
    void thread_matrix_e1x1_o_26_V_din();
    void thread_matrix_e1x1_o_26_V_write();
    void thread_matrix_e1x1_o_27_V_din();
    void thread_matrix_e1x1_o_27_V_write();
    void thread_matrix_e1x1_o_28_V_din();
    void thread_matrix_e1x1_o_28_V_write();
    void thread_matrix_e1x1_o_29_V_din();
    void thread_matrix_e1x1_o_29_V_write();
    void thread_matrix_e1x1_o_2_V_din();
    void thread_matrix_e1x1_o_2_V_write();
    void thread_matrix_e1x1_o_30_V_din();
    void thread_matrix_e1x1_o_30_V_write();
    void thread_matrix_e1x1_o_31_V_din();
    void thread_matrix_e1x1_o_31_V_write();
    void thread_matrix_e1x1_o_32_V_din();
    void thread_matrix_e1x1_o_32_V_write();
    void thread_matrix_e1x1_o_33_V_din();
    void thread_matrix_e1x1_o_33_V_write();
    void thread_matrix_e1x1_o_34_V_din();
    void thread_matrix_e1x1_o_34_V_write();
    void thread_matrix_e1x1_o_35_V_din();
    void thread_matrix_e1x1_o_35_V_write();
    void thread_matrix_e1x1_o_36_V_din();
    void thread_matrix_e1x1_o_36_V_write();
    void thread_matrix_e1x1_o_37_V_din();
    void thread_matrix_e1x1_o_37_V_write();
    void thread_matrix_e1x1_o_38_V_din();
    void thread_matrix_e1x1_o_38_V_write();
    void thread_matrix_e1x1_o_39_V_din();
    void thread_matrix_e1x1_o_39_V_write();
    void thread_matrix_e1x1_o_3_V_din();
    void thread_matrix_e1x1_o_3_V_write();
    void thread_matrix_e1x1_o_40_V_din();
    void thread_matrix_e1x1_o_40_V_write();
    void thread_matrix_e1x1_o_41_V_din();
    void thread_matrix_e1x1_o_41_V_write();
    void thread_matrix_e1x1_o_42_V_din();
    void thread_matrix_e1x1_o_42_V_write();
    void thread_matrix_e1x1_o_43_V_din();
    void thread_matrix_e1x1_o_43_V_write();
    void thread_matrix_e1x1_o_44_V_din();
    void thread_matrix_e1x1_o_44_V_write();
    void thread_matrix_e1x1_o_45_V_din();
    void thread_matrix_e1x1_o_45_V_write();
    void thread_matrix_e1x1_o_46_V_din();
    void thread_matrix_e1x1_o_46_V_write();
    void thread_matrix_e1x1_o_47_V_din();
    void thread_matrix_e1x1_o_47_V_write();
    void thread_matrix_e1x1_o_48_V_din();
    void thread_matrix_e1x1_o_48_V_write();
    void thread_matrix_e1x1_o_49_V_din();
    void thread_matrix_e1x1_o_49_V_write();
    void thread_matrix_e1x1_o_4_V_din();
    void thread_matrix_e1x1_o_4_V_write();
    void thread_matrix_e1x1_o_50_V_din();
    void thread_matrix_e1x1_o_50_V_write();
    void thread_matrix_e1x1_o_51_V_din();
    void thread_matrix_e1x1_o_51_V_write();
    void thread_matrix_e1x1_o_52_V_din();
    void thread_matrix_e1x1_o_52_V_write();
    void thread_matrix_e1x1_o_53_V_din();
    void thread_matrix_e1x1_o_53_V_write();
    void thread_matrix_e1x1_o_54_V_din();
    void thread_matrix_e1x1_o_54_V_write();
    void thread_matrix_e1x1_o_55_V_din();
    void thread_matrix_e1x1_o_55_V_write();
    void thread_matrix_e1x1_o_56_V_din();
    void thread_matrix_e1x1_o_56_V_write();
    void thread_matrix_e1x1_o_57_V_din();
    void thread_matrix_e1x1_o_57_V_write();
    void thread_matrix_e1x1_o_58_V_din();
    void thread_matrix_e1x1_o_58_V_write();
    void thread_matrix_e1x1_o_59_V_din();
    void thread_matrix_e1x1_o_59_V_write();
    void thread_matrix_e1x1_o_5_V_din();
    void thread_matrix_e1x1_o_5_V_write();
    void thread_matrix_e1x1_o_60_V_din();
    void thread_matrix_e1x1_o_60_V_write();
    void thread_matrix_e1x1_o_61_V_din();
    void thread_matrix_e1x1_o_61_V_write();
    void thread_matrix_e1x1_o_62_V_din();
    void thread_matrix_e1x1_o_62_V_write();
    void thread_matrix_e1x1_o_63_V_din();
    void thread_matrix_e1x1_o_63_V_write();
    void thread_matrix_e1x1_o_6_V_din();
    void thread_matrix_e1x1_o_6_V_write();
    void thread_matrix_e1x1_o_7_V_din();
    void thread_matrix_e1x1_o_7_V_write();
    void thread_matrix_e1x1_o_8_V_din();
    void thread_matrix_e1x1_o_8_V_write();
    void thread_matrix_e1x1_o_9_V_din();
    void thread_matrix_e1x1_o_9_V_write();
    void thread_tmp211_fu_1665_p2();
    void thread_tmp212_fu_1674_p2();
    void thread_tmp213_fu_1701_p2();
    void thread_tmp214_fu_1692_p2();
    void thread_tmp215_fu_1683_p2();
    void thread_tmp216_fu_1696_p2();
    void thread_tmp217_fu_1705_p2();
    void thread_tmp_12_fu_1626_p2();
    void thread_tmp_13_fu_1744_p1();
    void thread_tmp_213_fu_1657_p1();
    void thread_tmp_231_fu_1726_p1();
    void thread_tmp_24_1_fu_1614_p2();
    void thread_tmp_24_2_fu_1670_p2();
    void thread_tmp_24_3_fu_1620_p2();
    void thread_tmp_24_4_fu_1632_p2();
    void thread_tmp_24_5_fu_1679_p2();
    void thread_tmp_24_6_fu_1638_p2();
    void thread_tmp_24_s_fu_1661_p2();
    void thread_tmp_82_fu_1738_p3();
    void thread_tmp_fu_1688_p1();
    void thread_val_assign_fu_1721_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
