

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush'
================================================================
* Date:           Sat Nov  1 14:11:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  4.842 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1026|     1026|  15.390 us|  15.390 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dict_flush  |     1024|     1024|         1|          1|          1|  1024|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln74 = store i12 0, i12 %i" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 6 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_3 = load i12 %i" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 8 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %i_3, i32 11" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 9 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %tmp_46, void %for.body8.split, void %for.inc29.preheader.exitStub" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 10 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i12 %i_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 11 'zext' 'zext_ln74' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:75]   --->   Operation 12 'specpipeline' 'specpipeline_ln75' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln74' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 14 'specloopname' 'specloopname_ln74' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dict_addr = getelementptr i432 %dict, i64 0, i64 %zext_ln74" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:76]   --->   Operation 15 'getelementptr' 'dict_addr' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln76 = store i432 11090678115427290648067406327099816567816485687858739297904344355517527431150386278551834614265618837387151732050401883924453130240, i11 %dict_addr" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:76]   --->   Operation 16 'store' 'store_ln76' <Predicate = (!tmp_46)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 432> <Depth = 2048> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %i_3, i32 1, i32 10" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:77]   --->   Operation 17 'partselect' 'tmp' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:77]   --->   Operation 18 'bitconcatenate' 'or_ln' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i11 %or_ln" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:77]   --->   Operation 19 'zext' 'zext_ln77' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%dict_addr_1 = getelementptr i432 %dict, i64 0, i64 %zext_ln77" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:77]   --->   Operation 20 'getelementptr' 'dict_addr_1' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln77 = store i432 11090678115427290648067406327099816567816485687858739297904344355517527431150386278551834614265618837387151732050401883924453130240, i11 %dict_addr_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:77]   --->   Operation 21 'store' 'store_ln77' <Predicate = (!tmp_46)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 432> <Depth = 2048> <RAM>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%add_ln74 = add i12 %i_3, i12 2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 22 'add' 'add_ln74' <Predicate = (!tmp_46)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln74 = store i12 %add_ln74, i12 %i" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 23 'store' 'store_ln74' <Predicate = (!tmp_46)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body8" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 24 'br' 'br_ln74' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (tmp_46)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dict]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01]
specmemcore_ln0        (specmemcore      ) [ 00]
store_ln74             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
i_3                    (load             ) [ 00]
tmp_46                 (bitselect        ) [ 01]
br_ln74                (br               ) [ 00]
zext_ln74              (zext             ) [ 00]
specpipeline_ln75      (specpipeline     ) [ 00]
speclooptripcount_ln74 (speclooptripcount) [ 00]
specloopname_ln74      (specloopname     ) [ 00]
dict_addr              (getelementptr    ) [ 00]
store_ln76             (store            ) [ 00]
tmp                    (partselect       ) [ 00]
or_ln                  (bitconcatenate   ) [ 00]
zext_ln77              (zext             ) [ 00]
dict_addr_1            (getelementptr    ) [ 00]
store_ln77             (store            ) [ 00]
add_ln74               (add              ) [ 00]
store_ln74             (store            ) [ 00]
br_ln74                (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dict">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dict"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="dict_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="432" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="12" slack="0"/>
<pin id="54" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dict_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="11" slack="0"/>
<pin id="59" dir="0" index="1" bw="432" slack="0"/>
<pin id="60" dir="0" index="2" bw="0" slack="0"/>
<pin id="62" dir="0" index="4" bw="11" slack="0"/>
<pin id="63" dir="0" index="5" bw="432" slack="2147483647"/>
<pin id="64" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="432" slack="2147483647"/>
<pin id="65" dir="1" index="7" bw="432" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 store_ln77/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="dict_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="432" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="11" slack="0"/>
<pin id="72" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dict_addr_1/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln74_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="12" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_3_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="0"/>
<pin id="84" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_46_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="12" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="zext_ln74_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="12" slack="0"/>
<pin id="95" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="12" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="0" index="3" bw="5" slack="0"/>
<pin id="103" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="or_ln_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln77_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln74_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="12" slack="0"/>
<pin id="123" dir="0" index="1" bw="3" slack="0"/>
<pin id="124" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln74_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="0"/>
<pin id="129" dir="0" index="1" bw="12" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="32" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="57" pin=4"/></net>

<net id="67"><net_src comp="50" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="76"><net_src comp="68" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="82" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="96"><net_src comp="82" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="82" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="98" pin="4"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="125"><net_src comp="82" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="46" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="127" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dict | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln74 : 1
		i_3 : 1
		tmp_46 : 2
		br_ln74 : 3
		zext_ln74 : 2
		dict_addr : 3
		store_ln76 : 4
		tmp : 2
		or_ln : 3
		zext_ln77 : 4
		dict_addr_1 : 5
		store_ln77 : 6
		add_ln74 : 2
		store_ln74 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln74_fu_121 |    0    |    12   |
|----------|------------------|---------|---------|
| bitselect|   tmp_46_fu_85   |    0    |    0    |
|----------|------------------|---------|---------|
|   zext   |  zext_ln74_fu_93 |    0    |    0    |
|          | zext_ln77_fu_116 |    0    |    0    |
|----------|------------------|---------|---------|
|partselect|     tmp_fu_98    |    0    |    0    |
|----------|------------------|---------|---------|
|bitconcatenate|   or_ln_fu_108   |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    12   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_132|   12   |
+---------+--------+
|  Total  |   12   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   12   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   12   |    -   |
+-----------+--------+--------+
|   Total   |   12   |   12   |
+-----------+--------+--------+
