Analysis & Elaboration report for fft_sim
Wed May  8 09:27:43 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Parameter Settings for User Entity Instance: nco:nco_inst|nco_nco_ii_0:nco_ii_0
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst"
  8. Port Connectivity Checks: "fft_wrapper:fft_wrapper_inst|fft:fft_inst"
  9. Port Connectivity Checks: "fft_wrapper:fft_wrapper_inst|control_for_fft:control_for_fft_longer_inst"
 10. Port Connectivity Checks: "fft_wrapper:fft_wrapper_inst"
 11. Port Connectivity Checks: "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002"
 12. Port Connectivity Checks: "nco:nco_inst"
 13. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed May  8 09:27:43 2024       ;
; Quartus Prime Version         ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                 ; fft_sim                                     ;
; Top-level Entity Name         ; testbench                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                       ; IP Include File ;
+--------+---------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                        ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                    ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                          ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                        ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                          ;                 ;
; N/A    ; altera_fft_ii ; 21.1    ; N/A          ; N/A           ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst                                                                                                                                                                                                                                                                                                                  ; fft.qsys        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:1:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:3:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:1:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:3:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:1:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:3:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:1:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:3:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:1:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:3:cnt_w_k_inst                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst                                                                                                                                                  ;                 ;
; N/A    ; altera_nco_ii ; 21.1    ; N/A          ; N/A           ; |testbench|nco:nco_inst                                                                                                                                                                                                                                                                                                                                               ; nco.qsys        ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |testbench|nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                                    ;                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |testbench|nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                                         ;                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |testbench|nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                                                           ;                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |testbench|nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_gal:ux009                                                                                                                                                                                                                                                                                                           ;                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |testbench|nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                                 ;                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |testbench|nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121                                                                                                                                                                                                                                                                                                 ;                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |testbench|nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                                    ;                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |testbench|nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123                                                                                                                                                                                                                                                                                                    ;                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |testbench|nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219                                                                                                                                                                                                                                                                                                  ;                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |testbench|nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr                                                                                                                                                                                                                                                                                                  ;                 ;
+--------+---------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nco:nco_inst|nco_nco_ii_0:nco_ii_0 ;
+----------------+----------------------+-----------------------------------------+
; Parameter Name ; Value                ; Type                                    ;
+----------------+----------------------+-----------------------------------------+
; mpr            ; 18                   ; Signed Integer                          ;
; apr            ; 32                   ; Signed Integer                          ;
; apri           ; 16                   ; Signed Integer                          ;
; aprf           ; 32                   ; Signed Integer                          ;
; aprp           ; 16                   ; Signed Integer                          ;
; aprid          ; 21                   ; Signed Integer                          ;
; dpri           ; 4                    ; Signed Integer                          ;
; rdw            ; 18                   ; Signed Integer                          ;
; raw            ; 16                   ; Signed Integer                          ;
; rnw            ; 65536                ; Signed Integer                          ;
; rsf            ; nco_nco_ii_0_sin.hex ; String                                  ;
; rcf            ; nco_nco_ii_0_cos.hex ; String                                  ;
; nc             ; 1                    ; Signed Integer                          ;
; log2nc         ; 0                    ; Signed Integer                          ;
; outselinit     ; -1                   ; Signed Integer                          ;
; paci0          ; 0                    ; Signed Integer                          ;
; paci1          ; 0                    ; Signed Integer                          ;
; paci2          ; 0                    ; Signed Integer                          ;
; paci3          ; 0                    ; Signed Integer                          ;
; paci4          ; 0                    ; Signed Integer                          ;
; paci5          ; 0                    ; Signed Integer                          ;
; paci6          ; 0                    ; Signed Integer                          ;
; paci7          ; 0                    ; Signed Integer                          ;
; hyper_pipeline ; 0                    ; Signed Integer                          ;
+----------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; testbench          ; fft_sim            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_wrapper:fft_wrapper_inst|fft:fft_inst"                                                                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_error   ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; fftpts_in    ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "fftpts_in[12..11]" will be connected to GND. ;
; inverse      ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; source_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; source_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; source_error ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; source_eop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; fftpts_out   ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_wrapper:fft_wrapper_inst|control_for_fft:control_for_fft_longer_inst"                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sink_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_error ; Output ; Info     ; Explicitly unconnected                                                              ;
; inverse    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_wrapper:fft_wrapper_inst"                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; real_power     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; imag_power     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fft_source_sop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_sop       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_eop       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_valid     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002"                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dxxpdo[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nco:nco_inst"                                                                                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clken             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; phi_inc_i[31..26] ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; phi_inc_i[22..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; phi_inc_i[25]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; phi_inc_i[24]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; phi_inc_i[23]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; fsin_o            ; Output ; Warning  ; Output or bidir port (18 bits) is smaller than the port expression (32 bits) it drives.  The 14 most-significant bit(s) in the port expression will be connected to GND. ;
; fcos_o            ; Output ; Warning  ; Output or bidir port (18 bits) is smaller than the port expression (32 bits) it drives.  The 14 most-significant bit(s) in the port expression will be connected to GND. ;
; fcos_o[17..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; out_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed May  8 09:26:38 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fft_sim -c fft_sim --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v
    Info (12023): Found entity 1: fft File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/fft.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft) File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft) File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft) File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd
    Info (12022): Found design unit 1: hyper_opt_pkg (fft) File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft) File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft) File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 89
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 111
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 84
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 149
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 120
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 145
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 128
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_fp File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 160
    Info (12023): Found entity 1: auk_dspip_r22sdf_core File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 116
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 92
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 182
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 97
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 103
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 174
    Info (12023): Found entity 1: auk_dspip_r22sdf_top File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 99
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv
    Info (12023): Found entity 1: fft_fft_ii_0 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/fft_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/nco.v
    Info (12023): Found entity 1: nco File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/nco.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_apr_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v
    Info (12023): Found entity 1: nco_nco_ii_0 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/nco_nco_ii_0.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file fft_wrapper.v
    Info (12023): Found entity 1: fft_wrapper File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft_wrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 2
Warning (10238): Verilog Module Declaration warning at control_for_fft.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "control_for_fft" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/control_for_fft.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_for_fft.v
    Info (12023): Found entity 1: control_for_fft File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/control_for_fft.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at fft_wrapper.v(46): created implicit net for "inverse" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft_wrapper.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(32): created implicit net for "out_valid" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(43): created implicit net for "fft_source_sop_sig" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(44): created implicit net for "sink_sop_sig" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(45): created implicit net for "sink_eop_sig" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(46): created implicit net for "sink_valid_sig" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 46
Info (12127): Elaborating entity "testbench" for the top level hierarchy
Warning (10755): Verilog HDL warning at testbench.v(18): assignments to clk create a combinational loop File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 18
Info (12128): Elaborating entity "nco" for hierarchy "nco:nco_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 33
Info (12128): Elaborating entity "nco_nco_ii_0" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/nco.v Line: 24
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/nco_nco_ii_0.v Line: 242
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf
    Info (12023): Found entity 1: add_sub_hth File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/add_sub_hth.tdf Line: 23
Info (12128): Elaborating entity "add_sub_hth" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/nco_nco_ii_0.v Line: 260
Info (12128): Elaborating entity "asj_dxx" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/nco_nco_ii_0.v Line: 269
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/nco_nco_ii_0.v Line: 276
Info (12128): Elaborating entity "asj_gal" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_gal:ux009" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/nco_nco_ii_0.v Line: 286
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/nco_nco_ii_0.v Line: 293
Info (12128): Elaborating entity "altsyncram" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco_nco_ii_0_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_01g1.tdf
    Info (12023): Found entity 1: altsyncram_01g1 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_01g1.tdf Line: 30
Info (12128): Elaborating entity "altsyncram_01g1" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_01g1:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ehb.tdf
    Info (12023): Found entity 1: mux_ehb File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/mux_ehb.tdf Line: 23
Info (12128): Elaborating entity "mux_ehb" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_01g1:auto_generated|mux_ehb:mux2" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_01g1.tdf Line: 40
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/nco_nco_ii_0.v Line: 304
Info (12128): Elaborating entity "altsyncram" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" with the following parameter: File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco_nco_ii_0_cos.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r0g1.tdf
    Info (12023): Found entity 1: altsyncram_r0g1 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_r0g1.tdf Line: 30
Info (12128): Elaborating entity "altsyncram_r0g1" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_r0g1:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/nco_nco_ii_0.v Line: 317
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/nco_nco_ii_0.v Line: 336
Info (12128): Elaborating entity "lpm_counter" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/nco/synthesis/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rki.tdf
    Info (12023): Found entity 1: cntr_rki File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/cntr_rki.tdf Line: 26
Info (12128): Elaborating entity "cntr_rki" for hierarchy "nco:nco_inst|nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_rki:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "fft_wrapper" for hierarchy "fft_wrapper:fft_wrapper_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 48
Info (12128): Elaborating entity "control_for_fft" for hierarchy "fft_wrapper:fft_wrapper_inst|control_for_fft:control_for_fft_longer_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft_wrapper.v Line: 46
Info (12128): Elaborating entity "fft" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft_wrapper.v Line: 70
Info (12128): Elaborating entity "fft_fft_ii_0" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/fft.v Line: 48
Info (12128): Elaborating entity "auk_dspip_r22sdf_top" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/fft_fft_ii_0.sv Line: 73
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_sink" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 299
Info (12128): Elaborating entity "scfifo" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 163
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_6md1.tdf
    Info (12023): Found entity 1: scfifo_6md1 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/scfifo_6md1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_6md1" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_6md1:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_jv51.tdf
    Info (12023): Found entity 1: a_dpfifo_jv51 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_jv51.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_jv51" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_6md1:auto_generated|a_dpfifo_jv51:dpfifo" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/scfifo_6md1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jen1.tdf
    Info (12023): Found entity 1: altsyncram_jen1 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_jen1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jen1" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_6md1:auto_generated|a_dpfifo_jv51:dpfifo|altsyncram_jen1:FIFOram" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_jv51.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf
    Info (12023): Found entity 1: cmpr_2l8 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/cmpr_2l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_6md1:auto_generated|a_dpfifo_jv51:dpfifo|cmpr_2l8:almost_full_comparer" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_jv51.tdf Line: 53
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_6md1:auto_generated|a_dpfifo_jv51:dpfifo|cmpr_2l8:two_comparison" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_jv51.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d2b.tdf
    Info (12023): Found entity 1: cntr_d2b File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/cntr_d2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_d2b" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_6md1:auto_generated|a_dpfifo_jv51:dpfifo|cntr_d2b:rd_ptr_msb" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_jv51.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q27.tdf
    Info (12023): Found entity 1: cntr_q27 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/cntr_q27.tdf Line: 26
Info (12128): Elaborating entity "cntr_q27" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_6md1:auto_generated|a_dpfifo_jv51:dpfifo|cntr_q27:usedw_counter" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_jv51.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e2b.tdf
    Info (12023): Found entity 1: cntr_e2b File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/cntr_e2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_e2b" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_6md1:auto_generated|a_dpfifo_jv51:dpfifo|cntr_e2b:wr_ptr" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_jv51.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_r22sdf_core" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 416
Info (12128): Elaborating entity "auk_dspip_r22sdf_enable_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 330
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_17j.tdf
    Info (12023): Found entity 1: add_sub_17j File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/add_sub_17j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_17j" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_17j:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_counter" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 115
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qg04.tdf
    Info (12023): Found entity 1: altsyncram_qg04 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_qg04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qg04" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qg04:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_27j.tdf
    Info (12023): Found entity 1: add_sub_27j File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/add_sub_27j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_27j" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg04.tdf
    Info (12023): Found entity 1: altsyncram_eg04 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_eg04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_eg04" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_eg04:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_stg_pipe" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 490
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "apn_fft_mult_can" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|apn_fft_mult_can:\NONA10_C_Mult_Archs:gen_da:gen_da2:gen_infr_3cpx" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 2258
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 2289
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0b04.tdf
    Info (12023): Found entity 1: altsyncram_0b04 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_0b04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0b04" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b04:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_37j.tdf
    Info (12023): Found entity 1: add_sub_37j File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/add_sub_37j.tdf Line: 26
Info (12128): Elaborating entity "add_sub_37j" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_37j:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qa04.tdf
    Info (12023): Found entity 1: altsyncram_qa04 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_qa04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qa04" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:1:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9o34.tdf
    Info (12023): Found entity 1: altsyncram_9o34 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_9o34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9o34" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_9o34:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_da:round_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 2289
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ua04.tdf
    Info (12023): Found entity 1: altsyncram_ua04 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_ua04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ua04" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u704.tdf
    Info (12023): Found entity 1: altsyncram_u704 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_u704.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u704" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u704:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nl34.tdf
    Info (12023): Found entity 1: altsyncram_nl34 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_nl34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nl34" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_nl34:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e704.tdf
    Info (12023): Found entity 1: altsyncram_e704 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_e704.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e704" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_e704:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k704.tdf
    Info (12023): Found entity 1: altsyncram_k704 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_k704.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k704" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k704:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 266
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3k34.tdf
    Info (12023): Found entity 1: altsyncram_3k34 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_3k34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3k34" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_3k34:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vj34.tdf
    Info (12023): Found entity 1: altsyncram_vj34 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_vj34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vj34" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vj34:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 333
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bi34.tdf
    Info (12023): Found entity 1: altsyncram_bi34 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_bi34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bi34" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_bi34:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "auk_dspip_bit_reverse_core" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 462
Info (12128): Elaborating entity "auk_dspip_bit_reverse_addr_control" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 180
Info (12128): Elaborating entity "auk_dspip_bit_reverse_reverse_carry_adder" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 110
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 273
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fd04.tdf
    Info (12023): Found entity 1: altsyncram_fd04 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_fd04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fd04" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_fd04:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_source" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 495
Info (12128): Elaborating entity "scfifo" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 139
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_lnd1.tdf
    Info (12023): Found entity 1: scfifo_lnd1 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/scfifo_lnd1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_lnd1" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_t061.tdf
    Info (12023): Found entity 1: a_dpfifo_t061 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_t061.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_t061" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/scfifo_lnd1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5hn1.tdf
    Info (12023): Found entity 1: altsyncram_5hn1 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/altsyncram_5hn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5hn1" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|altsyncram_5hn1:FIFOram" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_t061.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf
    Info (12023): Found entity 1: cmpr_4l8 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/cmpr_4l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|cmpr_4l8:almost_full_comparer" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_t061.tdf Line: 53
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|cmpr_4l8:two_comparison" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_t061.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf
    Info (12023): Found entity 1: cntr_f2b File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/cntr_f2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_f2b" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|cntr_f2b:rd_ptr_msb" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_t061.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s27.tdf
    Info (12023): Found entity 1: cntr_s27 File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/cntr_s27.tdf Line: 26
Info (12128): Elaborating entity "cntr_s27" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|cntr_s27:usedw_counter" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_t061.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g2b.tdf
    Info (12023): Found entity 1: cntr_g2b File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/cntr_g2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_g2b" for hierarchy "fft_wrapper:fft_wrapper_inst|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|cntr_g2b:wr_ptr" File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/a_dpfifo_t061.tdf Line: 57
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 4
    Warning (12110): Net "fsin_o[31]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
    Warning (12110): Net "fsin_o[30]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
    Warning (12110): Net "fsin_o[29]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
    Warning (12110): Net "fsin_o[28]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
    Warning (12110): Net "fsin_o[27]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
    Warning (12110): Net "fsin_o[26]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
    Warning (12110): Net "fsin_o[25]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
    Warning (12110): Net "fsin_o[24]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
    Warning (12110): Net "fsin_o[23]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
    Warning (12110): Net "fsin_o[22]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
    Warning (12110): Net "fsin_o[21]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
    Warning (12110): Net "fsin_o[20]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
    Warning (12110): Net "fsin_o[19]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
    Warning (12110): Net "fsin_o[18]" is missing source, defaulting to GND File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/testbench.v Line: 6
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.05.08.09:27:32 Progress: Loading sld187e3dc4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld187e3dc4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/ip/sld187e3dc4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld187e3dc4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/ip/sld187e3dc4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld187e3dc4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/ip/sld187e3dc4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld187e3dc4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/ip/sld187e3dc4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld187e3dc4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/ip/sld187e3dc4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/ip/sld187e3dc4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld187e3dc4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /homes/user/stud/fall21/mhr2154/Documents/fft_sim/db/ip/sld187e3dc4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature NCO MegaCore
        Warning (265074): The output signals fsin_o and fcos_o are forced low when the evaluation time expires
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_fft_ii
        Warning (265074): The output signals source_real, source_imag  will go low when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 1240 megabytes
    Info: Processing ended: Wed May  8 09:27:44 2024
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:01:22


