/**
 *
 * @file ADC_RegisterDefines_SSDC.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 15 nov. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 15 nov. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_SS_DC_H_
#define XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_SS_DC_H_

#include <xDriver_MCU/ADC/Peripheral/xHeader/ADC_Enum.h>

/******************************************************************************************
************************************ 20 SSDC *********************************************
******************************************************************************************/
/*--------*/
#define ADC_SS_DC_R_S0DCSEL_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_DC_R_S0DCSEL_BIT    ((UBase_t) 0UL)
#define ADC_SS_DC_R_S0DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_R_S0DCSEL_DC1    ((UBase_t) 0x00000001UL)
#define ADC_SS_DC_R_S0DCSEL_DC2    ((UBase_t) 0x00000002UL)
#define ADC_SS_DC_R_S0DCSEL_DC3    ((UBase_t) 0x00000003UL)
#define ADC_SS_DC_R_S0DCSEL_DC4    ((UBase_t) 0x00000004UL)
#define ADC_SS_DC_R_S0DCSEL_DC5    ((UBase_t) 0x00000005UL)
#define ADC_SS_DC_R_S0DCSEL_DC6    ((UBase_t) 0x00000006UL)
#define ADC_SS_DC_R_S0DCSEL_DC7    ((UBase_t) 0x00000007UL)

#define ADC_SS_DC_S0DCSEL_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_DC_S0DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_S0DCSEL_DC1    ((UBase_t) 0x00000001UL)
#define ADC_SS_DC_S0DCSEL_DC2    ((UBase_t) 0x00000002UL)
#define ADC_SS_DC_S0DCSEL_DC3    ((UBase_t) 0x00000003UL)
#define ADC_SS_DC_S0DCSEL_DC4    ((UBase_t) 0x00000004UL)
#define ADC_SS_DC_S0DCSEL_DC5    ((UBase_t) 0x00000005UL)
#define ADC_SS_DC_S0DCSEL_DC6    ((UBase_t) 0x00000006UL)
#define ADC_SS_DC_S0DCSEL_DC7    ((UBase_t) 0x00000007UL)
/*--------*/

/*--------*/
#define ADC_SS_DC_R_S1DCSEL_MASK    ((UBase_t) 0x000000F0UL)
#define ADC_SS_DC_R_S1DCSEL_BIT    ((UBase_t) 4UL)
#define ADC_SS_DC_R_S1DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_R_S1DCSEL_DC1    ((UBase_t) 0x00000010UL)
#define ADC_SS_DC_R_S1DCSEL_DC2    ((UBase_t) 0x00000020UL)
#define ADC_SS_DC_R_S1DCSEL_DC3    ((UBase_t) 0x00000030UL)
#define ADC_SS_DC_R_S1DCSEL_DC4    ((UBase_t) 0x00000040UL)
#define ADC_SS_DC_R_S1DCSEL_DC5    ((UBase_t) 0x00000050UL)
#define ADC_SS_DC_R_S1DCSEL_DC6    ((UBase_t) 0x00000060UL)
#define ADC_SS_DC_R_S1DCSEL_DC7    ((UBase_t) 0x00000070UL)

#define ADC_SS_DC_S1DCSEL_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_DC_S1DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_S1DCSEL_DC1    ((UBase_t) 0x00000001UL)
#define ADC_SS_DC_S1DCSEL_DC2    ((UBase_t) 0x00000002UL)
#define ADC_SS_DC_S1DCSEL_DC3    ((UBase_t) 0x00000003UL)
#define ADC_SS_DC_S1DCSEL_DC4    ((UBase_t) 0x00000004UL)
#define ADC_SS_DC_S1DCSEL_DC5    ((UBase_t) 0x00000005UL)
#define ADC_SS_DC_S1DCSEL_DC6    ((UBase_t) 0x00000006UL)
#define ADC_SS_DC_S1DCSEL_DC7    ((UBase_t) 0x00000007UL)
/*--------*/

/*--------*/
#define ADC_SS_DC_R_S2DCSEL_MASK    ((UBase_t) 0x00000F00UL)
#define ADC_SS_DC_R_S2DCSEL_BIT    ((UBase_t) 8UL)
#define ADC_SS_DC_R_S2DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_R_S2DCSEL_DC1    ((UBase_t) 0x00000100UL)
#define ADC_SS_DC_R_S2DCSEL_DC2    ((UBase_t) 0x00000200UL)
#define ADC_SS_DC_R_S2DCSEL_DC3    ((UBase_t) 0x00000300UL)
#define ADC_SS_DC_R_S2DCSEL_DC4    ((UBase_t) 0x00000400UL)
#define ADC_SS_DC_R_S2DCSEL_DC5    ((UBase_t) 0x00000500UL)
#define ADC_SS_DC_R_S2DCSEL_DC6    ((UBase_t) 0x00000600UL)
#define ADC_SS_DC_R_S2DCSEL_DC7    ((UBase_t) 0x00000700UL)

#define ADC_SS_DC_S2DCSEL_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_DC_S2DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_S2DCSEL_DC1    ((UBase_t) 0x00000001UL)
#define ADC_SS_DC_S2DCSEL_DC2    ((UBase_t) 0x00000002UL)
#define ADC_SS_DC_S2DCSEL_DC3    ((UBase_t) 0x00000003UL)
#define ADC_SS_DC_S2DCSEL_DC4    ((UBase_t) 0x00000004UL)
#define ADC_SS_DC_S2DCSEL_DC5    ((UBase_t) 0x00000005UL)
#define ADC_SS_DC_S2DCSEL_DC6    ((UBase_t) 0x00000006UL)
#define ADC_SS_DC_S2DCSEL_DC7    ((UBase_t) 0x00000007UL)
/*--------*/

/*--------*/
#define ADC_SS_DC_R_S3DCSEL_MASK    ((UBase_t) 0x0000F000UL)
#define ADC_SS_DC_R_S3DCSEL_BIT    ((UBase_t) 12UL)
#define ADC_SS_DC_R_S3DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_R_S3DCSEL_DC1    ((UBase_t) 0x00001000UL)
#define ADC_SS_DC_R_S3DCSEL_DC2    ((UBase_t) 0x00002000UL)
#define ADC_SS_DC_R_S3DCSEL_DC3    ((UBase_t) 0x00003000UL)
#define ADC_SS_DC_R_S3DCSEL_DC4    ((UBase_t) 0x00004000UL)
#define ADC_SS_DC_R_S3DCSEL_DC5    ((UBase_t) 0x00005000UL)
#define ADC_SS_DC_R_S3DCSEL_DC6    ((UBase_t) 0x00006000UL)
#define ADC_SS_DC_R_S3DCSEL_DC7    ((UBase_t) 0x00007000UL)

#define ADC_SS_DC_S3DCSEL_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_DC_S3DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_S3DCSEL_DC1    ((UBase_t) 0x00000001UL)
#define ADC_SS_DC_S3DCSEL_DC2    ((UBase_t) 0x00000002UL)
#define ADC_SS_DC_S3DCSEL_DC3    ((UBase_t) 0x00000003UL)
#define ADC_SS_DC_S3DCSEL_DC4    ((UBase_t) 0x00000004UL)
#define ADC_SS_DC_S3DCSEL_DC5    ((UBase_t) 0x00000005UL)
#define ADC_SS_DC_S3DCSEL_DC6    ((UBase_t) 0x00000006UL)
#define ADC_SS_DC_S3DCSEL_DC7    ((UBase_t) 0x00000007UL)
/*--------*/

/*--------*/
#define ADC_SS_DC_R_S4DCSEL_MASK    ((UBase_t) 0x000F0000UL)
#define ADC_SS_DC_R_S4DCSEL_BIT    ((UBase_t) 16UL)
#define ADC_SS_DC_R_S4DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_R_S4DCSEL_DC1    ((UBase_t) 0x00010000UL)
#define ADC_SS_DC_R_S4DCSEL_DC2    ((UBase_t) 0x00020000UL)
#define ADC_SS_DC_R_S4DCSEL_DC3    ((UBase_t) 0x00030000UL)
#define ADC_SS_DC_R_S4DCSEL_DC4    ((UBase_t) 0x00040000UL)
#define ADC_SS_DC_R_S4DCSEL_DC5    ((UBase_t) 0x00050000UL)
#define ADC_SS_DC_R_S4DCSEL_DC6    ((UBase_t) 0x00060000UL)
#define ADC_SS_DC_R_S4DCSEL_DC7    ((UBase_t) 0x00070000UL)

#define ADC_SS_DC_S4DCSEL_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_DC_S4DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_S4DCSEL_DC1    ((UBase_t) 0x00000001UL)
#define ADC_SS_DC_S4DCSEL_DC2    ((UBase_t) 0x00000002UL)
#define ADC_SS_DC_S4DCSEL_DC3    ((UBase_t) 0x00000003UL)
#define ADC_SS_DC_S4DCSEL_DC4    ((UBase_t) 0x00000004UL)
#define ADC_SS_DC_S4DCSEL_DC5    ((UBase_t) 0x00000005UL)
#define ADC_SS_DC_S4DCSEL_DC6    ((UBase_t) 0x00000006UL)
#define ADC_SS_DC_S4DCSEL_DC7    ((UBase_t) 0x00000007UL)
/*--------*/

/*--------*/
#define ADC_SS_DC_R_S5DCSEL_MASK    ((UBase_t) 0x00F00000UL)
#define ADC_SS_DC_R_S5DCSEL_BIT    ((UBase_t) 20UL)
#define ADC_SS_DC_R_S5DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_R_S5DCSEL_DC1    ((UBase_t) 0x00100000UL)
#define ADC_SS_DC_R_S5DCSEL_DC2    ((UBase_t) 0x00200000UL)
#define ADC_SS_DC_R_S5DCSEL_DC3    ((UBase_t) 0x00300000UL)
#define ADC_SS_DC_R_S5DCSEL_DC4    ((UBase_t) 0x00400000UL)
#define ADC_SS_DC_R_S5DCSEL_DC5    ((UBase_t) 0x00500000UL)
#define ADC_SS_DC_R_S5DCSEL_DC6    ((UBase_t) 0x00600000UL)
#define ADC_SS_DC_R_S5DCSEL_DC7    ((UBase_t) 0x00700000UL)

#define ADC_SS_DC_S5DCSEL_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_DC_S5DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_S5DCSEL_DC1    ((UBase_t) 0x00000001UL)
#define ADC_SS_DC_S5DCSEL_DC2    ((UBase_t) 0x00000002UL)
#define ADC_SS_DC_S5DCSEL_DC3    ((UBase_t) 0x00000003UL)
#define ADC_SS_DC_S5DCSEL_DC4    ((UBase_t) 0x00000004UL)
#define ADC_SS_DC_S5DCSEL_DC5    ((UBase_t) 0x00000005UL)
#define ADC_SS_DC_S5DCSEL_DC6    ((UBase_t) 0x00000006UL)
#define ADC_SS_DC_S5DCSEL_DC7    ((UBase_t) 0x00000007UL)
/*--------*/

/*--------*/
#define ADC_SS_DC_R_S6DCSEL_MASK    ((UBase_t) 0x0F000000UL)
#define ADC_SS_DC_R_S6DCSEL_BIT    ((UBase_t) 24UL)
#define ADC_SS_DC_R_S6DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_R_S6DCSEL_DC1    ((UBase_t) 0x01000000UL)
#define ADC_SS_DC_R_S6DCSEL_DC2    ((UBase_t) 0x02000000UL)
#define ADC_SS_DC_R_S6DCSEL_DC3    ((UBase_t) 0x03000000UL)
#define ADC_SS_DC_R_S6DCSEL_DC4    ((UBase_t) 0x04000000UL)
#define ADC_SS_DC_R_S6DCSEL_DC5    ((UBase_t) 0x05000000UL)
#define ADC_SS_DC_R_S6DCSEL_DC6    ((UBase_t) 0x06000000UL)
#define ADC_SS_DC_R_S6DCSEL_DC7    ((UBase_t) 0x07000000UL)

#define ADC_SS_DC_S6DCSEL_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_DC_S6DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_S6DCSEL_DC1    ((UBase_t) 0x00000001UL)
#define ADC_SS_DC_S6DCSEL_DC2    ((UBase_t) 0x00000002UL)
#define ADC_SS_DC_S6DCSEL_DC3    ((UBase_t) 0x00000003UL)
#define ADC_SS_DC_S6DCSEL_DC4    ((UBase_t) 0x00000004UL)
#define ADC_SS_DC_S6DCSEL_DC5    ((UBase_t) 0x00000005UL)
#define ADC_SS_DC_S6DCSEL_DC6    ((UBase_t) 0x00000006UL)
#define ADC_SS_DC_S6DCSEL_DC7    ((UBase_t) 0x00000007UL)
/*--------*/

/*--------*/
#define ADC_SS_DC_R_S7DCSEL_MASK    ((UBase_t) 0xF0000000UL)
#define ADC_SS_DC_R_S7DCSEL_BIT    ((UBase_t) 28UL)
#define ADC_SS_DC_R_S7DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_R_S7DCSEL_DC1    ((UBase_t) 0x10000000UL)
#define ADC_SS_DC_R_S7DCSEL_DC2    ((UBase_t) 0x2000000UL)
#define ADC_SS_DC_R_S7DCSEL_DC3    ((UBase_t) 0x30000000UL)
#define ADC_SS_DC_R_S7DCSEL_DC4    ((UBase_t) 0x40000000UL)
#define ADC_SS_DC_R_S7DCSEL_DC5    ((UBase_t) 0x50000000UL)
#define ADC_SS_DC_R_S7DCSEL_DC6    ((UBase_t) 0x60000000UL)
#define ADC_SS_DC_R_S7DCSEL_DC7    ((UBase_t) 0x70000000UL)

#define ADC_SS_DC_S7DCSEL_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_SS_DC_S7DCSEL_DC0    ((UBase_t) 0x00000000UL)
#define ADC_SS_DC_S7DCSEL_DC1    ((UBase_t) 0x00000001UL)
#define ADC_SS_DC_S7DCSEL_DC2    ((UBase_t) 0x00000002UL)
#define ADC_SS_DC_S7DCSEL_DC3    ((UBase_t) 0x00000003UL)
#define ADC_SS_DC_S7DCSEL_DC4    ((UBase_t) 0x00000004UL)
#define ADC_SS_DC_S7DCSEL_DC5    ((UBase_t) 0x00000005UL)
#define ADC_SS_DC_S7DCSEL_DC6    ((UBase_t) 0x00000006UL)
#define ADC_SS_DC_S7DCSEL_DC7    ((UBase_t) 0x00000007UL)
/*--------*/

#endif /* XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_SS_DC_H_ */
