// Seed: 253813240
module module_0 (
    output wand id_0,
    output wand id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    input wand id_6,
    input supply0 id_7,
    output tri id_8,
    output tri0 id_9
);
  wire id_11;
  final $display(id_4, 1, 1, id_4);
  assign id_11 = 1'b0;
  wire id_12, id_13;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply1 id_0
    , id_3,
    input supply0 id_1
);
  supply1 id_4 = 1;
  assign id_3[1 : 1] = id_0;
  id_5(
      .id_0(id_3)
  );
  assign id_4 = id_0;
  real id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_0,
      id_1,
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  always @(posedge 1'h0);
endmodule
