v 20201216 2
C 1600 2500 1 270 0 in-1.sym
{
T 1900 2500 5 10 0 0 270 0 1
device=INPUT
T 1700 2525 5 10 1 1 0 3 1
refdes=S0
T 2100 2500 5 10 0 0 270 0 1
footprint=anchor
}
C 10000 2800 1 0 0 out-1.sym
{
T 10000 3100 5 10 0 0 0 0 1
device=OUTPUT
T 10600 2900 5 10 1 1 0 0 1
refdes=Q
T 10000 3300 5 10 0 0 0 0 1
footprint=anchor
}
C 300 1500 1 0 0 in-1.sym
{
T 300 1800 5 10 0 0 0 0 1
device=INPUT
T 600 1625 5 10 1 1 0 3 1
refdes=D0
T 300 2000 5 10 0 0 0 0 1
footprint=anchor
}
C 800 400 1 0 0 gnd-1.sym
C 300 2300 1 0 0 in-1.sym
{
T 300 2600 5 10 0 0 0 0 1
device=INPUT
T 300 2800 5 10 0 0 0 0 1
footprint=anchor
T 600 2425 5 10 1 1 0 3 1
refdes=Vdd
}
C 900 1300 1 0 0 notb.sym
{
T 1325 1600 5 10 1 1 0 4 1
refdes=I0
}
C 1700 1200 1 0 0 nandod.sym
{
T 2100 1700 5 10 1 1 0 4 1
refdes=O0
}
C 1900 900 1 0 0 gnd-1.sym
N 1700 1900 1700 1800 4
N 10000 2900 10000 1700 4
C 4100 2500 1 270 0 in-1.sym
{
T 4400 2500 5 10 0 0 270 0 1
device=INPUT
T 4600 2500 5 10 0 0 270 0 1
footprint=anchor
T 4200 2525 5 10 1 1 0 3 1
refdes=S1
}
C 2800 1500 1 0 0 in-1.sym
{
T 2800 1800 5 10 0 0 0 0 1
device=INPUT
T 2800 2000 5 10 0 0 0 0 1
footprint=anchor
T 3100 1625 5 10 1 1 0 3 1
refdes=D1
}
C 3300 400 1 0 0 gnd-1.sym
C 3400 1300 1 0 0 notb.sym
{
T 3825 1600 5 10 1 1 0 4 1
refdes=I1
}
C 4200 1200 1 0 0 nandod.sym
{
T 4600 1700 5 10 1 1 0 4 1
refdes=O1
}
C 4400 900 1 0 0 gnd-1.sym
N 4200 1900 4200 1800 4
C 6600 2500 1 270 0 in-1.sym
{
T 6900 2500 5 10 0 0 270 0 1
device=INPUT
T 7100 2500 5 10 0 0 270 0 1
footprint=anchor
T 6700 2525 5 10 1 1 0 3 1
refdes=S2
}
C 5300 1500 1 0 0 in-1.sym
{
T 5300 1800 5 10 0 0 0 0 1
device=INPUT
T 5300 2000 5 10 0 0 0 0 1
footprint=anchor
T 5600 1625 5 10 1 1 0 3 1
refdes=D2
}
C 5800 400 1 0 0 gnd-1.sym
C 5900 1300 1 0 0 notb.sym
{
T 6325 1600 5 10 1 1 0 4 1
refdes=I2
}
C 6700 1200 1 0 0 nandod.sym
{
T 7100 1700 5 10 1 1 0 4 1
refdes=O2
}
C 6900 900 1 0 0 gnd-1.sym
N 6700 1900 6700 1800 4
C 9100 2500 1 270 0 in-1.sym
{
T 9400 2500 5 10 0 0 270 0 1
device=INPUT
T 9600 2500 5 10 0 0 270 0 1
footprint=anchor
T 9200 2525 5 10 1 1 0 3 1
refdes=S3
}
C 7800 1500 1 0 0 in-1.sym
{
T 7800 1800 5 10 0 0 0 0 1
device=INPUT
T 7800 2000 5 10 0 0 0 0 1
footprint=anchor
T 8100 1625 5 10 1 1 0 3 1
refdes=D3
}
C 8300 400 1 0 0 gnd-1.sym
C 8400 1300 1 0 0 notb.sym
{
T 8825 1600 5 10 1 1 0 4 1
refdes=I3
}
C 9200 1200 1 0 0 nandod.sym
{
T 9600 1700 5 10 1 1 0 4 1
refdes=O3
}
C 9400 900 1 0 0 gnd-1.sym
N 9200 1900 9200 1800 4
N 10000 2900 2500 2900 4
N 2500 2900 2500 1700 4
N 5000 1700 5000 2900 4
N 7500 1700 7500 2900 4
C 1000 700 1 90 0 resistor-1.sym
{
T 600 1000 5 10 0 0 90 0 1
device=RESISTOR
T 900 925 5 10 1 1 0 2 1
refdes=R0
T 800 1100 5 10 1 1 0 7 1
value=100k
}
C 3500 700 1 90 0 resistor-1.sym
{
T 3100 1000 5 10 0 0 90 0 1
device=RESISTOR
T 3400 925 5 10 1 1 0 2 1
refdes=R1
T 3300 1100 5 10 1 1 0 7 1
value=100k
}
C 6000 700 1 90 0 resistor-1.sym
{
T 5600 1000 5 10 0 0 90 0 1
device=RESISTOR
T 5900 925 5 10 1 1 0 2 1
refdes=R2
T 5800 1100 5 10 1 1 0 7 1
value=100k
}
C 8500 700 1 90 0 resistor-1.sym
{
T 8100 1000 5 10 0 0 90 0 1
device=RESISTOR
T 8400 925 5 10 1 1 0 2 1
refdes=R3
T 8300 1100 5 10 1 1 0 7 1
value=100k
}
C 300 600 1 0 0 in-1.sym
{
T 300 900 5 10 0 0 0 0 1
device=INPUT
T 300 1100 5 10 0 0 0 0 1
footprint=anchor
T 600 675 5 10 1 1 180 3 1
refdes=GND
}
C 700 2400 1 0 0 vdd-1.sym
C 3600 1900 1 0 0 vdd-1.sym
C 6100 1900 1 0 0 vdd-1.sym
C 8600 1900 1 0 0 vdd-1.sym
C 1200 1000 1 0 0 gnd-1.sym
C 3700 1000 1 0 0 gnd-1.sym
C 6200 1000 1 0 0 gnd-1.sym
C 8700 1000 1 0 0 gnd-1.sym
C 1100 1900 1 0 0 vdd-1.sym
