# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:11:22 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 14:11:24 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:11:24 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 14:11:25 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:11:25 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 14:11:26 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:11:26 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# ** Error: (vlog-13069) ../../verilog/ctrl/arr_controller.v(429): near "edgecnt": syntax error, unexpected IDENTIFIER, expecting '('.
# ** Error: (vlog-13069) ../../verilog/ctrl/arr_controller.v(435): near "end": syntax error, unexpected end.
# End time: 14:11:27 on May 04,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 13
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ../../verilog/ctrl/arr_controller.v  "
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:14:19 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 14:14:21 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:14:21 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 14:14:23 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:14:23 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 14:14:24 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:14:24 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# ** Error: (vlog-13069) ../../verilog/ctrl/arr_controller.v(435): near "endcase": syntax error, unexpected endcase.
# End time: 14:14:26 on May 04,2022, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ./runsim.do line 13
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr ../../verilog/ctrl/arr_controller.v  "
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:27:56 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 14:27:58 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:27:58 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 14:28:00 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:28:00 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 14:28:02 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:28:02 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Compiling module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 14:28:04 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:28:04 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:28:06 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 14:28:06 on May 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Note: $finish    : tb_ctrl.v(92)
#    Time: 17175 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 92
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:40:33 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 14:40:35 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:40:35 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 14:40:36 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:40:36 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 14:40:37 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:40:37 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Compiling module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 14:40:39 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:40:39 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:40:40 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:40:46 on May 04,2022, Elapsed time: 0:12:40
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 14:40:46 on May 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Note: $finish    : tb_ctrl.v(92)
#    Time: 17175 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 92
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:46:57 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 14:46:59 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:46:59 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 14:47:01 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:47:01 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 14:47:03 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:47:03 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Compiling module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 14:47:05 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 14:47:05 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:47:07 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 14:47:13 on May 04,2022, Elapsed time: 0:06:27
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 14:47:13 on May 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Note: $finish    : tb_ctrl.v(92)
#    Time: 17175 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 92
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:01:04 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 15:01:06 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:01:06 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 15:01:08 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:01:08 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 15:01:10 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:01:10 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Compiling module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 15:01:11 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:01:11 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:01:13 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 15:01:18 on May 04,2022, Elapsed time: 0:14:05
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 15:01:18 on May 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Note: $finish    : tb_ctrl.v(92)
#    Time: 17175 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 92
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:24:45 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 15:24:47 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:24:47 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 15:24:49 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:24:49 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 15:24:51 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:24:51 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Compiling module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 15:24:52 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:24:53 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:24:55 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 15:25:00 on May 04,2022, Elapsed time: 0:23:42
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 15:25:00 on May 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Note: $finish    : tb_ctrl.v(92)
#    Time: 17175 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 92
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:31:42 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 15:31:45 on May 04,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:31:45 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 15:31:47 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:31:47 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 15:31:49 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:31:49 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Skipping module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 15:31:51 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:31:51 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:31:52 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:31:57 on May 04,2022, Elapsed time: 0:06:57
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 15:31:57 on May 04,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Note: $finish    : tb_ctrl.v(92)
#    Time: 17175 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 92
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:42:29 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 15:42:31 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:42:31 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 15:42:33 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:42:33 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 15:42:35 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:42:35 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Compiling module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 15:42:37 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:42:37 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:42:39 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 15:42:44 on May 04,2022, Elapsed time: 0:10:47
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 15:42:44 on May 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Error: (vish-4014) No objects found matching '/testbench/ARR_CTRL_16x16_0/peitcntahead'.
# Executing ONERROR command at macro ./waveformat.do line 21
# ** Note: $finish    : tb_ctrl.v(92)
#    Time: 17175 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 92
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:46:07 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 15:46:09 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:46:10 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 15:46:12 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:46:12 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 15:46:14 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:46:14 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Skipping module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 15:46:16 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:46:16 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:46:18 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 15:46:27 on May 04,2022, Elapsed time: 0:03:43
# Errors: 3, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 15:46:27 on May 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Note: $finish    : tb_ctrl.v(97)
#    Time: 17175 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 97
# Causality operation skipped due to absence of debug database file
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:51:59 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 15:52:02 on May 04,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:52:02 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 15:52:04 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:52:04 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 15:52:05 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:52:05 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Skipping module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 15:52:07 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:52:07 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:52:09 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 15:52:15 on May 04,2022, Elapsed time: 0:05:48
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 15:52:15 on May 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Note: $finish    : tb_ctrl.v(96)
#    Time: 17175 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 96
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:54:12 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 15:54:14 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:54:14 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 15:54:16 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:54:16 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 15:54:17 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:54:18 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Skipping module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 15:54:19 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:54:19 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:54:21 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 15:54:28 on May 04,2022, Elapsed time: 0:02:13
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 15:54:28 on May 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Note: $finish    : tb_ctrl.v(96)
#    Time: 17175 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 96
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:59:29 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 15:59:31 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:59:31 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 15:59:32 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:59:32 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 15:59:34 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:59:34 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Skipping module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 15:59:35 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 15:59:35 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:59:37 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 15:59:47 on May 04,2022, Elapsed time: 0:05:19
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 15:59:47 on May 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Note: $finish    : tb_ctrl.v(98)
#    Time: 17175 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 98
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:03:31 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 16:03:33 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:03:33 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 16:03:35 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:03:35 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 16:03:37 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:03:37 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Skipping module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 16:03:39 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:03:39 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:03:41 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 16:03:52 on May 04,2022, Elapsed time: 0:04:05
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 16:03:52 on May 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Note: $finish    : tb_ctrl.v(98)
#    Time: 17195 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 98
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:06:47 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 16:06:49 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:06:49 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 16:06:52 on May 04,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:06:52 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 16:06:54 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:06:55 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Skipping module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 16:06:56 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:06:56 on May 04,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:06:58 on May 04,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 16:07:11 on May 04,2022, Elapsed time: 0:03:19
# Errors: 0, Warnings: 1
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 16:07:11 on May 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Note: $finish    : tb_ctrl.v(98)
#    Time: 17175 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 98
