#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Aug 17 12:44:31 2016
# Process ID: 23191
# Current directory: /home/bas/workspace/DCS_V4/DCS_V4.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/bas/workspace/DCS_V4/DCS_V4.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/bas/workspace/DCS_V4/DCS_V4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1698 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bas/workspace/DCS_V4/DCS_V4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/bas/workspace/DCS_V4/DCS_V4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/bas/workspace/DCS_V4/DCS_V4.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/bas/workspace/DCS_V4/DCS_V4.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/bas/workspace/DCS_V4/DCS_V4.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/bas/workspace/DCS_V4/DCS_V4.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/bas/workspace/DCS_V4/DCS_V4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/bas/workspace/DCS_V4/DCS_V4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/bas/workspace/DCS_V4/DCS_V4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bas/workspace/DCS_V4/DCS_V4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/bas/workspace/DCS_V4/DCS_V4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1725.621 ; gain = 486.523 ; free physical = 970 ; free virtual = 8158
Finished Parsing XDC File [/home/bas/workspace/DCS_V4/DCS_V4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/bas/workspace/DCS_V4/DCS_V4.srcs/constrs_1/new/Enc_con.xdc]
Finished Parsing XDC File [/home/bas/workspace/DCS_V4/DCS_V4.srcs/constrs_1/new/Enc_con.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1726.621 ; gain = 816.559 ; free physical = 990 ; free virtual = 8157
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1798.656 ; gain = 64.031 ; free physical = 989 ; free virtual = 8156
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 15cfb76fd

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12034a3e5

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1798.656 ; gain = 0.000 ; free physical = 987 ; free virtual = 8155

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 66 cells.
Phase 2 Constant Propagation | Checksum: 121ee4e96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1798.656 ; gain = 0.000 ; free physical = 987 ; free virtual = 8154

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4838 unconnected nets.
INFO: [Opt 31-140] Inserted 12 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 354 unconnected cells.
Phase 3 Sweep | Checksum: cad7d116

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1798.656 ; gain = 0.000 ; free physical = 987 ; free virtual = 8154

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1798.656 ; gain = 0.000 ; free physical = 987 ; free virtual = 8154
Ending Logic Optimization Task | Checksum: cad7d116

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1798.656 ; gain = 0.000 ; free physical = 987 ; free virtual = 8154

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cad7d116

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1798.656 ; gain = 0.000 ; free physical = 987 ; free virtual = 8154
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1798.656 ; gain = 72.035 ; free physical = 987 ; free virtual = 8154
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1798.656 ; gain = 0.000 ; free physical = 983 ; free virtual = 8154
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bas/workspace/DCS_V4/DCS_V4.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1798.656 ; gain = 0.000 ; free physical = 975 ; free virtual = 8149
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1798.656 ; gain = 0.000 ; free physical = 975 ; free virtual = 8149

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 352d2bb6

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1798.656 ; gain = 0.000 ; free physical = 974 ; free virtual = 8149
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 352d2bb6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1814.664 ; gain = 16.008 ; free physical = 963 ; free virtual = 8142

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 352d2bb6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1814.664 ; gain = 16.008 ; free physical = 963 ; free virtual = 8142

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: af8d9a1f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1814.664 ; gain = 16.008 ; free physical = 963 ; free virtual = 8142
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11171718a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1814.664 ; gain = 16.008 ; free physical = 963 ; free virtual = 8142

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1724f0dd5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1814.664 ; gain = 16.008 ; free physical = 935 ; free virtual = 8116
Phase 1.2.1 Place Init Design | Checksum: 1441545a8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1820.684 ; gain = 22.027 ; free physical = 911 ; free virtual = 8093
Phase 1.2 Build Placer Netlist Model | Checksum: 1441545a8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1820.684 ; gain = 22.027 ; free physical = 911 ; free virtual = 8093

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1441545a8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1820.684 ; gain = 22.027 ; free physical = 911 ; free virtual = 8093
Phase 1.3 Constrain Clocks/Macros | Checksum: 1441545a8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1820.684 ; gain = 22.027 ; free physical = 911 ; free virtual = 8093
Phase 1 Placer Initialization | Checksum: 1441545a8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1820.684 ; gain = 22.027 ; free physical = 911 ; free virtual = 8093

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1aba8e47e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 903 ; free virtual = 8086

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aba8e47e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 902 ; free virtual = 8086

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16e07f500

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 899 ; free virtual = 8082

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11dcd0166

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 899 ; free virtual = 8082

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 11dcd0166

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 899 ; free virtual = 8082

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1de3ddd1e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:31 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 898 ; free virtual = 8082

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d5f14b21

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 896 ; free virtual = 8080

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1f635a38d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 896 ; free virtual = 8080
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1f635a38d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 896 ; free virtual = 8080

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1f635a38d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 896 ; free virtual = 8080

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1f635a38d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 896 ; free virtual = 8080
Phase 3.7 Small Shape Detail Placement | Checksum: 1f635a38d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 896 ; free virtual = 8080

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1cba52f7d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 896 ; free virtual = 8080
Phase 3 Detail Placement | Checksum: 1cba52f7d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 896 ; free virtual = 8080

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 155e34a49

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 155e34a49

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 155e34a49

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: f6c8d625

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: f6c8d625

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080
Phase 4.1.3.1 PCOPT Shape updates | Checksum: f6c8d625

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 7ca8e405

Time (s): cpu = 00:01:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080
INFO: [Place 30-746] Post Placement Timing Summary WNS=-104.550. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 7ca8e405

Time (s): cpu = 00:01:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080
Phase 4.1.3 Post Placement Optimization | Checksum: 7ca8e405

Time (s): cpu = 00:01:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080
Phase 4.1 Post Commit Optimization | Checksum: 7ca8e405

Time (s): cpu = 00:01:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 7ca8e405

Time (s): cpu = 00:01:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 7ca8e405

Time (s): cpu = 00:01:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 7ca8e405

Time (s): cpu = 00:01:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080
Phase 4.4 Placer Reporting | Checksum: 7ca8e405

Time (s): cpu = 00:01:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 8b78025d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8b78025d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080
Ending Placer Task | Checksum: 222169df

Time (s): cpu = 00:01:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1880.711 ; gain = 82.055 ; free physical = 895 ; free virtual = 8080
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1880.711 ; gain = 0.000 ; free physical = 877 ; free virtual = 8080
report_io: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1880.711 ; gain = 0.000 ; free physical = 890 ; free virtual = 8078
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1880.711 ; gain = 0.000 ; free physical = 890 ; free virtual = 8078
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1880.711 ; gain = 0.000 ; free physical = 890 ; free virtual = 8078
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f1372b5 ConstDB: 0 ShapeSum: 130df72a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c26e8a34

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1880.711 ; gain = 0.000 ; free physical = 837 ; free virtual = 8028

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c26e8a34

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1880.711 ; gain = 0.000 ; free physical = 834 ; free virtual = 8025

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c26e8a34

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1886.742 ; gain = 6.031 ; free physical = 805 ; free virtual = 7996
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: fc6cc0bf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 780 ; free virtual = 7973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-102.012| TNS=-17581.045| WHS=-2.580 | THS=-528.467|

Phase 2 Router Initialization | Checksum: f3b93cb2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 780 ; free virtual = 7973

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c8520d65

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 768 ; free virtual = 7961

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3821
 Number of Nodes with overlaps = 408
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 144c4a416

Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 767 ; free virtual = 7960
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-108.672| TNS=-19428.547| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1f2e48077

Time (s): cpu = 00:01:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 767 ; free virtual = 7960

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1f0ea9a86

Time (s): cpu = 00:01:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 767 ; free virtual = 7960
Phase 4.1.2 GlobIterForTiming | Checksum: 1ae4494fe

Time (s): cpu = 00:01:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 761 ; free virtual = 7954
Phase 4.1 Global Iteration 0 | Checksum: 1ae4494fe

Time (s): cpu = 00:01:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 761 ; free virtual = 7954

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1c6c8642d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 761 ; free virtual = 7954
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-108.362| TNS=-19495.184| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 110b919ea

Time (s): cpu = 00:01:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 761 ; free virtual = 7954

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: f9dcae09

Time (s): cpu = 00:01:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 761 ; free virtual = 7954
Phase 4.2.2 GlobIterForTiming | Checksum: bf0f437a

Time (s): cpu = 00:01:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 761 ; free virtual = 7954
Phase 4.2 Global Iteration 1 | Checksum: bf0f437a

Time (s): cpu = 00:01:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 761 ; free virtual = 7954

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 327
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: ab6c78af

Time (s): cpu = 00:01:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 752 ; free virtual = 7945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-111.399| TNS=-19798.951| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: f7ae1152

Time (s): cpu = 00:01:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 752 ; free virtual = 7945
Phase 4 Rip-up And Reroute | Checksum: f7ae1152

Time (s): cpu = 00:01:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 752 ; free virtual = 7945

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 183b8525d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:38 . Memory (MB): peak = 1906.742 ; gain = 26.031 ; free physical = 752 ; free virtual = 7945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-108.362| TNS=-19495.184| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 27409d734

Time (s): cpu = 00:01:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1955.727 ; gain = 75.016 ; free physical = 705 ; free virtual = 7898

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27409d734

Time (s): cpu = 00:01:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1955.727 ; gain = 75.016 ; free physical = 705 ; free virtual = 7898
Phase 5 Delay and Skew Optimization | Checksum: 27409d734

Time (s): cpu = 00:01:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1955.727 ; gain = 75.016 ; free physical = 705 ; free virtual = 7898

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 273ac4d35

Time (s): cpu = 00:01:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1955.727 ; gain = 75.016 ; free physical = 704 ; free virtual = 7897
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-108.364| TNS=-19494.176| WHS=-0.253 | THS=-1.181 |


Phase 6.2 Lut RouteThru Assignment for hold
Phase 6.2 Lut RouteThru Assignment for hold | Checksum: 13c5c2053

Time (s): cpu = 00:04:18 ; elapsed = 00:01:02 . Memory (MB): peak = 3764.727 ; gain = 1884.016 ; free physical = 132 ; free virtual = 6095
Phase 6 Post Hold Fix | Checksum: 13c5c2053

Time (s): cpu = 00:04:18 ; elapsed = 00:01:02 . Memory (MB): peak = 3764.727 ; gain = 1884.016 ; free physical = 132 ; free virtual = 6095
WARNING: [Route 35-446] The router encountered 198 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack.
Resolution: Run report_timing on the design before routing to identify timing paths with higher hold violations and low or negative setup margin.

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.6029 %
  Global Horizontal Routing Utilization  = 16.5722 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X3Y54 -> INT_R_X3Y54
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
Phase 7 Route finalize | Checksum: d711dce4

Time (s): cpu = 00:04:19 ; elapsed = 00:01:02 . Memory (MB): peak = 3764.727 ; gain = 1884.016 ; free physical = 132 ; free virtual = 6095

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d711dce4

Time (s): cpu = 00:04:19 ; elapsed = 00:01:02 . Memory (MB): peak = 3764.727 ; gain = 1884.016 ; free physical = 132 ; free virtual = 6095

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 137a9811f

Time (s): cpu = 00:04:20 ; elapsed = 00:01:03 . Memory (MB): peak = 3764.727 ; gain = 1884.016 ; free physical = 132 ; free virtual = 6094

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 213e3fb20

Time (s): cpu = 00:04:22 ; elapsed = 00:01:04 . Memory (MB): peak = 3764.727 ; gain = 1884.016 ; free physical = 132 ; free virtual = 6095
INFO: [Route 35-57] Estimated Timing Summary | WNS=-108.364| TNS=-19582.467| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 213e3fb20

Time (s): cpu = 00:04:22 ; elapsed = 00:01:04 . Memory (MB): peak = 3764.727 ; gain = 1884.016 ; free physical = 132 ; free virtual = 6095
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:22 ; elapsed = 00:01:04 . Memory (MB): peak = 3764.727 ; gain = 1884.016 ; free physical = 132 ; free virtual = 6095

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:24 ; elapsed = 00:01:05 . Memory (MB): peak = 3764.844 ; gain = 1884.133 ; free physical = 132 ; free virtual = 6095
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3796.742 ; gain = 0.000 ; free physical = 133 ; free virtual = 6093
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bas/workspace/DCS_V4/DCS_V4.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Aug 17 12:47:16 2016...
