<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_cpu_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim_cpu" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="28fs"></ZoomStartTime>
      <ZoomEndTime time="99129fs"></ZoomEndTime>
      <Cursor1Time time="39228fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="166"></NameColumnWidth>
      <ValueColumnWidth column_width="79"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="48" />
   <wvobject type="logic" fp_name="/sim_cpu/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/ctr">
      <obj_property name="ElementShortName">ctr[2:0]</obj_property>
      <obj_property name="ObjectShortName">ctr[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/instruction">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/data_rs1">
      <obj_property name="ElementShortName">data_rs1[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_rs1[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/data_rs2">
      <obj_property name="ElementShortName">data_rs2[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_rs2[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/data_rd">
      <obj_property name="ElementShortName">data_rd[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_rd[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/imm">
      <obj_property name="ElementShortName">imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/instruction_code">
      <obj_property name="ElementShortName">instruction_code[5:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_code[5:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/addr_rs1">
      <obj_property name="ElementShortName">addr_rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rs1[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/addr_rs2">
      <obj_property name="ElementShortName">addr_rs2[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rs2[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/addr_rd">
      <obj_property name="ElementShortName">addr_rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rd[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/lhs_type">
      <obj_property name="ElementShortName">lhs_type[1:0]</obj_property>
      <obj_property name="ObjectShortName">lhs_type[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/rhs_type">
      <obj_property name="ElementShortName">rhs_type[1:0]</obj_property>
      <obj_property name="ObjectShortName">rhs_type[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/_en_load_rs1">
      <obj_property name="ElementShortName">_en_load_rs1</obj_property>
      <obj_property name="ObjectShortName">_en_load_rs1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/_en_load_rs2">
      <obj_property name="ElementShortName">_en_load_rs2</obj_property>
      <obj_property name="ObjectShortName">_en_load_rs2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/_en_store_rd">
      <obj_property name="ElementShortName">_en_store_rd</obj_property>
      <obj_property name="ObjectShortName">_en_store_rd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/_en_store_main">
      <obj_property name="ElementShortName">_en_store_main</obj_property>
      <obj_property name="ObjectShortName">_en_store_main</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/_en_load_main">
      <obj_property name="ElementShortName">_en_load_main</obj_property>
      <obj_property name="ObjectShortName">_en_load_main</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_fetch">
      <obj_property name="ElementShortName">en_fetch</obj_property>
      <obj_property name="ObjectShortName">en_fetch</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_update_pc">
      <obj_property name="ElementShortName">en_update_pc</obj_property>
      <obj_property name="ObjectShortName">en_update_pc</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_load_rs1">
      <obj_property name="ElementShortName">en_load_rs1</obj_property>
      <obj_property name="ObjectShortName">en_load_rs1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_load_rs2">
      <obj_property name="ElementShortName">en_load_rs2</obj_property>
      <obj_property name="ObjectShortName">en_load_rs2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_store_rd">
      <obj_property name="ElementShortName">en_store_rd</obj_property>
      <obj_property name="ObjectShortName">en_store_rd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_store_main">
      <obj_property name="ElementShortName">en_store_main</obj_property>
      <obj_property name="ObjectShortName">en_store_main</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_load_main">
      <obj_property name="ElementShortName">en_load_main</obj_property>
      <obj_property name="ObjectShortName">en_load_main</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/fetcher_option">
      <obj_property name="ElementShortName">fetcher_option[1:0]</obj_property>
      <obj_property name="ObjectShortName">fetcher_option[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/_fetcher_option">
      <obj_property name="ElementShortName">_fetcher_option[1:0]</obj_property>
      <obj_property name="ObjectShortName">_fetcher_option[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/memory_option">
      <obj_property name="ElementShortName">memory_option[2:0]</obj_property>
      <obj_property name="ObjectShortName">memory_option[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/exec0/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/lhs_type">
      <obj_property name="ElementShortName">lhs_type[1:0]</obj_property>
      <obj_property name="ObjectShortName">lhs_type[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/rhs_type">
      <obj_property name="ElementShortName">rhs_type[1:0]</obj_property>
      <obj_property name="ObjectShortName">rhs_type[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/instruction_code">
      <obj_property name="ElementShortName">instruction_code[5:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_code[5:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/data_rs1">
      <obj_property name="ElementShortName">data_rs1[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_rs1[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/data_rs2">
      <obj_property name="ElementShortName">data_rs2[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_rs2[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/imm">
      <obj_property name="ElementShortName">imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/pc">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/data_rd">
      <obj_property name="ElementShortName">data_rd[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_rd[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/default_update_pc_type">
      <obj_property name="ElementShortName">default_update_pc_type[1:0]</obj_property>
      <obj_property name="ObjectShortName">default_update_pc_type[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/update_pc_type">
      <obj_property name="ElementShortName">update_pc_type[1:0]</obj_property>
      <obj_property name="ObjectShortName">update_pc_type[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/alucode">
      <obj_property name="ElementShortName">alucode[3:0]</obj_property>
      <obj_property name="ObjectShortName">alucode[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/rhs">
      <obj_property name="ElementShortName">rhs[31:0]</obj_property>
      <obj_property name="ObjectShortName">rhs[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/lhs">
      <obj_property name="ElementShortName">lhs[31:0]</obj_property>
      <obj_property name="ObjectShortName">lhs[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/alu0/alu_op">
      <obj_property name="ElementShortName">alu_op[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_op[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/alu0/lhs">
      <obj_property name="ElementShortName">lhs[31:0]</obj_property>
      <obj_property name="ObjectShortName">lhs[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/alu0/rhs">
      <obj_property name="ElementShortName">rhs[31:0]</obj_property>
      <obj_property name="ObjectShortName">rhs[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/alu0/dst">
      <obj_property name="ElementShortName">dst[31:0]</obj_property>
      <obj_property name="ObjectShortName">dst[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/exec0/alu0/_dst">
      <obj_property name="ElementShortName">_dst[32:0]</obj_property>
      <obj_property name="ObjectShortName">_dst[32:0]</obj_property>
   </wvobject>
</wave_config>
