Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Oct 30 15:36:02 2021
| Host         : DESKTOP-05TNCFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BaudRate_generatormodule_timing_summary_routed.rpt -pb BaudRate_generatormodule_timing_summary_routed.pb -rpx BaudRate_generatormodule_timing_summary_routed.rpx -warn_on_violation
| Design       : BaudRate_generatormodule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   18          inf        0.000                      0                   18           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.729ns  (logic 3.055ns (64.603%)  route 1.674ns (35.397%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  tick_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tick_reg/Q
                         net (fo=1, routed)           1.674     2.130    tick_OBUF
    U14                  OBUF (Prop_obuf_I_O)         2.599     4.729 r  tick_OBUF_inst/O
                         net (fo=0)                   0.000     4.729    tick
    U14                                                               r  tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.166ns  (logic 0.704ns (22.234%)  route 2.462ns (77.766%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  counTicks_reg[0]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counTicks_reg[0]/Q
                         net (fo=9, routed)           1.059     1.515    counTicks_reg_n_0_[0]
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.124     1.639 f  counTicks[7]_i_3/O
                         net (fo=1, routed)           0.860     2.499    counTicks[7]_i_3_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.623 r  counTicks[7]_i_1/O
                         net (fo=8, routed)           0.543     3.166    counTicks[7]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  counTicks_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.166ns  (logic 0.704ns (22.234%)  route 2.462ns (77.766%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  counTicks_reg[0]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counTicks_reg[0]/Q
                         net (fo=9, routed)           1.059     1.515    counTicks_reg_n_0_[0]
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.124     1.639 f  counTicks[7]_i_3/O
                         net (fo=1, routed)           0.860     2.499    counTicks[7]_i_3_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.623 r  counTicks[7]_i_1/O
                         net (fo=8, routed)           0.543     3.166    counTicks[7]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  counTicks_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.166ns  (logic 0.704ns (22.234%)  route 2.462ns (77.766%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  counTicks_reg[0]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counTicks_reg[0]/Q
                         net (fo=9, routed)           1.059     1.515    counTicks_reg_n_0_[0]
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.124     1.639 f  counTicks[7]_i_3/O
                         net (fo=1, routed)           0.860     2.499    counTicks[7]_i_3_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.623 r  counTicks[7]_i_1/O
                         net (fo=8, routed)           0.543     3.166    counTicks[7]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  counTicks_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.166ns  (logic 0.704ns (22.234%)  route 2.462ns (77.766%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  counTicks_reg[0]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counTicks_reg[0]/Q
                         net (fo=9, routed)           1.059     1.515    counTicks_reg_n_0_[0]
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.124     1.639 f  counTicks[7]_i_3/O
                         net (fo=1, routed)           0.860     2.499    counTicks[7]_i_3_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.623 r  counTicks[7]_i_1/O
                         net (fo=8, routed)           0.543     3.166    counTicks[7]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  counTicks_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.162ns  (logic 0.704ns (22.265%)  route 2.458ns (77.735%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  counTicks_reg[0]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counTicks_reg[0]/Q
                         net (fo=9, routed)           1.059     1.515    counTicks_reg_n_0_[0]
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.124     1.639 f  counTicks[7]_i_3/O
                         net (fo=1, routed)           0.860     2.499    counTicks[7]_i_3_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.623 r  counTicks[7]_i_1/O
                         net (fo=8, routed)           0.539     3.162    counTicks[7]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  counTicks_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.162ns  (logic 0.704ns (22.265%)  route 2.458ns (77.735%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  counTicks_reg[0]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counTicks_reg[0]/Q
                         net (fo=9, routed)           1.059     1.515    counTicks_reg_n_0_[0]
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.124     1.639 f  counTicks[7]_i_3/O
                         net (fo=1, routed)           0.860     2.499    counTicks[7]_i_3_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.623 r  counTicks[7]_i_1/O
                         net (fo=8, routed)           0.539     3.162    counTicks[7]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  counTicks_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.162ns  (logic 0.704ns (22.265%)  route 2.458ns (77.735%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  counTicks_reg[0]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counTicks_reg[0]/Q
                         net (fo=9, routed)           1.059     1.515    counTicks_reg_n_0_[0]
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.124     1.639 f  counTicks[7]_i_3/O
                         net (fo=1, routed)           0.860     2.499    counTicks[7]_i_3_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.623 r  counTicks[7]_i_1/O
                         net (fo=8, routed)           0.539     3.162    counTicks[7]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  counTicks_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.162ns  (logic 0.704ns (22.265%)  route 2.458ns (77.735%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  counTicks_reg[0]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counTicks_reg[0]/Q
                         net (fo=9, routed)           1.059     1.515    counTicks_reg_n_0_[0]
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.124     1.639 f  counTicks[7]_i_3/O
                         net (fo=1, routed)           0.860     2.499    counTicks[7]_i_3_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.623 r  counTicks[7]_i_1/O
                         net (fo=8, routed)           0.539     3.162    counTicks[7]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  counTicks_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tick_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.164ns  (logic 0.842ns (38.918%)  route 1.322ns (61.082%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  counTicks_reg[7]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  counTicks_reg[7]/Q
                         net (fo=3, routed)           0.906     1.325    counTicks_reg_n_0_[7]
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.299     1.624 f  tick_i_2/O
                         net (fo=1, routed)           0.416     2.040    tick_i_2_n_0
    SLICE_X0Y1           LUT5 (Prop_lut5_I4_O)        0.124     2.164 r  tick_i_1/O
                         net (fo=1, routed)           0.000     2.164    tick_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  tick_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counTicks_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  counTicks_reg[1]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counTicks_reg[1]/Q
                         net (fo=8, routed)           0.099     0.240    counTicks_reg_n_0_[1]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.045     0.285 r  counTicks[5]_i_1/O
                         net (fo=1, routed)           0.000     0.285    data0[5]
    SLICE_X1Y0           FDRE                                         r  counTicks_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.179%)  route 0.128ns (40.821%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  counTicks_reg[2]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counTicks_reg[2]/Q
                         net (fo=7, routed)           0.128     0.269    counTicks_reg_n_0_[2]
    SLICE_X0Y1           LUT5 (Prop_lut5_I3_O)        0.045     0.314 r  tick_i_1/O
                         net (fo=1, routed)           0.000     0.314    tick_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  counTicks_reg[6]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counTicks_reg[6]/Q
                         net (fo=4, routed)           0.185     0.326    counTicks_reg_n_0_[6]
    SLICE_X0Y0           LUT3 (Prop_lut3_I1_O)        0.042     0.368 r  counTicks[7]_i_2/O
                         net (fo=1, routed)           0.000     0.368    data0[7]
    SLICE_X0Y0           FDRE                                         r  counTicks_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  counTicks_reg[1]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counTicks_reg[1]/Q
                         net (fo=8, routed)           0.182     0.323    counTicks_reg_n_0_[1]
    SLICE_X1Y0           LUT4 (Prop_lut4_I0_O)        0.045     0.368 r  counTicks[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    data0[3]
    SLICE_X1Y0           FDRE                                         r  counTicks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.187ns (50.626%)  route 0.182ns (49.374%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  counTicks_reg[1]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counTicks_reg[1]/Q
                         net (fo=8, routed)           0.182     0.323    counTicks_reg_n_0_[1]
    SLICE_X1Y0           LUT5 (Prop_lut5_I2_O)        0.046     0.369 r  counTicks[4]_i_1/O
                         net (fo=1, routed)           0.000     0.369    data0[4]
    SLICE_X1Y0           FDRE                                         r  counTicks_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  counTicks_reg[6]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counTicks_reg[6]/Q
                         net (fo=4, routed)           0.185     0.326    counTicks_reg_n_0_[6]
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  counTicks[6]_i_1/O
                         net (fo=1, routed)           0.000     0.371    data0[6]
    SLICE_X0Y0           FDRE                                         r  counTicks_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.726%)  route 0.221ns (54.274%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  counTicks_reg[0]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counTicks_reg[0]/Q
                         net (fo=9, routed)           0.221     0.362    counTicks_reg_n_0_[0]
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.045     0.407 r  counTicks[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    data0[1]
    SLICE_X0Y0           FDRE                                         r  counTicks_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  counTicks_reg[0]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counTicks_reg[0]/Q
                         net (fo=9, routed)           0.232     0.373    counTicks_reg_n_0_[0]
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.045     0.418 r  counTicks[0]_i_1/O
                         net (fo=1, routed)           0.000     0.418    data0[0]
    SLICE_X1Y0           FDRE                                         r  counTicks_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.186ns (37.275%)  route 0.313ns (62.725%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  counTicks_reg[5]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counTicks_reg[5]/Q
                         net (fo=4, routed)           0.128     0.269    counTicks_reg_n_0_[5]
    SLICE_X0Y0           LUT5 (Prop_lut5_I1_O)        0.045     0.314 r  counTicks[7]_i_1/O
                         net (fo=8, routed)           0.185     0.499    counTicks[7]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  counTicks_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counTicks_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counTicks_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.186ns (37.275%)  route 0.313ns (62.725%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  counTicks_reg[5]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counTicks_reg[5]/Q
                         net (fo=4, routed)           0.128     0.269    counTicks_reg_n_0_[5]
    SLICE_X0Y0           LUT5 (Prop_lut5_I1_O)        0.045     0.314 r  counTicks[7]_i_1/O
                         net (fo=8, routed)           0.185     0.499    counTicks[7]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  counTicks_reg[3]/R
  -------------------------------------------------------------------    -------------------





