-- Project:   02_USB_UART
-- Generated: 01/17/2017 00:24:56
-- PSoC Creator  4.0

ENTITY \02_USB_UART\ IS
    PORT(
        LIO_6(0)_PAD : INOUT std_ulogic;
        LIO_5(0)_PAD : INOUT std_ulogic;
        AIO_0(0)_PAD : INOUT std_ulogic;
        AIO_1(0)_PAD : INOUT std_ulogic;
        AIO_2(0)_PAD : INOUT std_ulogic;
        AIO_3(0)_PAD : INOUT std_ulogic;
        AIO_8(0)_PAD : INOUT std_ulogic;
        AIO_9(0)_PAD : INOUT std_ulogic;
        AIO_10(0)_PAD : INOUT std_ulogic;
        AIO_11(0)_PAD : INOUT std_ulogic;
        AIO_12(0)_PAD : INOUT std_ulogic;
        AIO_13(0)_PAD : INOUT std_ulogic;
        AIO_14(0)_PAD : INOUT std_ulogic;
        AIO_15(0)_PAD : INOUT std_ulogic;
        AIO_7(0)_PAD : INOUT std_ulogic;
        AIO_6(0)_PAD : INOUT std_ulogic;
        AIO_5(0)_PAD : INOUT std_ulogic;
        AIO_4(0)_PAD : INOUT std_ulogic;
        DIO_0(0)_PAD : INOUT std_ulogic;
        DIO_1(0)_PAD : INOUT std_ulogic;
        DIO_2(0)_PAD : INOUT std_ulogic;
        DIO_3(0)_PAD : INOUT std_ulogic;
        DIO_4(0)_PAD : INOUT std_ulogic;
        DIO_5(0)_PAD : INOUT std_ulogic;
        DIO_6(0)_PAD : INOUT std_ulogic;
        DIO_7(0)_PAD : INOUT std_ulogic;
        DIO_8(0)_PAD : INOUT std_ulogic;
        DIO_9(0)_PAD : INOUT std_ulogic;
        DIO_10(0)_PAD : INOUT std_ulogic;
        DIO_11(0)_PAD : INOUT std_ulogic;
        DIO_12(0)_PAD : INOUT std_ulogic;
        DIO_13(0)_PAD : INOUT std_ulogic;
        DIO_14(0)_PAD : INOUT std_ulogic;
        DIO_15(0)_PAD : INOUT std_ulogic;
        SAIO_0(0)_PAD : INOUT std_ulogic;
        SAIO_1(0)_PAD : OUT std_ulogic;
        SDIO_0(0)_PAD : INOUT std_ulogic;
        MODX_3_IO(0)_PAD : INOUT std_ulogic;
        SDIO_1(0)_PAD : OUT std_ulogic;
        LED_G(0)_PAD : OUT std_ulogic;
        LED_B(0)_PAD : OUT std_ulogic;
        KEY_1(0)_PAD : IN std_ulogic;
        KEY_2(0)_PAD : IN std_ulogic;
        BUZZER(0)_PAD : OUT std_ulogic;
        CAN_TX(0)_PAD : OUT std_ulogic;
        CAN_RX(0)_PAD : IN std_ulogic;
        MODX_1_TXD(0)_PAD : OUT std_ulogic;
        MODX_1_RXD(0)_PAD : IN std_ulogic;
        MODX_3_TXD(0)_PAD : OUT std_ulogic;
        MODX_3_RXD(0)_PAD : IN std_ulogic;
        MODX_2_RXD(0)_PAD : IN std_ulogic;
        MODX_2_TXD(0)_PAD : OUT std_ulogic;
        MODX_1_IO(0)_PAD : INOUT std_ulogic;
        MODX_2_IO(0)_PAD : INOUT std_ulogic;
        LIO_4(0)_PAD : INOUT std_ulogic;
        LIO_3(0)_PAD : INOUT std_ulogic;
        LIO_2(0)_PAD : INOUT std_ulogic;
        LIO_0(0)_PAD : IN std_ulogic;
        LIO_7(0)_PAD : INOUT std_ulogic;
        LIO_8(0)_PAD : INOUT std_ulogic;
        LIO_9(0)_PAD : INOUT std_ulogic;
        LIO_10(0)_PAD : INOUT std_ulogic;
        LIO_11(0)_PAD : INOUT std_ulogic;
        LIO_12(0)_PAD : INOUT std_ulogic;
        LIO_13_RST(0)_PAD : IN std_ulogic;
        LIO_1(0)_PAD : IN std_ulogic;
        LED_R(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 1.8e0;
END \02_USB_UART\;

ARCHITECTURE __DEFAULT__ OF \02_USB_UART\ IS
    SIGNAL AIO_0(0)__PA : bit;
    SIGNAL AIO_1(0)__PA : bit;
    SIGNAL AIO_10(0)__PA : bit;
    SIGNAL AIO_11(0)__PA : bit;
    SIGNAL AIO_12(0)__PA : bit;
    SIGNAL AIO_13(0)__PA : bit;
    SIGNAL AIO_14(0)__PA : bit;
    SIGNAL AIO_15(0)__PA : bit;
    SIGNAL AIO_2(0)__PA : bit;
    SIGNAL AIO_3(0)__PA : bit;
    SIGNAL AIO_4(0)__PA : bit;
    SIGNAL AIO_5(0)__PA : bit;
    SIGNAL AIO_6(0)__PA : bit;
    SIGNAL AIO_7(0)__PA : bit;
    SIGNAL AIO_8(0)__PA : bit;
    SIGNAL AIO_9(0)__PA : bit;
    SIGNAL BUZZER(0)__PA : bit;
    SIGNAL CAN_RX(0)__PA : bit;
    SIGNAL CAN_TX(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_ScBoostClk : bit;
    ATTRIBUTE global_signal OF ClockBlock_ScBoostClk : SIGNAL IS true;
    SIGNAL ClockBlock_ScBoostClk_adig : bit;
    SIGNAL ClockBlock_ScBoostClk_adig_local : bit;
    SIGNAL ClockBlock_ScBoostClk_local : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DIO_0(0)__PA : bit;
    SIGNAL DIO_1(0)__PA : bit;
    SIGNAL DIO_10(0)__PA : bit;
    SIGNAL DIO_11(0)__PA : bit;
    SIGNAL DIO_12(0)__PA : bit;
    SIGNAL DIO_13(0)__PA : bit;
    SIGNAL DIO_14(0)__PA : bit;
    SIGNAL DIO_15(0)__PA : bit;
    SIGNAL DIO_2(0)__PA : bit;
    SIGNAL DIO_3(0)__PA : bit;
    SIGNAL DIO_4(0)__PA : bit;
    SIGNAL DIO_5(0)__PA : bit;
    SIGNAL DIO_6(0)__PA : bit;
    SIGNAL DIO_7(0)__PA : bit;
    SIGNAL DIO_8(0)__PA : bit;
    SIGNAL DIO_9(0)__PA : bit;
    SIGNAL KEY_1(0)__PA : bit;
    SIGNAL KEY_2(0)__PA : bit;
    SIGNAL LED_B(0)__PA : bit;
    SIGNAL LED_G(0)__PA : bit;
    SIGNAL LED_R(0)__PA : bit;
    SIGNAL LIO_0(0)__PA : bit;
    SIGNAL LIO_1(0)__PA : bit;
    SIGNAL LIO_10(0)__PA : bit;
    SIGNAL LIO_11(0)__PA : bit;
    SIGNAL LIO_12(0)__PA : bit;
    SIGNAL LIO_13_RST(0)__PA : bit;
    SIGNAL LIO_2(0)__PA : bit;
    SIGNAL LIO_3(0)__PA : bit;
    SIGNAL LIO_4(0)__PA : bit;
    SIGNAL LIO_5(0)__PA : bit;
    SIGNAL LIO_6(0)__PA : bit;
    SIGNAL LIO_7(0)__PA : bit;
    SIGNAL LIO_8(0)__PA : bit;
    SIGNAL LIO_9(0)__PA : bit;
    SIGNAL MODIN12_3 : bit;
    SIGNAL MODIN12_4 : bit;
    SIGNAL MODIN12_5 : bit;
    SIGNAL MODIN12_6 : bit;
    SIGNAL MODIN13_0 : bit;
    ATTRIBUTE placement_force OF MODIN13_0 : SIGNAL IS "U(2,4,B)2";
    SIGNAL MODIN13_1 : bit;
    ATTRIBUTE placement_force OF MODIN13_1 : SIGNAL IS "U(2,4,B)0";
    SIGNAL MODIN16_3 : bit;
    SIGNAL MODIN16_4 : bit;
    SIGNAL MODIN16_5 : bit;
    SIGNAL MODIN16_6 : bit;
    SIGNAL MODIN1_0 : bit;
    ATTRIBUTE placement_force OF MODIN1_0 : SIGNAL IS "U(0,1,A)1";
    SIGNAL MODIN1_1 : bit;
    ATTRIBUTE placement_force OF MODIN1_1 : SIGNAL IS "U(0,1,A)2";
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL MODIN5_0 : bit;
    ATTRIBUTE placement_force OF MODIN5_0 : SIGNAL IS "U(1,1,A)2";
    SIGNAL MODIN5_1 : bit;
    ATTRIBUTE placement_force OF MODIN5_1 : SIGNAL IS "U(1,1,A)1";
    SIGNAL MODIN8_3 : bit;
    SIGNAL MODIN8_4 : bit;
    SIGNAL MODIN8_5 : bit;
    SIGNAL MODIN8_6 : bit;
    SIGNAL MODIN9_0 : bit;
    ATTRIBUTE placement_force OF MODIN9_0 : SIGNAL IS "U(0,1,B)1";
    SIGNAL MODIN9_1 : bit;
    ATTRIBUTE placement_force OF MODIN9_1 : SIGNAL IS "U(0,1,B)0";
    SIGNAL MODX_1_IO(0)__PA : bit;
    SIGNAL MODX_1_RXD(0)__PA : bit;
    SIGNAL MODX_1_TXD(0)__PA : bit;
    SIGNAL MODX_2_IO(0)__PA : bit;
    SIGNAL MODX_2_RXD(0)__PA : bit;
    SIGNAL MODX_2_TXD(0)__PA : bit;
    SIGNAL MODX_3_IO(0)__PA : bit;
    SIGNAL MODX_3_RXD(0)__PA : bit;
    SIGNAL MODX_3_TXD(0)__PA : bit;
    SIGNAL Net_11 : bit;
    SIGNAL Net_5287 : bit;
    ATTRIBUTE udbclken_assigned OF Net_5287 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_5287 : SIGNAL IS true;
    SIGNAL Net_5287_local : bit;
    SIGNAL Net_5403 : bit;
    SIGNAL Net_5404 : bit;
    ATTRIBUTE placement_force OF Net_5404 : SIGNAL IS "U(3,0,B)1";
    SIGNAL Net_5638 : bit;
    SIGNAL Net_5750 : bit;
    ATTRIBUTE placement_force OF Net_5750 : SIGNAL IS "U(1,3,A)3";
    SIGNAL Net_602 : bit;
    SIGNAL Net_6192 : bit;
    ATTRIBUTE udbclken_assigned OF Net_6192 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_6192 : SIGNAL IS true;
    SIGNAL Net_6192_local : bit;
    SIGNAL Net_6196 : bit;
    SIGNAL Net_6207 : bit;
    SIGNAL Net_6208 : bit;
    ATTRIBUTE placement_force OF Net_6208 : SIGNAL IS "U(3,0,A)0";
    SIGNAL Net_6209 : bit;
    ATTRIBUTE placement_force OF Net_6209 : SIGNAL IS "U(1,5,A)0";
    SIGNAL Net_6210 : bit;
    SIGNAL Net_6239 : bit;
    SIGNAL Net_6263 : bit;
    ATTRIBUTE placement_force OF Net_6263 : SIGNAL IS "U(0,3,B)2";
    SIGNAL Net_719 : bit;
    ATTRIBUTE placement_force OF Net_719 : SIGNAL IS "U(2,4,A)3";
    SIGNAL Net_724 : bit;
    SIGNAL Net_737 : bit;
    ATTRIBUTE placement_force OF Net_737 : SIGNAL IS "U(1,4,B)3";
    SIGNAL Net_745 : bit;
    ATTRIBUTE placement_force OF Net_745 : SIGNAL IS "U(0,5,B)3";
    SIGNAL Net_750 : bit;
    SIGNAL Net_928 : bit;
    SIGNAL Net_929 : bit;
    SIGNAL SAIO_0(0)__PA : bit;
    SIGNAL SAIO_1(0)__PA : bit;
    SIGNAL SDIO_0(0)__PA : bit;
    SIGNAL SDIO_1(0)__PA : bit;
    SIGNAL \PWM_LED:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_LED:PWMUDB:cmp2_less\ : bit;
    SIGNAL \PWM_LED:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_LED:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_LED:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_LED:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_LED:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_LED:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_LED:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_LED:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_LED:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_LED:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \PWM_LED:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \PWM_LED:PWMUDB:prevCompare2\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \PWM_LED:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_LED:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \PWM_LED:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_LED:PWMUDB:status_0\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \PWM_LED:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \PWM_LED:PWMUDB:status_1\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \PWM_LED:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_LED:PWMUDB:status_2\ : SIGNAL IS "U(0,3,B)1";
    SIGNAL \PWM_LED:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_LED:PWMUDB:tc_i\ : bit;
    SIGNAL \UART_MODX_0:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:counter_load_not\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \UART_MODX_0:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \UART_MODX_0:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_MODX_0:BUART:rx_count_0\ : bit;
    SIGNAL \UART_MODX_0:BUART:rx_count_1\ : bit;
    SIGNAL \UART_MODX_0:BUART:rx_count_2\ : bit;
    SIGNAL \UART_MODX_0:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:rx_counter_load\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \UART_MODX_0:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_MODX_0:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_MODX_0:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:rx_last\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \UART_MODX_0:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:rx_load_fifo\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \UART_MODX_0:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:rx_postpoll\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \UART_MODX_0:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:rx_state_0\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \UART_MODX_0:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:rx_state_2\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \UART_MODX_0:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:rx_state_3\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \UART_MODX_0:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \UART_MODX_0:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:rx_status_3\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \UART_MODX_0:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:rx_status_4\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \UART_MODX_0:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:rx_status_5\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \UART_MODX_0:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:tx_bitclk\ : SIGNAL IS "U(3,4,B)2";
    SIGNAL \UART_MODX_0:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_MODX_0:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_MODX_0:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_MODX_0:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_MODX_0:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_MODX_0:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:tx_state_0\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \UART_MODX_0:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:tx_state_1\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \UART_MODX_0:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:tx_state_2\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \UART_MODX_0:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:tx_status_0\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \UART_MODX_0:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:tx_status_2\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \UART_MODX_0:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_0:BUART:txn\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \UART_MODX_1:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:counter_load_not\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \UART_MODX_1:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \UART_MODX_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_MODX_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_MODX_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_MODX_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_MODX_1:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:rx_counter_load\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \UART_MODX_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_MODX_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_MODX_1:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:rx_last\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \UART_MODX_1:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:rx_load_fifo\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UART_MODX_1:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:rx_postpoll\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \UART_MODX_1:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:rx_state_0\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UART_MODX_1:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:rx_state_2\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \UART_MODX_1:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:rx_state_3\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \UART_MODX_1:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \UART_MODX_1:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:rx_status_3\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \UART_MODX_1:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:rx_status_4\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \UART_MODX_1:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:rx_status_5\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \UART_MODX_1:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:tx_bitclk\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \UART_MODX_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_MODX_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_MODX_1:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \UART_MODX_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_MODX_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_MODX_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_MODX_1:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:tx_state_0\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \UART_MODX_1:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:tx_state_1\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \UART_MODX_1:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:tx_state_2\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \UART_MODX_1:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:tx_status_0\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \UART_MODX_1:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:tx_status_2\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \UART_MODX_1:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_1:BUART:txn\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \UART_MODX_2:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:counter_load_not\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \UART_MODX_2:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \UART_MODX_2:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_MODX_2:BUART:rx_count_0\ : bit;
    SIGNAL \UART_MODX_2:BUART:rx_count_1\ : bit;
    SIGNAL \UART_MODX_2:BUART:rx_count_2\ : bit;
    SIGNAL \UART_MODX_2:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:rx_counter_load\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \UART_MODX_2:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_MODX_2:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_MODX_2:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:rx_last\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \UART_MODX_2:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:rx_load_fifo\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \UART_MODX_2:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:rx_postpoll\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \UART_MODX_2:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:rx_state_0\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \UART_MODX_2:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:rx_state_2\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \UART_MODX_2:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:rx_state_3\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \UART_MODX_2:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \UART_MODX_2:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:rx_status_3\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \UART_MODX_2:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:rx_status_4\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \UART_MODX_2:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:rx_status_5\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \UART_MODX_2:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:tx_bitclk\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \UART_MODX_2:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_MODX_2:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_MODX_2:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_MODX_2:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_MODX_2:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_MODX_2:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:tx_state_0\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \UART_MODX_2:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:tx_state_1\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \UART_MODX_2:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:tx_state_2\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \UART_MODX_2:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:tx_status_0\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \UART_MODX_2:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:tx_status_2\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \UART_MODX_2:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_MODX_2:BUART:txn\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \UART_STIM_0:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:counter_load_not\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \UART_STIM_0:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:rx_bitclk_enable\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \UART_STIM_0:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_STIM_0:BUART:rx_count_0\ : bit;
    SIGNAL \UART_STIM_0:BUART:rx_count_1\ : bit;
    SIGNAL \UART_STIM_0:BUART:rx_count_2\ : bit;
    SIGNAL \UART_STIM_0:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:rx_counter_load\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \UART_STIM_0:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_STIM_0:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_STIM_0:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:rx_last\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \UART_STIM_0:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:rx_load_fifo\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \UART_STIM_0:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:rx_postpoll\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \UART_STIM_0:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:rx_state_0\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \UART_STIM_0:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:rx_state_2\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \UART_STIM_0:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:rx_state_3\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \UART_STIM_0:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \UART_STIM_0:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:rx_status_3\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \UART_STIM_0:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:rx_status_4\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \UART_STIM_0:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:rx_status_5\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \UART_STIM_0:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:tx_bitclk\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \UART_STIM_0:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_STIM_0:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_STIM_0:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_STIM_0:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_STIM_0:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_STIM_0:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:tx_state_0\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \UART_STIM_0:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:tx_state_1\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \UART_STIM_0:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:tx_state_2\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \UART_STIM_0:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:tx_status_0\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \UART_STIM_0:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:tx_status_2\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \UART_STIM_0:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_0:BUART:txn\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \UART_STIM_1:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:counter_load_not\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \UART_STIM_1:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:pollcount_0\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \UART_STIM_1:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:pollcount_1\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \UART_STIM_1:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \UART_STIM_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_STIM_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_STIM_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_STIM_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_STIM_1:BUART:rx_count_3\ : bit;
    SIGNAL \UART_STIM_1:BUART:rx_count_4\ : bit;
    SIGNAL \UART_STIM_1:BUART:rx_count_5\ : bit;
    SIGNAL \UART_STIM_1:BUART:rx_count_6\ : bit;
    SIGNAL \UART_STIM_1:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:rx_counter_load\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \UART_STIM_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_STIM_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_STIM_1:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:rx_last\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \UART_STIM_1:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:rx_load_fifo\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \UART_STIM_1:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:rx_postpoll\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \UART_STIM_1:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:rx_state_0\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \UART_STIM_1:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:rx_state_2\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \UART_STIM_1:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:rx_state_3\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \UART_STIM_1:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \UART_STIM_1:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:rx_status_3\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \UART_STIM_1:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:rx_status_4\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \UART_STIM_1:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:rx_status_5\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \UART_STIM_1:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:tx_bitclk\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \UART_STIM_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_STIM_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_STIM_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_STIM_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_STIM_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_STIM_1:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:tx_state_0\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \UART_STIM_1:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:tx_state_1\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \UART_STIM_1:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:tx_state_2\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \UART_STIM_1:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:tx_status_0\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \UART_STIM_1:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:tx_status_2\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \UART_STIM_1:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_STIM_1:BUART:txn\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \\\USBUART_1:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART_1:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART_1:Net_1010\ : bit;
    SIGNAL \USBUART_1:Net_1876\ : bit;
    SIGNAL \USBUART_1:Net_1889\ : bit;
    SIGNAL \USBUART_1:Net_95\ : bit;
    SIGNAL \USBUART_1:dma_request_0\ : bit;
    SIGNAL \USBUART_1:dma_request_1\ : bit;
    SIGNAL \USBUART_1:dma_request_2\ : bit;
    SIGNAL \USBUART_1:dma_request_3\ : bit;
    SIGNAL \USBUART_1:dma_request_4\ : bit;
    SIGNAL \USBUART_1:dma_request_5\ : bit;
    SIGNAL \USBUART_1:dma_request_6\ : bit;
    SIGNAL \USBUART_1:dma_request_7\ : bit;
    SIGNAL \USBUART_1:dma_terminate\ : bit;
    SIGNAL \USBUART_1:ep_int_0\ : bit;
    SIGNAL \USBUART_1:ep_int_1\ : bit;
    SIGNAL \USBUART_1:ep_int_2\ : bit;
    SIGNAL \USBUART_1:ep_int_3\ : bit;
    SIGNAL \USBUART_1:ep_int_4\ : bit;
    SIGNAL \USBUART_1:ep_int_5\ : bit;
    SIGNAL \USBUART_1:ep_int_6\ : bit;
    SIGNAL \USBUART_1:ep_int_7\ : bit;
    SIGNAL \USBUART_1:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__LIO_6_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__LIO_6_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF LIO_6(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF LIO_6(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF LIO_5(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF LIO_5(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF AIO_0(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF AIO_0(0) : LABEL IS "P4[7]";
    ATTRIBUTE lib_model OF AIO_1(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF AIO_1(0) : LABEL IS "P4[6]";
    ATTRIBUTE lib_model OF AIO_2(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF AIO_2(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF AIO_3(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF AIO_3(0) : LABEL IS "P4[4]";
    ATTRIBUTE lib_model OF AIO_8(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF AIO_8(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF AIO_9(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF AIO_9(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF AIO_10(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF AIO_10(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF AIO_11(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF AIO_11(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF AIO_12(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF AIO_12(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF AIO_13(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF AIO_13(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF AIO_14(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF AIO_14(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF AIO_15(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF AIO_15(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF AIO_7(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF AIO_7(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF AIO_6(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF AIO_6(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF AIO_5(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF AIO_5(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF AIO_4(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF AIO_4(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF DIO_0(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF DIO_0(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF DIO_1(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF DIO_1(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF DIO_2(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF DIO_2(0) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF DIO_3(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF DIO_3(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF DIO_4(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF DIO_4(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF DIO_5(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF DIO_5(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF DIO_6(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF DIO_6(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF DIO_7(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF DIO_7(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF DIO_8(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF DIO_8(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF DIO_9(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF DIO_9(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF DIO_10(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF DIO_10(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF DIO_11(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF DIO_11(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF DIO_12(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF DIO_12(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF DIO_13(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF DIO_13(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF DIO_14(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF DIO_14(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF DIO_15(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF DIO_15(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF SAIO_0(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF SAIO_0(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF SAIO_1(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF SAIO_1(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF SDIO_0(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF SDIO_0(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF MODX_3_IO(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF MODX_3_IO(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF SDIO_1(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF SDIO_1(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF LED_G(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF LED_G(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF LED_B(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF LED_B(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF KEY_1(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF KEY_1(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF KEY_2(0) : LABEL IS "iocell43";
    ATTRIBUTE Location OF KEY_2(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF \USBUART_1:Dm(0)\ : LABEL IS "iocell44";
    ATTRIBUTE Location OF \USBUART_1:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBUART_1:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBUART_1:Dp(0)\ : LABEL IS "iocell45";
    ATTRIBUTE Location OF \USBUART_1:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF BUZZER(0) : LABEL IS "iocell46";
    ATTRIBUTE Location OF BUZZER(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF CAN_TX(0) : LABEL IS "iocell47";
    ATTRIBUTE Location OF CAN_TX(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF CAN_RX(0) : LABEL IS "iocell48";
    ATTRIBUTE Location OF CAN_RX(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF MODX_1_TXD(0) : LABEL IS "iocell49";
    ATTRIBUTE Location OF MODX_1_TXD(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF MODX_1_RXD(0) : LABEL IS "iocell50";
    ATTRIBUTE Location OF MODX_1_RXD(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF MODX_3_TXD(0) : LABEL IS "iocell51";
    ATTRIBUTE Location OF MODX_3_TXD(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF MODX_3_RXD(0) : LABEL IS "iocell52";
    ATTRIBUTE Location OF MODX_3_RXD(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF MODX_2_RXD(0) : LABEL IS "iocell53";
    ATTRIBUTE Location OF MODX_2_RXD(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF MODX_2_TXD(0) : LABEL IS "iocell54";
    ATTRIBUTE Location OF MODX_2_TXD(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF MODX_1_IO(0) : LABEL IS "iocell55";
    ATTRIBUTE Location OF MODX_1_IO(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF MODX_2_IO(0) : LABEL IS "iocell56";
    ATTRIBUTE Location OF MODX_2_IO(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF LIO_4(0) : LABEL IS "iocell57";
    ATTRIBUTE Location OF LIO_4(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF LIO_3(0) : LABEL IS "iocell58";
    ATTRIBUTE Location OF LIO_3(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF LIO_2(0) : LABEL IS "iocell59";
    ATTRIBUTE Location OF LIO_2(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF LIO_0(0) : LABEL IS "iocell60";
    ATTRIBUTE Location OF LIO_0(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF LIO_7(0) : LABEL IS "iocell61";
    ATTRIBUTE Location OF LIO_7(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF LIO_8(0) : LABEL IS "iocell62";
    ATTRIBUTE Location OF LIO_8(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF LIO_9(0) : LABEL IS "iocell63";
    ATTRIBUTE Location OF LIO_9(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF LIO_10(0) : LABEL IS "iocell64";
    ATTRIBUTE Location OF LIO_10(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF LIO_11(0) : LABEL IS "iocell65";
    ATTRIBUTE Location OF LIO_11(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF LIO_12(0) : LABEL IS "iocell66";
    ATTRIBUTE Location OF LIO_12(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF LIO_13_RST(0) : LABEL IS "iocell67";
    ATTRIBUTE Location OF LIO_13_RST(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF LIO_1(0) : LABEL IS "iocell68";
    ATTRIBUTE Location OF LIO_1(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF LED_R(0) : LABEL IS "iocell69";
    ATTRIBUTE Location OF LED_R(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF Net_737 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_737 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:counter_load_not\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:counter_load_not\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:tx_status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:tx_status_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:tx_status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:tx_status_2\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:rx_counter_load\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:rx_counter_load\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:rx_postpoll\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:rx_postpoll\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:rx_status_4\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:rx_status_4\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:rx_status_5\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:rx_status_5\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_719 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_719 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:counter_load_not\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:counter_load_not\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:tx_status_0\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:tx_status_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:tx_status_2\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:tx_status_2\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:rx_counter_load\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:rx_counter_load\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:rx_postpoll\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:rx_postpoll\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:rx_status_4\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:rx_status_4\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:rx_status_5\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:rx_status_5\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_745 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_745 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:counter_load_not\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:counter_load_not\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:tx_status_0\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:tx_status_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:tx_status_2\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:tx_status_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:rx_counter_load\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:rx_counter_load\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:rx_postpoll\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:rx_postpoll\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:rx_status_4\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:rx_status_4\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:rx_status_5\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:rx_status_5\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_6209 : LABEL IS "macrocell25";
    ATTRIBUTE Location OF Net_6209 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:counter_load_not\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:counter_load_not\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:tx_status_0\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:tx_status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:tx_status_2\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:tx_status_2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:rx_counter_load\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:rx_counter_load\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:rx_postpoll\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:rx_postpoll\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:rx_status_4\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:rx_status_4\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:rx_status_5\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:rx_status_5\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_6208 : LABEL IS "macrocell33";
    ATTRIBUTE Location OF Net_6208 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:counter_load_not\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:counter_load_not\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:tx_status_0\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:tx_status_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:tx_status_2\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:tx_status_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:rx_counter_load\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:rx_counter_load\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:rx_postpoll\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:rx_postpoll\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:rx_status_4\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:rx_status_4\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:rx_status_5\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:rx_status_5\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_LED:PWMUDB:status_2\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \PWM_LED:PWMUDB:status_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_5404 : LABEL IS "macrocell42";
    ATTRIBUTE Location OF Net_5404 : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF \USBUART_1:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART_1:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART_1:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \USBUART_1:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \USBUART_1:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \USBUART_1:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART_1:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART_1:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART_1:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE Location OF \CAN_1:CanIP\ : LABEL IS "F(CAN,0)";
    ATTRIBUTE Location OF \CAN_1:isr\ : LABEL IS "[IntrContainer=(0)][IntrId=(16)]";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:sTX:TxSts\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:sRX:RxSts\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:sTX:TxShifter:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:sTX:TxSts\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:sRX:RxSts\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:sTX:TxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:sTX:TxSts\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:sRX:RxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:sRX:RxSts\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:sTX:TxSts\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:sTX:TxSts\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:sRX:RxShifter:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:sRX:RxBitCounter\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:sRX:RxSts\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:sRX:RxSts\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:sTX:TxShifter:u0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:sTX:TxSts\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:sTX:TxSts\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:sRX:RxSts\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:sRX:RxSts\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PWM_LED:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \PWM_LED:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \PWM_LED:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell11";
    ATTRIBUTE Location OF \PWM_LED:PWMUDB:genblk8:stsreg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \PWM_LED:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \PWM_LED:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:txn\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:txn\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:tx_state_1\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:tx_state_1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:tx_state_0\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:tx_state_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:tx_state_2\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:tx_state_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:tx_bitclk\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:tx_bitclk\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:tx_ctrl_mark_last\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:rx_state_0\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:rx_state_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:rx_load_fifo\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:rx_load_fifo\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:rx_state_3\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:rx_state_3\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:rx_state_2\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:rx_state_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:rx_bitclk_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell55";
    ATTRIBUTE Location OF MODIN1_1 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell56";
    ATTRIBUTE Location OF MODIN1_0 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:rx_status_3\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:rx_status_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_MODX_1:BUART:rx_last\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \UART_MODX_1:BUART:rx_last\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:txn\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:txn\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:tx_state_1\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:tx_state_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:tx_state_0\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:tx_state_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:tx_state_2\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:tx_state_2\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:tx_bitclk\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:tx_bitclk\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:rx_state_0\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:rx_state_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:rx_load_fifo\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:rx_load_fifo\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:rx_state_3\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:rx_state_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:rx_state_2\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:rx_state_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:rx_bitclk_enable\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:rx_bitclk_enable\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF MODIN5_1 : LABEL IS "macrocell70";
    ATTRIBUTE Location OF MODIN5_1 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF MODIN5_0 : LABEL IS "macrocell71";
    ATTRIBUTE Location OF MODIN5_0 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:rx_status_3\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:rx_status_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_MODX_0:BUART:rx_last\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \UART_MODX_0:BUART:rx_last\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:txn\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:txn\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:tx_state_1\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:tx_state_1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:tx_state_0\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:tx_state_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:tx_state_2\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:tx_state_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:tx_bitclk\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:tx_bitclk\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:rx_state_0\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:rx_state_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:rx_load_fifo\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:rx_load_fifo\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:rx_state_3\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:rx_state_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:rx_state_2\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:rx_state_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:rx_bitclk_enable\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:rx_bitclk_enable\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF MODIN9_1 : LABEL IS "macrocell85";
    ATTRIBUTE Location OF MODIN9_1 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF MODIN9_0 : LABEL IS "macrocell86";
    ATTRIBUTE Location OF MODIN9_0 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:rx_status_3\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:rx_status_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_MODX_2:BUART:rx_last\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \UART_MODX_2:BUART:rx_last\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:txn\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:txn\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:tx_state_1\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:tx_state_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:tx_state_0\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:tx_state_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:tx_state_2\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:tx_state_2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:tx_bitclk\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:tx_bitclk\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:rx_state_0\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:rx_state_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:rx_load_fifo\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:rx_load_fifo\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:rx_state_3\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:rx_state_3\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:rx_state_2\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:rx_state_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:rx_bitclk_enable\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:rx_bitclk_enable\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF MODIN13_1 : LABEL IS "macrocell100";
    ATTRIBUTE Location OF MODIN13_1 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF MODIN13_0 : LABEL IS "macrocell101";
    ATTRIBUTE Location OF MODIN13_0 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:rx_status_3\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:rx_status_3\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_STIM_0:BUART:rx_last\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \UART_STIM_0:BUART:rx_last\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:txn\ : LABEL IS "macrocell104";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:txn\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:tx_state_1\ : LABEL IS "macrocell105";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:tx_state_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:tx_state_0\ : LABEL IS "macrocell106";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:tx_state_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:tx_state_2\ : LABEL IS "macrocell107";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:tx_state_2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:tx_bitclk\ : LABEL IS "macrocell108";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:tx_bitclk\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:rx_state_0\ : LABEL IS "macrocell109";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:rx_state_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:rx_load_fifo\ : LABEL IS "macrocell110";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:rx_load_fifo\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:rx_state_3\ : LABEL IS "macrocell111";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:rx_state_3\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:rx_state_2\ : LABEL IS "macrocell112";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:rx_state_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell113";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:rx_bitclk_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell114";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:pollcount_1\ : LABEL IS "macrocell115";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:pollcount_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:pollcount_0\ : LABEL IS "macrocell116";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:pollcount_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:rx_status_3\ : LABEL IS "macrocell117";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:rx_status_3\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_STIM_1:BUART:rx_last\ : LABEL IS "macrocell118";
    ATTRIBUTE Location OF \UART_STIM_1:BUART:rx_last\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_LED:PWMUDB:runmode_enable\ : LABEL IS "macrocell119";
    ATTRIBUTE Location OF \PWM_LED:PWMUDB:runmode_enable\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PWM_LED:PWMUDB:prevCompare1\ : LABEL IS "macrocell120";
    ATTRIBUTE Location OF \PWM_LED:PWMUDB:prevCompare1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PWM_LED:PWMUDB:prevCompare2\ : LABEL IS "macrocell121";
    ATTRIBUTE Location OF \PWM_LED:PWMUDB:prevCompare2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \PWM_LED:PWMUDB:status_0\ : LABEL IS "macrocell122";
    ATTRIBUTE Location OF \PWM_LED:PWMUDB:status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PWM_LED:PWMUDB:status_1\ : LABEL IS "macrocell123";
    ATTRIBUTE Location OF \PWM_LED:PWMUDB:status_1\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_5750 : LABEL IS "macrocell124";
    ATTRIBUTE Location OF Net_5750 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_6263 : LABEL IS "macrocell125";
    ATTRIBUTE Location OF Net_6263 : LABEL IS "U(0,3)";
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            aclk_glb_0 => ClockBlock_ScBoostClk,
            aclk_0 => ClockBlock_ScBoostClk_local,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local,
            dclk_glb_0 => Net_5287,
            dclk_0 => Net_5287_local,
            dclk_glb_1 => Net_6192,
            dclk_1 => Net_6192_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\);

    LIO_6:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "4604f9fc-e42e-42d1-aae9-bb2ce81c084e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LIO_6(0)__PA,
            oe => open,
            pad_in => LIO_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LIO_5:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "d7fb11bd-2a01-488a-94ef-45beb45c2292",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LIO_5(0)__PA,
            oe => open,
            pad_in => LIO_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_0:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_0(0)__PA,
            oe => open,
            pad_in => AIO_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2a41c928-e004-4d8e-b07e-4f0204967ca2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_1(0)__PA,
            oe => open,
            pad_in => AIO_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cf6b7119-73e2-40e4-95a9-413db6f7cfce",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_2(0)__PA,
            oe => open,
            pad_in => AIO_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_3:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "7336f15f-d4a4-4f4b-8b79-6f59dbd34779",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_3(0)__PA,
            oe => open,
            pad_in => AIO_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_8:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "7b32f75d-0634-4f66-b35b-323bd1d03e32",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_8(0)__PA,
            oe => open,
            pad_in => AIO_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_9:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "db709660-8660-4231-bf67-c0cb76a61dfe",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_9(0)__PA,
            oe => open,
            pad_in => AIO_9(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_10:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2eeb2564-33e5-4a69-8429-1ee5b972f5aa",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_10(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_10(0)__PA,
            oe => open,
            pad_in => AIO_10(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_11:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "9c07ef91-567a-4ddd-a968-f75a58071820",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_11(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_11(0)__PA,
            oe => open,
            pad_in => AIO_11(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_12:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f87c6148-ef1c-456e-ae56-b5e789d52b04",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_12(0)__PA,
            oe => open,
            pad_in => AIO_12(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_13:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "13073764-409e-4c04-b43f-e7b1476899b4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_13(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_13",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_13(0)__PA,
            oe => open,
            pad_in => AIO_13(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_14:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "9dee9568-db3c-46f0-85eb-077abc8c9f67",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_14(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_14",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_14(0)__PA,
            oe => open,
            pad_in => AIO_14(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_15:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "9994f676-85d9-42bb-bccc-10d10a117ab3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_15(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_15",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_15(0)__PA,
            oe => open,
            pad_in => AIO_15(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_7:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f13d2f8f-f6b1-4172-b705-fdf7bd3e5818",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_7(0)__PA,
            oe => open,
            pad_in => AIO_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_6:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2f5568ae-93aa-443f-bf91-27970022118e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_6(0)__PA,
            oe => open,
            pad_in => AIO_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_5:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f79f9ec6-a86b-4606-b278-9e99a12479b6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_5(0)__PA,
            oe => open,
            pad_in => AIO_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AIO_4:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "e4a3f492-3b9e-4b31-a085-64993a5c1b56",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AIO_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AIO_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => AIO_4(0)__PA,
            oe => open,
            pad_in => AIO_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_0:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "264be2d3-9481-494b-8d9c-c1905a45e9cc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_0(0)__PA,
            oe => open,
            pad_in => DIO_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "3469b490-f3e7-4a11-86c7-6211192a4611",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_1(0)__PA,
            oe => open,
            pad_in => DIO_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_2:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "cccc6f01-0a25-46d0-957f-7ed6cf1dfb31",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_2(0)__PA,
            oe => open,
            pad_in => DIO_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_3:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "fcc3230d-40c2-40bf-a196-506a11fb2379",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_3(0)__PA,
            oe => open,
            pad_in => DIO_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_4:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "49004e2a-e02d-4c1e-b716-924ae87605bb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_4(0)__PA,
            oe => open,
            pad_in => DIO_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_5:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "3e8b0f69-c1c9-4383-bf30-9e37bbf757dd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_5(0)__PA,
            oe => open,
            pad_in => DIO_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_6:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "dbfe4a9c-1613-4e77-83f6-bcca82fdcf61",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_6(0)__PA,
            oe => open,
            pad_in => DIO_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_7:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "3e98774b-5e6d-47cd-bf1d-f9ac0fc8797f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_7(0)__PA,
            oe => open,
            pad_in => DIO_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_8:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "f52b9f38-419d-4675-bfdc-c4b936737490",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_8(0)__PA,
            oe => open,
            pad_in => DIO_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_9:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "569bc91e-3d6d-457b-89c8-367cd5a86843",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_9(0)__PA,
            oe => open,
            pad_in => DIO_9(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_10:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "9f2b4f8a-b4ae-436d-a590-f5bf79e0fada",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_10(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_10(0)__PA,
            oe => open,
            pad_in => DIO_10(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_11:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "390b1dae-dfc0-4939-b55a-0725c53cc4e7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_11(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_11(0)__PA,
            oe => open,
            pad_in => DIO_11(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_12:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "0a8f5e24-469c-4d77-8e21-77479c2e6273",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_12(0)__PA,
            oe => open,
            pad_in => DIO_12(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_13:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "9c9d6f6e-bd1e-4f95-84fd-97b2292ec639",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_13(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_13",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_13(0)__PA,
            oe => open,
            pad_in => DIO_13(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_14:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "e435cc8c-26d4-452d-9580-461791cf3f1c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_14(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_14",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_14(0)__PA,
            oe => open,
            pad_in => DIO_14(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIO_15:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "43cba916-b6ad-4d55-a0e1-67770d384dd7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIO_15(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIO_15",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DIO_15(0)__PA,
            oe => open,
            pad_in => DIO_15(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SAIO_0:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "3c08d4a7-8fb6-4bbb-92b4-68c288098327",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SAIO_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SAIO_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SAIO_0(0)__PA,
            oe => open,
            fb => Net_6207,
            pad_in => SAIO_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SAIO_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a728ae34-699b-4a51-8068-86324330926b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SAIO_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SAIO_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SAIO_1(0)__PA,
            oe => open,
            pin_input => Net_6208,
            pad_out => SAIO_1(0)_PAD,
            pad_in => SAIO_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDIO_0:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "c939eaa7-1870-47a8-b857-23b81deebc90",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SDIO_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDIO_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDIO_0(0)__PA,
            oe => open,
            fb => Net_6210,
            pad_in => SDIO_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MODX_3_IO:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "48348b49-b066-44ee-8f61-a6b9041db4e3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MODX_3_IO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MODX_3_IO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MODX_3_IO(0)__PA,
            oe => open,
            pad_in => MODX_3_IO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDIO_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f7b7b3b3-e1b1-4a6f-a3cb-9780a72439da",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SDIO_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDIO_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDIO_1(0)__PA,
            oe => open,
            pin_input => Net_6209,
            pad_out => SDIO_1(0)_PAD,
            pad_in => SDIO_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_G:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0deaf9c3-d6f7-4846-bb41-128f2977935a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_G(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_G",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED_G(0)__PA,
            oe => open,
            pin_input => Net_6263,
            pad_out => LED_G(0)_PAD,
            pad_in => LED_G(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fef63e61-23fd-462b-a892-15003b8b6977",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED_B(0)__PA,
            oe => open,
            pin_input => Net_5404,
            pad_out => LED_B(0)_PAD,
            pad_in => LED_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    KEY_1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "71222118-cd90-4710-9490-19e5458d490b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    KEY_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "KEY_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => KEY_1(0)__PA,
            oe => open,
            pad_in => KEY_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    KEY_2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    KEY_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "KEY_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => KEY_2(0)__PA,
            oe => open,
            fb => Net_602,
            pad_in => KEY_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART_1:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART_1:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART_1:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART_1:Net_1010\,
            in_clock => open);

    \USBUART_1:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BUZZER:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5da3ba01-dc0e-41cb-8405-14a1897eab0b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BUZZER(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BUZZER",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BUZZER(0)__PA,
            oe => open,
            pin_input => Net_602,
            pad_out => BUZZER(0)_PAD,
            pad_in => BUZZER(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CAN_TX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CAN_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CAN_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CAN_TX(0)__PA,
            oe => open,
            pin_input => Net_6239,
            pad_out => CAN_TX(0)_PAD,
            pad_in => CAN_TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CAN_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CAN_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CAN_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CAN_RX(0)__PA,
            oe => open,
            fb => Net_11,
            pad_in => CAN_RX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MODX_1_TXD:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "223fa09a-b6c3-444f-a8e9-45d9f4706c6c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MODX_1_TXD(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MODX_1_TXD",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MODX_1_TXD(0)__PA,
            oe => open,
            pin_input => Net_737,
            pad_out => MODX_1_TXD(0)_PAD,
            pad_in => MODX_1_TXD(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MODX_1_RXD:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "fe67eddb-e8be-4990-a840-ee6721b369d3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    MODX_1_RXD(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MODX_1_RXD",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MODX_1_RXD(0)__PA,
            oe => open,
            fb => Net_6196,
            pad_in => MODX_1_RXD(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MODX_3_TXD:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "24e3047e-60c0-4242-b5e0-c11c494dd752",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MODX_3_TXD(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MODX_3_TXD",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MODX_3_TXD(0)__PA,
            oe => open,
            pin_input => Net_719,
            pad_out => MODX_3_TXD(0)_PAD,
            pad_in => MODX_3_TXD(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MODX_3_RXD:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "3010ea6c-9120-4fc0-a395-a4709dd03ed9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    MODX_3_RXD(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MODX_3_RXD",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MODX_3_RXD(0)__PA,
            oe => open,
            fb => Net_724,
            pad_in => MODX_3_RXD(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MODX_2_RXD:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "7635be82-23d9-47ef-9b54-280e55f3759a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    MODX_2_RXD(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MODX_2_RXD",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MODX_2_RXD(0)__PA,
            oe => open,
            fb => Net_750,
            pad_in => MODX_2_RXD(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MODX_2_TXD:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bd23e8ee-f94d-402c-9a91-b5c517def25f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MODX_2_TXD(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MODX_2_TXD",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MODX_2_TXD(0)__PA,
            oe => open,
            pin_input => Net_745,
            pad_out => MODX_2_TXD(0)_PAD,
            pad_in => MODX_2_TXD(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MODX_1_IO:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "d5b66ca5-c8ea-4e77-a19b-85e172926a37",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MODX_1_IO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MODX_1_IO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MODX_1_IO(0)__PA,
            oe => open,
            pad_in => MODX_1_IO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MODX_2_IO:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "fd18c94d-76bf-4c65-b261-97242138be4b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MODX_2_IO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MODX_2_IO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MODX_2_IO(0)__PA,
            oe => open,
            pad_in => MODX_2_IO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LIO_4:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "32cd4339-6bf7-414d-a3c0-09477ae672bb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LIO_4(0)__PA,
            oe => open,
            pad_in => LIO_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LIO_3:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "2045be54-c273-4ed4-952b-e6d71aa8ae21",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LIO_3(0)__PA,
            oe => open,
            pad_in => LIO_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LIO_2:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "8431a5da-461b-4260-bdce-65b9c64f2178",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LIO_2(0)__PA,
            oe => open,
            pad_in => LIO_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LIO_0:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "3f765581-6145-4175-8ee5-a499174116d9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LIO_0(0)__PA,
            oe => open,
            fb => Net_5403,
            pad_in => LIO_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LIO_7:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "a541f175-7771-4135-8325-66b50c910203",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LIO_7(0)__PA,
            oe => open,
            pad_in => LIO_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LIO_8:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "b7a517e6-7a0c-4d72-9b4f-6abd79b181d9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LIO_8(0)__PA,
            oe => open,
            pad_in => LIO_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LIO_9:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "a34ae712-2d44-4996-a5db-c0cb1f14683c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LIO_9(0)__PA,
            oe => open,
            pad_in => LIO_9(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LIO_10:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "3e08c7a9-76dd-4e69-8bc7-23b2fdc89d52",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_10(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LIO_10(0)__PA,
            oe => open,
            pad_in => LIO_10(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LIO_11:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "990310f8-2cba-4b40-8c6a-f15de62f135f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_11(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LIO_11(0)__PA,
            oe => open,
            pad_in => LIO_11(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LIO_12:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "57157cf0-d50b-4948-ba1e-99e717772382",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LIO_12(0)__PA,
            oe => open,
            pad_in => LIO_12(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LIO_13_RST:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c3453c69-c79f-4f51-9ab5-28d50514dc0f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_13_RST(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_13_RST",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LIO_13_RST(0)__PA,
            oe => open,
            pad_in => LIO_13_RST(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LIO_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "b21c39e3-6d1f-4341-8781-d9491dffa3ac",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LIO_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LIO_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LIO_1(0)__PA,
            oe => open,
            pad_in => LIO_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_R:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_R(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_R",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED_R(0)__PA,
            oe => open,
            pin_input => Net_5750,
            pad_out => LED_R(0)_PAD,
            pad_in => LED_R(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_737:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_737,
            main_0 => \UART_MODX_1:BUART:txn\);

    \UART_MODX_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:counter_load_not\,
            main_0 => \UART_MODX_1:BUART:tx_state_1\,
            main_1 => \UART_MODX_1:BUART:tx_state_0\,
            main_2 => \UART_MODX_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_1:BUART:tx_state_2\);

    \UART_MODX_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:tx_status_0\,
            main_0 => \UART_MODX_1:BUART:tx_state_1\,
            main_1 => \UART_MODX_1:BUART:tx_state_0\,
            main_2 => \UART_MODX_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_1:BUART:tx_fifo_empty\,
            main_4 => \UART_MODX_1:BUART:tx_state_2\);

    \UART_MODX_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:tx_status_2\,
            main_0 => \UART_MODX_1:BUART:tx_fifo_notfull\);

    \UART_MODX_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:rx_counter_load\,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_1:BUART:rx_state_0\,
            main_2 => \UART_MODX_1:BUART:rx_state_3\,
            main_3 => \UART_MODX_1:BUART:rx_state_2\);

    \UART_MODX_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:rx_postpoll\,
            main_0 => Net_6196,
            main_1 => MODIN1_1,
            main_2 => MODIN1_0);

    \UART_MODX_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:rx_status_4\,
            main_0 => \UART_MODX_1:BUART:rx_load_fifo\,
            main_1 => \UART_MODX_1:BUART:rx_fifofull\);

    \UART_MODX_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:rx_status_5\,
            main_0 => \UART_MODX_1:BUART:rx_fifonotempty\,
            main_1 => \UART_MODX_1:BUART:rx_state_stop1_reg\);

    Net_719:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_719,
            main_0 => \UART_MODX_0:BUART:txn\);

    \UART_MODX_0:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:counter_load_not\,
            main_0 => \UART_MODX_0:BUART:tx_state_1\,
            main_1 => \UART_MODX_0:BUART:tx_state_0\,
            main_2 => \UART_MODX_0:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_0:BUART:tx_state_2\);

    \UART_MODX_0:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:tx_status_0\,
            main_0 => \UART_MODX_0:BUART:tx_state_1\,
            main_1 => \UART_MODX_0:BUART:tx_state_0\,
            main_2 => \UART_MODX_0:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_0:BUART:tx_fifo_empty\,
            main_4 => \UART_MODX_0:BUART:tx_state_2\);

    \UART_MODX_0:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:tx_status_2\,
            main_0 => \UART_MODX_0:BUART:tx_fifo_notfull\);

    \UART_MODX_0:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:rx_counter_load\,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_0:BUART:rx_state_0\,
            main_2 => \UART_MODX_0:BUART:rx_state_3\,
            main_3 => \UART_MODX_0:BUART:rx_state_2\);

    \UART_MODX_0:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:rx_postpoll\,
            main_0 => Net_724,
            main_1 => MODIN5_1,
            main_2 => MODIN5_0);

    \UART_MODX_0:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:rx_status_4\,
            main_0 => \UART_MODX_0:BUART:rx_load_fifo\,
            main_1 => \UART_MODX_0:BUART:rx_fifofull\);

    \UART_MODX_0:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:rx_status_5\,
            main_0 => \UART_MODX_0:BUART:rx_fifonotempty\,
            main_1 => \UART_MODX_0:BUART:rx_state_stop1_reg\);

    Net_745:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_745,
            main_0 => \UART_MODX_2:BUART:txn\);

    \UART_MODX_2:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:counter_load_not\,
            main_0 => \UART_MODX_2:BUART:tx_state_1\,
            main_1 => \UART_MODX_2:BUART:tx_state_0\,
            main_2 => \UART_MODX_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_2:BUART:tx_state_2\);

    \UART_MODX_2:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:tx_status_0\,
            main_0 => \UART_MODX_2:BUART:tx_state_1\,
            main_1 => \UART_MODX_2:BUART:tx_state_0\,
            main_2 => \UART_MODX_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_2:BUART:tx_fifo_empty\,
            main_4 => \UART_MODX_2:BUART:tx_state_2\);

    \UART_MODX_2:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:tx_status_2\,
            main_0 => \UART_MODX_2:BUART:tx_fifo_notfull\);

    \UART_MODX_2:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:rx_counter_load\,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_2:BUART:rx_state_0\,
            main_2 => \UART_MODX_2:BUART:rx_state_3\,
            main_3 => \UART_MODX_2:BUART:rx_state_2\);

    \UART_MODX_2:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:rx_postpoll\,
            main_0 => Net_750,
            main_1 => MODIN9_1,
            main_2 => MODIN9_0);

    \UART_MODX_2:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:rx_status_4\,
            main_0 => \UART_MODX_2:BUART:rx_load_fifo\,
            main_1 => \UART_MODX_2:BUART:rx_fifofull\);

    \UART_MODX_2:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:rx_status_5\,
            main_0 => \UART_MODX_2:BUART:rx_fifonotempty\,
            main_1 => \UART_MODX_2:BUART:rx_state_stop1_reg\);

    Net_6209:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_6209,
            main_0 => \UART_STIM_0:BUART:txn\);

    \UART_STIM_0:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:counter_load_not\,
            main_0 => \UART_STIM_0:BUART:tx_state_1\,
            main_1 => \UART_STIM_0:BUART:tx_state_0\,
            main_2 => \UART_STIM_0:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_STIM_0:BUART:tx_state_2\);

    \UART_STIM_0:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:tx_status_0\,
            main_0 => \UART_STIM_0:BUART:tx_state_1\,
            main_1 => \UART_STIM_0:BUART:tx_state_0\,
            main_2 => \UART_STIM_0:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_STIM_0:BUART:tx_fifo_empty\,
            main_4 => \UART_STIM_0:BUART:tx_state_2\);

    \UART_STIM_0:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:tx_status_2\,
            main_0 => \UART_STIM_0:BUART:tx_fifo_notfull\);

    \UART_STIM_0:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:rx_counter_load\,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_STIM_0:BUART:rx_state_0\,
            main_2 => \UART_STIM_0:BUART:rx_state_3\,
            main_3 => \UART_STIM_0:BUART:rx_state_2\);

    \UART_STIM_0:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:rx_postpoll\,
            main_0 => Net_6210,
            main_1 => MODIN13_1,
            main_2 => MODIN13_0);

    \UART_STIM_0:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:rx_status_4\,
            main_0 => \UART_STIM_0:BUART:rx_load_fifo\,
            main_1 => \UART_STIM_0:BUART:rx_fifofull\);

    \UART_STIM_0:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:rx_status_5\,
            main_0 => \UART_STIM_0:BUART:rx_fifonotempty\,
            main_1 => \UART_STIM_0:BUART:rx_state_stop1_reg\);

    Net_6208:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_6208,
            main_0 => \UART_STIM_1:BUART:txn\);

    \UART_STIM_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:counter_load_not\,
            main_0 => \UART_STIM_1:BUART:tx_state_1\,
            main_1 => \UART_STIM_1:BUART:tx_state_0\,
            main_2 => \UART_STIM_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_STIM_1:BUART:tx_state_2\);

    \UART_STIM_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:tx_status_0\,
            main_0 => \UART_STIM_1:BUART:tx_state_1\,
            main_1 => \UART_STIM_1:BUART:tx_state_0\,
            main_2 => \UART_STIM_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_STIM_1:BUART:tx_fifo_empty\,
            main_4 => \UART_STIM_1:BUART:tx_state_2\);

    \UART_STIM_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:tx_status_2\,
            main_0 => \UART_STIM_1:BUART:tx_fifo_notfull\);

    \UART_STIM_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:rx_counter_load\,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_STIM_1:BUART:rx_state_0\,
            main_2 => \UART_STIM_1:BUART:rx_state_3\,
            main_3 => \UART_STIM_1:BUART:rx_state_2\);

    \UART_STIM_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:rx_postpoll\,
            main_0 => Net_6207,
            main_1 => \UART_STIM_1:BUART:pollcount_1\,
            main_2 => \UART_STIM_1:BUART:pollcount_0\);

    \UART_STIM_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:rx_status_4\,
            main_0 => \UART_STIM_1:BUART:rx_load_fifo\,
            main_1 => \UART_STIM_1:BUART:rx_fifofull\);

    \UART_STIM_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:rx_status_5\,
            main_0 => \UART_STIM_1:BUART:rx_fifonotempty\,
            main_1 => \UART_STIM_1:BUART:rx_state_stop1_reg\);

    \PWM_LED:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_LED:PWMUDB:status_2\,
            main_0 => \PWM_LED:PWMUDB:runmode_enable\,
            main_1 => \PWM_LED:PWMUDB:tc_i\);

    Net_5404:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_5404,
            main_0 => Net_5403);

    \USBUART_1:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_5638,
            arb_int => \USBUART_1:Net_1889\,
            usb_int => \USBUART_1:Net_1876\,
            ept_int_8 => \USBUART_1:ep_int_8\,
            ept_int_7 => \USBUART_1:ep_int_7\,
            ept_int_6 => \USBUART_1:ep_int_6\,
            ept_int_5 => \USBUART_1:ep_int_5\,
            ept_int_4 => \USBUART_1:ep_int_4\,
            ept_int_3 => \USBUART_1:ep_int_3\,
            ept_int_2 => \USBUART_1:ep_int_2\,
            ept_int_1 => \USBUART_1:ep_int_1\,
            ept_int_0 => \USBUART_1:ep_int_0\,
            ord_int => \USBUART_1:Net_95\,
            dma_req_7 => \USBUART_1:dma_request_7\,
            dma_req_6 => \USBUART_1:dma_request_6\,
            dma_req_5 => \USBUART_1:dma_request_5\,
            dma_req_4 => \USBUART_1:dma_request_4\,
            dma_req_3 => \USBUART_1:dma_request_3\,
            dma_req_2 => \USBUART_1:dma_request_2\,
            dma_req_1 => \USBUART_1:dma_request_1\,
            dma_req_0 => \USBUART_1:dma_request_0\,
            dma_termin => \USBUART_1:dma_terminate\);

    \USBUART_1:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART_1:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_5638,
            clock => ClockBlock_BUS_CLK);

    \CAN_1:CanIP\:cancell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            can_rx => Net_11,
            can_tx => Net_6239,
            can_tx_en => Net_928,
            interrupt => Net_929);

    \CAN_1:isr\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_929,
            clock => ClockBlock_BUS_CLK);

    \UART_MODX_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_2 => \UART_MODX_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_MODX_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_MODX_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_MODX_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_MODX_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_MODX_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_0 => \UART_MODX_1:BUART:counter_load_not\,
            ce0_reg => \UART_MODX_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_MODX_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_MODX_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_MODX_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_MODX_1:BUART:tx_status_2\,
            status_1 => \UART_MODX_1:BUART:tx_fifo_empty\,
            status_0 => \UART_MODX_1:BUART:tx_status_0\);

    \UART_MODX_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_MODX_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_MODX_1:BUART:rx_bitclk_enable\,
            route_si => \UART_MODX_1:BUART:rx_postpoll\,
            f0_load => \UART_MODX_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_MODX_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_MODX_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_MODX_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_6192,
            reset => open,
            load => \UART_MODX_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \UART_MODX_1:BUART:rx_count_2\,
            count_1 => \UART_MODX_1:BUART:rx_count_1\,
            count_0 => \UART_MODX_1:BUART:rx_count_0\,
            tc => \UART_MODX_1:BUART:rx_count7_tc\);

    \UART_MODX_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            status_6 => open,
            status_5 => \UART_MODX_1:BUART:rx_status_5\,
            status_4 => \UART_MODX_1:BUART:rx_status_4\,
            status_3 => \UART_MODX_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \UART_MODX_0:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_2 => \UART_MODX_0:BUART:tx_state_1\,
            cs_addr_1 => \UART_MODX_0:BUART:tx_state_0\,
            cs_addr_0 => \UART_MODX_0:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_MODX_0:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_MODX_0:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_MODX_0:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_0 => \UART_MODX_0:BUART:counter_load_not\,
            ce0_reg => \UART_MODX_0:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_MODX_0:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_MODX_0:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_MODX_0:BUART:tx_fifo_notfull\,
            status_2 => \UART_MODX_0:BUART:tx_status_2\,
            status_1 => \UART_MODX_0:BUART:tx_fifo_empty\,
            status_0 => \UART_MODX_0:BUART:tx_status_0\);

    \UART_MODX_0:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_MODX_0:BUART:rx_state_0\,
            cs_addr_0 => \UART_MODX_0:BUART:rx_bitclk_enable\,
            route_si => \UART_MODX_0:BUART:rx_postpoll\,
            f0_load => \UART_MODX_0:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_MODX_0:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_MODX_0:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_MODX_0:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_6192,
            reset => open,
            load => \UART_MODX_0:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN8_6,
            count_5 => MODIN8_5,
            count_4 => MODIN8_4,
            count_3 => MODIN8_3,
            count_2 => \UART_MODX_0:BUART:rx_count_2\,
            count_1 => \UART_MODX_0:BUART:rx_count_1\,
            count_0 => \UART_MODX_0:BUART:rx_count_0\,
            tc => \UART_MODX_0:BUART:rx_count7_tc\);

    \UART_MODX_0:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            status_6 => open,
            status_5 => \UART_MODX_0:BUART:rx_status_5\,
            status_4 => \UART_MODX_0:BUART:rx_status_4\,
            status_3 => \UART_MODX_0:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \UART_MODX_2:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_2 => \UART_MODX_2:BUART:tx_state_1\,
            cs_addr_1 => \UART_MODX_2:BUART:tx_state_0\,
            cs_addr_0 => \UART_MODX_2:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_MODX_2:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_MODX_2:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_MODX_2:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_0 => \UART_MODX_2:BUART:counter_load_not\,
            ce0_reg => \UART_MODX_2:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_MODX_2:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_MODX_2:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_MODX_2:BUART:tx_fifo_notfull\,
            status_2 => \UART_MODX_2:BUART:tx_status_2\,
            status_1 => \UART_MODX_2:BUART:tx_fifo_empty\,
            status_0 => \UART_MODX_2:BUART:tx_status_0\);

    \UART_MODX_2:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_MODX_2:BUART:rx_state_0\,
            cs_addr_0 => \UART_MODX_2:BUART:rx_bitclk_enable\,
            route_si => \UART_MODX_2:BUART:rx_postpoll\,
            f0_load => \UART_MODX_2:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_MODX_2:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_MODX_2:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_MODX_2:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_6192,
            reset => open,
            load => \UART_MODX_2:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN12_6,
            count_5 => MODIN12_5,
            count_4 => MODIN12_4,
            count_3 => MODIN12_3,
            count_2 => \UART_MODX_2:BUART:rx_count_2\,
            count_1 => \UART_MODX_2:BUART:rx_count_1\,
            count_0 => \UART_MODX_2:BUART:rx_count_0\,
            tc => \UART_MODX_2:BUART:rx_count7_tc\);

    \UART_MODX_2:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            status_6 => open,
            status_5 => \UART_MODX_2:BUART:rx_status_5\,
            status_4 => \UART_MODX_2:BUART:rx_status_4\,
            status_3 => \UART_MODX_2:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \UART_STIM_0:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_2 => \UART_STIM_0:BUART:tx_state_1\,
            cs_addr_1 => \UART_STIM_0:BUART:tx_state_0\,
            cs_addr_0 => \UART_STIM_0:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_STIM_0:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_STIM_0:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_STIM_0:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_0 => \UART_STIM_0:BUART:counter_load_not\,
            ce0_reg => \UART_STIM_0:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_STIM_0:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_STIM_0:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_STIM_0:BUART:tx_fifo_notfull\,
            status_2 => \UART_STIM_0:BUART:tx_status_2\,
            status_1 => \UART_STIM_0:BUART:tx_fifo_empty\,
            status_0 => \UART_STIM_0:BUART:tx_status_0\);

    \UART_STIM_0:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_STIM_0:BUART:rx_state_0\,
            cs_addr_0 => \UART_STIM_0:BUART:rx_bitclk_enable\,
            route_si => \UART_STIM_0:BUART:rx_postpoll\,
            f0_load => \UART_STIM_0:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_STIM_0:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_STIM_0:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_STIM_0:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_6192,
            reset => open,
            load => \UART_STIM_0:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN16_6,
            count_5 => MODIN16_5,
            count_4 => MODIN16_4,
            count_3 => MODIN16_3,
            count_2 => \UART_STIM_0:BUART:rx_count_2\,
            count_1 => \UART_STIM_0:BUART:rx_count_1\,
            count_0 => \UART_STIM_0:BUART:rx_count_0\,
            tc => \UART_STIM_0:BUART:rx_count7_tc\);

    \UART_STIM_0:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            status_6 => open,
            status_5 => \UART_STIM_0:BUART:rx_status_5\,
            status_4 => \UART_STIM_0:BUART:rx_status_4\,
            status_3 => \UART_STIM_0:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \UART_STIM_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_2 => \UART_STIM_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_STIM_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_STIM_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_STIM_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_STIM_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_STIM_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_0 => \UART_STIM_1:BUART:counter_load_not\,
            ce0_reg => \UART_STIM_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_STIM_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_STIM_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_STIM_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_STIM_1:BUART:tx_status_2\,
            status_1 => \UART_STIM_1:BUART:tx_fifo_empty\,
            status_0 => \UART_STIM_1:BUART:tx_status_0\);

    \UART_STIM_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_STIM_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_STIM_1:BUART:rx_bitclk_enable\,
            route_si => \UART_STIM_1:BUART:rx_postpoll\,
            f0_load => \UART_STIM_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_STIM_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_STIM_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_STIM_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_6192,
            reset => open,
            load => \UART_STIM_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_STIM_1:BUART:rx_count_6\,
            count_5 => \UART_STIM_1:BUART:rx_count_5\,
            count_4 => \UART_STIM_1:BUART:rx_count_4\,
            count_3 => \UART_STIM_1:BUART:rx_count_3\,
            count_2 => \UART_STIM_1:BUART:rx_count_2\,
            count_1 => \UART_STIM_1:BUART:rx_count_1\,
            count_0 => \UART_STIM_1:BUART:rx_count_0\,
            tc => \UART_STIM_1:BUART:rx_count7_tc\);

    \UART_STIM_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_6192,
            status_6 => open,
            status_5 => \UART_STIM_1:BUART:rx_status_5\,
            status_4 => \UART_STIM_1:BUART:rx_status_4\,
            status_3 => \UART_STIM_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \PWM_LED:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_5287,
            control_7 => \PWM_LED:PWMUDB:control_7\,
            control_6 => \PWM_LED:PWMUDB:control_6\,
            control_5 => \PWM_LED:PWMUDB:control_5\,
            control_4 => \PWM_LED:PWMUDB:control_4\,
            control_3 => \PWM_LED:PWMUDB:control_3\,
            control_2 => \PWM_LED:PWMUDB:control_2\,
            control_1 => \PWM_LED:PWMUDB:control_1\,
            control_0 => \PWM_LED:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_LED:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_5287,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_LED:PWMUDB:status_3\,
            status_2 => \PWM_LED:PWMUDB:status_2\,
            status_1 => \PWM_LED:PWMUDB:status_1\,
            status_0 => \PWM_LED:PWMUDB:status_0\);

    \PWM_LED:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_5287,
            cs_addr_2 => \PWM_LED:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_LED:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_LED:PWMUDB:cmp1_less\,
            z0_comb => \PWM_LED:PWMUDB:tc_i\,
            cl1_comb => \PWM_LED:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \PWM_LED:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \UART_MODX_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:txn\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:txn\,
            main_1 => \UART_MODX_1:BUART:tx_state_1\,
            main_2 => \UART_MODX_1:BUART:tx_state_0\,
            main_3 => \UART_MODX_1:BUART:tx_shift_out\,
            main_4 => \UART_MODX_1:BUART:tx_state_2\,
            main_5 => \UART_MODX_1:BUART:tx_counter_dp\,
            main_6 => \UART_MODX_1:BUART:tx_bitclk\);

    \UART_MODX_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:tx_state_1\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_state_1\,
            main_1 => \UART_MODX_1:BUART:tx_state_0\,
            main_2 => \UART_MODX_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_1:BUART:tx_state_2\,
            main_4 => \UART_MODX_1:BUART:tx_counter_dp\,
            main_5 => \UART_MODX_1:BUART:tx_bitclk\);

    \UART_MODX_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:tx_state_0\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_state_1\,
            main_1 => \UART_MODX_1:BUART:tx_state_0\,
            main_2 => \UART_MODX_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_1:BUART:tx_fifo_empty\,
            main_4 => \UART_MODX_1:BUART:tx_state_2\,
            main_5 => \UART_MODX_1:BUART:tx_bitclk\);

    \UART_MODX_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:tx_state_2\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_state_1\,
            main_1 => \UART_MODX_1:BUART:tx_state_0\,
            main_2 => \UART_MODX_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_1:BUART:tx_state_2\,
            main_4 => \UART_MODX_1:BUART:tx_counter_dp\,
            main_5 => \UART_MODX_1:BUART:tx_bitclk\);

    \UART_MODX_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:tx_bitclk\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_state_1\,
            main_1 => \UART_MODX_1:BUART:tx_state_0\,
            main_2 => \UART_MODX_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_1:BUART:tx_state_2\);

    \UART_MODX_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            clock_0 => Net_6192);

    \UART_MODX_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_8 * !main_9) + (!main_1 * main_2 * !main_4 * !main_5 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:rx_state_0\,
            clock_0 => Net_6192,
            main_0 => Net_6196,
            main_1 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_MODX_1:BUART:rx_state_0\,
            main_3 => \UART_MODX_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_MODX_1:BUART:rx_state_3\,
            main_5 => \UART_MODX_1:BUART:rx_state_2\,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0,
            main_8 => MODIN4_6,
            main_9 => MODIN4_5,
            main_10 => MODIN4_4);

    \UART_MODX_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:rx_load_fifo\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_1:BUART:rx_state_0\,
            main_2 => \UART_MODX_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_MODX_1:BUART:rx_state_3\,
            main_4 => \UART_MODX_1:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART_MODX_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:rx_state_3\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_1:BUART:rx_state_0\,
            main_2 => \UART_MODX_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_MODX_1:BUART:rx_state_3\,
            main_4 => \UART_MODX_1:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART_MODX_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_4 * !main_5 * main_6) + (!main_1 * !main_2 * main_3 * main_4) + (!main_1 * !main_2 * main_3 * main_5) + (!main_1 * main_2 * !main_4 * !main_5 * !main_7 * !main_8) + (!main_1 * main_2 * !main_4 * !main_5 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:rx_state_2\,
            clock_0 => Net_6192,
            main_0 => Net_6196,
            main_1 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_MODX_1:BUART:rx_state_0\,
            main_3 => \UART_MODX_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_MODX_1:BUART:rx_state_3\,
            main_5 => \UART_MODX_1:BUART:rx_state_2\,
            main_6 => \UART_MODX_1:BUART:rx_last\,
            main_7 => MODIN4_6,
            main_8 => MODIN4_5,
            main_9 => MODIN4_4);

    \UART_MODX_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:rx_bitclk_enable\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:rx_count_2\,
            main_1 => \UART_MODX_1:BUART:rx_count_1\,
            main_2 => \UART_MODX_1:BUART:rx_count_0\);

    \UART_MODX_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:rx_state_stop1_reg\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_1:BUART:rx_state_0\,
            main_2 => \UART_MODX_1:BUART:rx_state_3\,
            main_3 => \UART_MODX_1:BUART:rx_state_2\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => Net_6192,
            main_0 => Net_6196,
            main_1 => \UART_MODX_1:BUART:rx_count_2\,
            main_2 => \UART_MODX_1:BUART:rx_count_1\,
            main_3 => MODIN1_1,
            main_4 => MODIN1_0);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => Net_6192,
            main_0 => Net_6196,
            main_1 => \UART_MODX_1:BUART:rx_count_2\,
            main_2 => \UART_MODX_1:BUART:rx_count_1\,
            main_3 => MODIN1_0);

    \UART_MODX_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:rx_status_3\,
            clock_0 => Net_6192,
            main_0 => Net_6196,
            main_1 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_MODX_1:BUART:rx_state_0\,
            main_3 => \UART_MODX_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_MODX_1:BUART:rx_state_3\,
            main_5 => \UART_MODX_1:BUART:rx_state_2\,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0);

    \UART_MODX_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_1:BUART:rx_last\,
            clock_0 => Net_6192,
            main_0 => Net_6196);

    \UART_MODX_0:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:txn\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_0:BUART:txn\,
            main_1 => \UART_MODX_0:BUART:tx_state_1\,
            main_2 => \UART_MODX_0:BUART:tx_state_0\,
            main_3 => \UART_MODX_0:BUART:tx_shift_out\,
            main_4 => \UART_MODX_0:BUART:tx_state_2\,
            main_5 => \UART_MODX_0:BUART:tx_counter_dp\,
            main_6 => \UART_MODX_0:BUART:tx_bitclk\);

    \UART_MODX_0:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:tx_state_1\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_0:BUART:tx_state_1\,
            main_1 => \UART_MODX_0:BUART:tx_state_0\,
            main_2 => \UART_MODX_0:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_0:BUART:tx_state_2\,
            main_4 => \UART_MODX_0:BUART:tx_counter_dp\,
            main_5 => \UART_MODX_0:BUART:tx_bitclk\);

    \UART_MODX_0:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:tx_state_0\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_0:BUART:tx_state_1\,
            main_1 => \UART_MODX_0:BUART:tx_state_0\,
            main_2 => \UART_MODX_0:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_0:BUART:tx_fifo_empty\,
            main_4 => \UART_MODX_0:BUART:tx_state_2\,
            main_5 => \UART_MODX_0:BUART:tx_bitclk\);

    \UART_MODX_0:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:tx_state_2\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_0:BUART:tx_state_1\,
            main_1 => \UART_MODX_0:BUART:tx_state_0\,
            main_2 => \UART_MODX_0:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_0:BUART:tx_state_2\,
            main_4 => \UART_MODX_0:BUART:tx_counter_dp\,
            main_5 => \UART_MODX_0:BUART:tx_bitclk\);

    \UART_MODX_0:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:tx_bitclk\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_0:BUART:tx_state_1\,
            main_1 => \UART_MODX_0:BUART:tx_state_0\,
            main_2 => \UART_MODX_0:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_0:BUART:tx_state_2\);

    \UART_MODX_0:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_0 * main_2 * !main_4 * !main_5 * !main_8 * !main_9) + (!main_0 * main_2 * !main_4 * !main_5 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:rx_state_0\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => Net_724,
            main_2 => \UART_MODX_0:BUART:rx_state_0\,
            main_3 => \UART_MODX_0:BUART:rx_bitclk_enable\,
            main_4 => \UART_MODX_0:BUART:rx_state_3\,
            main_5 => \UART_MODX_0:BUART:rx_state_2\,
            main_6 => MODIN5_1,
            main_7 => MODIN5_0,
            main_8 => MODIN8_6,
            main_9 => MODIN8_5,
            main_10 => MODIN8_4);

    \UART_MODX_0:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:rx_load_fifo\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_0:BUART:rx_state_0\,
            main_2 => \UART_MODX_0:BUART:rx_bitclk_enable\,
            main_3 => \UART_MODX_0:BUART:rx_state_3\,
            main_4 => \UART_MODX_0:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \UART_MODX_0:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:rx_state_3\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_0:BUART:rx_state_0\,
            main_2 => \UART_MODX_0:BUART:rx_bitclk_enable\,
            main_3 => \UART_MODX_0:BUART:rx_state_3\,
            main_4 => \UART_MODX_0:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \UART_MODX_0:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_4 * !main_5 * main_6) + (!main_0 * !main_2 * main_3 * main_4) + (!main_0 * !main_2 * main_3 * main_5) + (!main_0 * main_2 * !main_4 * !main_5 * !main_7 * !main_8) + (!main_0 * main_2 * !main_4 * !main_5 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:rx_state_2\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => Net_724,
            main_2 => \UART_MODX_0:BUART:rx_state_0\,
            main_3 => \UART_MODX_0:BUART:rx_bitclk_enable\,
            main_4 => \UART_MODX_0:BUART:rx_state_3\,
            main_5 => \UART_MODX_0:BUART:rx_state_2\,
            main_6 => \UART_MODX_0:BUART:rx_last\,
            main_7 => MODIN8_6,
            main_8 => MODIN8_5,
            main_9 => MODIN8_4);

    \UART_MODX_0:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:rx_bitclk_enable\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_0:BUART:rx_count_2\,
            main_1 => \UART_MODX_0:BUART:rx_count_1\,
            main_2 => \UART_MODX_0:BUART:rx_count_0\);

    \UART_MODX_0:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:rx_state_stop1_reg\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_0:BUART:rx_state_0\,
            main_2 => \UART_MODX_0:BUART:rx_state_3\,
            main_3 => \UART_MODX_0:BUART:rx_state_2\);

    MODIN5_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_1,
            clock_0 => Net_6192,
            main_0 => Net_724,
            main_1 => \UART_MODX_0:BUART:rx_count_2\,
            main_2 => \UART_MODX_0:BUART:rx_count_1\,
            main_3 => MODIN5_1,
            main_4 => MODIN5_0);

    MODIN5_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_0,
            clock_0 => Net_6192,
            main_0 => Net_724,
            main_1 => \UART_MODX_0:BUART:rx_count_2\,
            main_2 => \UART_MODX_0:BUART:rx_count_1\,
            main_3 => MODIN5_0);

    \UART_MODX_0:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6) + (!main_0 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:rx_status_3\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => Net_724,
            main_2 => \UART_MODX_0:BUART:rx_state_0\,
            main_3 => \UART_MODX_0:BUART:rx_bitclk_enable\,
            main_4 => \UART_MODX_0:BUART:rx_state_3\,
            main_5 => \UART_MODX_0:BUART:rx_state_2\,
            main_6 => MODIN5_1,
            main_7 => MODIN5_0);

    \UART_MODX_0:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_0:BUART:rx_last\,
            clock_0 => Net_6192,
            main_0 => Net_724);

    \UART_MODX_2:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:txn\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_2:BUART:txn\,
            main_1 => \UART_MODX_2:BUART:tx_state_1\,
            main_2 => \UART_MODX_2:BUART:tx_state_0\,
            main_3 => \UART_MODX_2:BUART:tx_shift_out\,
            main_4 => \UART_MODX_2:BUART:tx_state_2\,
            main_5 => \UART_MODX_2:BUART:tx_counter_dp\,
            main_6 => \UART_MODX_2:BUART:tx_bitclk\);

    \UART_MODX_2:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:tx_state_1\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_2:BUART:tx_state_1\,
            main_1 => \UART_MODX_2:BUART:tx_state_0\,
            main_2 => \UART_MODX_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_2:BUART:tx_state_2\,
            main_4 => \UART_MODX_2:BUART:tx_counter_dp\,
            main_5 => \UART_MODX_2:BUART:tx_bitclk\);

    \UART_MODX_2:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:tx_state_0\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_2:BUART:tx_state_1\,
            main_1 => \UART_MODX_2:BUART:tx_state_0\,
            main_2 => \UART_MODX_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_2:BUART:tx_fifo_empty\,
            main_4 => \UART_MODX_2:BUART:tx_state_2\,
            main_5 => \UART_MODX_2:BUART:tx_bitclk\);

    \UART_MODX_2:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:tx_state_2\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_2:BUART:tx_state_1\,
            main_1 => \UART_MODX_2:BUART:tx_state_0\,
            main_2 => \UART_MODX_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_2:BUART:tx_state_2\,
            main_4 => \UART_MODX_2:BUART:tx_counter_dp\,
            main_5 => \UART_MODX_2:BUART:tx_bitclk\);

    \UART_MODX_2:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:tx_bitclk\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_2:BUART:tx_state_1\,
            main_1 => \UART_MODX_2:BUART:tx_state_0\,
            main_2 => \UART_MODX_2:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_MODX_2:BUART:tx_state_2\);

    \UART_MODX_2:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:rx_state_0\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_2:BUART:rx_state_0\,
            main_2 => \UART_MODX_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_MODX_2:BUART:rx_state_3\,
            main_4 => \UART_MODX_2:BUART:rx_state_2\,
            main_5 => Net_750,
            main_6 => MODIN9_1,
            main_7 => MODIN9_0,
            main_8 => MODIN12_6,
            main_9 => MODIN12_5,
            main_10 => MODIN12_4);

    \UART_MODX_2:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:rx_load_fifo\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_2:BUART:rx_state_0\,
            main_2 => \UART_MODX_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_MODX_2:BUART:rx_state_3\,
            main_4 => \UART_MODX_2:BUART:rx_state_2\,
            main_5 => MODIN12_6,
            main_6 => MODIN12_5,
            main_7 => MODIN12_4);

    \UART_MODX_2:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:rx_state_3\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_2:BUART:rx_state_0\,
            main_2 => \UART_MODX_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_MODX_2:BUART:rx_state_3\,
            main_4 => \UART_MODX_2:BUART:rx_state_2\,
            main_5 => MODIN12_6,
            main_6 => MODIN12_5,
            main_7 => MODIN12_4);

    \UART_MODX_2:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:rx_state_2\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_2:BUART:rx_state_0\,
            main_2 => \UART_MODX_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_MODX_2:BUART:rx_state_3\,
            main_4 => \UART_MODX_2:BUART:rx_state_2\,
            main_5 => Net_750,
            main_6 => \UART_MODX_2:BUART:rx_last\,
            main_7 => MODIN12_6,
            main_8 => MODIN12_5,
            main_9 => MODIN12_4);

    \UART_MODX_2:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:rx_bitclk_enable\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_2:BUART:rx_count_2\,
            main_1 => \UART_MODX_2:BUART:rx_count_1\,
            main_2 => \UART_MODX_2:BUART:rx_count_0\);

    \UART_MODX_2:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:rx_state_stop1_reg\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_2:BUART:rx_state_0\,
            main_2 => \UART_MODX_2:BUART:rx_state_3\,
            main_3 => \UART_MODX_2:BUART:rx_state_2\);

    MODIN9_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_1,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_2:BUART:rx_count_2\,
            main_1 => \UART_MODX_2:BUART:rx_count_1\,
            main_2 => Net_750,
            main_3 => MODIN9_1,
            main_4 => MODIN9_0);

    MODIN9_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_0,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_2:BUART:rx_count_2\,
            main_1 => \UART_MODX_2:BUART:rx_count_1\,
            main_2 => Net_750,
            main_3 => MODIN9_0);

    \UART_MODX_2:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:rx_status_3\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_MODX_2:BUART:rx_state_0\,
            main_2 => \UART_MODX_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_MODX_2:BUART:rx_state_3\,
            main_4 => \UART_MODX_2:BUART:rx_state_2\,
            main_5 => Net_750,
            main_6 => MODIN9_1,
            main_7 => MODIN9_0);

    \UART_MODX_2:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_MODX_2:BUART:rx_last\,
            clock_0 => Net_6192,
            main_0 => Net_750);

    \UART_STIM_0:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:txn\,
            clock_0 => Net_6192,
            main_0 => \UART_STIM_0:BUART:txn\,
            main_1 => \UART_STIM_0:BUART:tx_state_1\,
            main_2 => \UART_STIM_0:BUART:tx_state_0\,
            main_3 => \UART_STIM_0:BUART:tx_shift_out\,
            main_4 => \UART_STIM_0:BUART:tx_state_2\,
            main_5 => \UART_STIM_0:BUART:tx_counter_dp\,
            main_6 => \UART_STIM_0:BUART:tx_bitclk\);

    \UART_STIM_0:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:tx_state_1\,
            clock_0 => Net_6192,
            main_0 => \UART_STIM_0:BUART:tx_state_1\,
            main_1 => \UART_STIM_0:BUART:tx_state_0\,
            main_2 => \UART_STIM_0:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_STIM_0:BUART:tx_state_2\,
            main_4 => \UART_STIM_0:BUART:tx_counter_dp\,
            main_5 => \UART_STIM_0:BUART:tx_bitclk\);

    \UART_STIM_0:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:tx_state_0\,
            clock_0 => Net_6192,
            main_0 => \UART_STIM_0:BUART:tx_state_1\,
            main_1 => \UART_STIM_0:BUART:tx_state_0\,
            main_2 => \UART_STIM_0:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_STIM_0:BUART:tx_fifo_empty\,
            main_4 => \UART_STIM_0:BUART:tx_state_2\,
            main_5 => \UART_STIM_0:BUART:tx_bitclk\);

    \UART_STIM_0:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:tx_state_2\,
            clock_0 => Net_6192,
            main_0 => \UART_STIM_0:BUART:tx_state_1\,
            main_1 => \UART_STIM_0:BUART:tx_state_0\,
            main_2 => \UART_STIM_0:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_STIM_0:BUART:tx_state_2\,
            main_4 => \UART_STIM_0:BUART:tx_counter_dp\,
            main_5 => \UART_STIM_0:BUART:tx_bitclk\);

    \UART_STIM_0:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:tx_bitclk\,
            clock_0 => Net_6192,
            main_0 => \UART_STIM_0:BUART:tx_state_1\,
            main_1 => \UART_STIM_0:BUART:tx_state_0\,
            main_2 => \UART_STIM_0:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_STIM_0:BUART:tx_state_2\);

    \UART_STIM_0:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_8 * !main_9) + (!main_1 * main_2 * !main_4 * !main_5 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:rx_state_0\,
            clock_0 => Net_6192,
            main_0 => Net_6210,
            main_1 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_STIM_0:BUART:rx_state_0\,
            main_3 => \UART_STIM_0:BUART:rx_bitclk_enable\,
            main_4 => \UART_STIM_0:BUART:rx_state_3\,
            main_5 => \UART_STIM_0:BUART:rx_state_2\,
            main_6 => MODIN13_1,
            main_7 => MODIN13_0,
            main_8 => MODIN16_6,
            main_9 => MODIN16_5,
            main_10 => MODIN16_4);

    \UART_STIM_0:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:rx_load_fifo\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_STIM_0:BUART:rx_state_0\,
            main_2 => \UART_STIM_0:BUART:rx_bitclk_enable\,
            main_3 => \UART_STIM_0:BUART:rx_state_3\,
            main_4 => \UART_STIM_0:BUART:rx_state_2\,
            main_5 => MODIN16_6,
            main_6 => MODIN16_5,
            main_7 => MODIN16_4);

    \UART_STIM_0:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:rx_state_3\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_STIM_0:BUART:rx_state_0\,
            main_2 => \UART_STIM_0:BUART:rx_bitclk_enable\,
            main_3 => \UART_STIM_0:BUART:rx_state_3\,
            main_4 => \UART_STIM_0:BUART:rx_state_2\,
            main_5 => MODIN16_6,
            main_6 => MODIN16_5,
            main_7 => MODIN16_4);

    \UART_STIM_0:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_4 * !main_5 * main_6) + (!main_1 * !main_2 * main_3 * main_4) + (!main_1 * !main_2 * main_3 * main_5) + (!main_1 * main_2 * !main_4 * !main_5 * !main_7 * !main_8) + (!main_1 * main_2 * !main_4 * !main_5 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:rx_state_2\,
            clock_0 => Net_6192,
            main_0 => Net_6210,
            main_1 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_STIM_0:BUART:rx_state_0\,
            main_3 => \UART_STIM_0:BUART:rx_bitclk_enable\,
            main_4 => \UART_STIM_0:BUART:rx_state_3\,
            main_5 => \UART_STIM_0:BUART:rx_state_2\,
            main_6 => \UART_STIM_0:BUART:rx_last\,
            main_7 => MODIN16_6,
            main_8 => MODIN16_5,
            main_9 => MODIN16_4);

    \UART_STIM_0:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:rx_bitclk_enable\,
            clock_0 => Net_6192,
            main_0 => \UART_STIM_0:BUART:rx_count_2\,
            main_1 => \UART_STIM_0:BUART:rx_count_1\,
            main_2 => \UART_STIM_0:BUART:rx_count_0\);

    \UART_STIM_0:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:rx_state_stop1_reg\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_STIM_0:BUART:rx_state_0\,
            main_2 => \UART_STIM_0:BUART:rx_state_3\,
            main_3 => \UART_STIM_0:BUART:rx_state_2\);

    MODIN13_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN13_1,
            clock_0 => Net_6192,
            main_0 => Net_6210,
            main_1 => \UART_STIM_0:BUART:rx_count_2\,
            main_2 => \UART_STIM_0:BUART:rx_count_1\,
            main_3 => MODIN13_1,
            main_4 => MODIN13_0);

    MODIN13_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN13_0,
            clock_0 => Net_6192,
            main_0 => Net_6210,
            main_1 => \UART_STIM_0:BUART:rx_count_2\,
            main_2 => \UART_STIM_0:BUART:rx_count_1\,
            main_3 => MODIN13_0);

    \UART_STIM_0:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:rx_status_3\,
            clock_0 => Net_6192,
            main_0 => Net_6210,
            main_1 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_STIM_0:BUART:rx_state_0\,
            main_3 => \UART_STIM_0:BUART:rx_bitclk_enable\,
            main_4 => \UART_STIM_0:BUART:rx_state_3\,
            main_5 => \UART_STIM_0:BUART:rx_state_2\,
            main_6 => MODIN13_1,
            main_7 => MODIN13_0);

    \UART_STIM_0:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_0:BUART:rx_last\,
            clock_0 => Net_6192,
            main_0 => Net_6210);

    \UART_STIM_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:txn\,
            clock_0 => Net_6192,
            main_0 => \UART_STIM_1:BUART:txn\,
            main_1 => \UART_STIM_1:BUART:tx_state_1\,
            main_2 => \UART_STIM_1:BUART:tx_state_0\,
            main_3 => \UART_STIM_1:BUART:tx_shift_out\,
            main_4 => \UART_STIM_1:BUART:tx_state_2\,
            main_5 => \UART_STIM_1:BUART:tx_counter_dp\,
            main_6 => \UART_STIM_1:BUART:tx_bitclk\);

    \UART_STIM_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:tx_state_1\,
            clock_0 => Net_6192,
            main_0 => \UART_STIM_1:BUART:tx_state_1\,
            main_1 => \UART_STIM_1:BUART:tx_state_0\,
            main_2 => \UART_STIM_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_STIM_1:BUART:tx_state_2\,
            main_4 => \UART_STIM_1:BUART:tx_counter_dp\,
            main_5 => \UART_STIM_1:BUART:tx_bitclk\);

    \UART_STIM_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:tx_state_0\,
            clock_0 => Net_6192,
            main_0 => \UART_STIM_1:BUART:tx_state_1\,
            main_1 => \UART_STIM_1:BUART:tx_state_0\,
            main_2 => \UART_STIM_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_STIM_1:BUART:tx_fifo_empty\,
            main_4 => \UART_STIM_1:BUART:tx_state_2\,
            main_5 => \UART_STIM_1:BUART:tx_bitclk\);

    \UART_STIM_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:tx_state_2\,
            clock_0 => Net_6192,
            main_0 => \UART_STIM_1:BUART:tx_state_1\,
            main_1 => \UART_STIM_1:BUART:tx_state_0\,
            main_2 => \UART_STIM_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_STIM_1:BUART:tx_state_2\,
            main_4 => \UART_STIM_1:BUART:tx_counter_dp\,
            main_5 => \UART_STIM_1:BUART:tx_bitclk\);

    \UART_STIM_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:tx_bitclk\,
            clock_0 => Net_6192,
            main_0 => \UART_STIM_1:BUART:tx_state_1\,
            main_1 => \UART_STIM_1:BUART:tx_state_0\,
            main_2 => \UART_STIM_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_STIM_1:BUART:tx_state_2\);

    \UART_STIM_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_9) + (!main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_9 * !main_10) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:rx_state_0\,
            clock_0 => Net_6192,
            main_0 => Net_6207,
            main_1 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_STIM_1:BUART:rx_state_0\,
            main_3 => \UART_STIM_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_STIM_1:BUART:rx_state_3\,
            main_5 => \UART_STIM_1:BUART:rx_state_2\,
            main_6 => \UART_STIM_1:BUART:rx_count_6\,
            main_7 => \UART_STIM_1:BUART:rx_count_5\,
            main_8 => \UART_STIM_1:BUART:rx_count_4\,
            main_9 => \UART_STIM_1:BUART:pollcount_1\,
            main_10 => \UART_STIM_1:BUART:pollcount_0\);

    \UART_STIM_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:rx_load_fifo\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_STIM_1:BUART:rx_state_0\,
            main_2 => \UART_STIM_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_STIM_1:BUART:rx_state_3\,
            main_4 => \UART_STIM_1:BUART:rx_state_2\,
            main_5 => \UART_STIM_1:BUART:rx_count_6\,
            main_6 => \UART_STIM_1:BUART:rx_count_5\,
            main_7 => \UART_STIM_1:BUART:rx_count_4\);

    \UART_STIM_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:rx_state_3\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_STIM_1:BUART:rx_state_0\,
            main_2 => \UART_STIM_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_STIM_1:BUART:rx_state_3\,
            main_4 => \UART_STIM_1:BUART:rx_state_2\,
            main_5 => \UART_STIM_1:BUART:rx_count_6\,
            main_6 => \UART_STIM_1:BUART:rx_count_5\,
            main_7 => \UART_STIM_1:BUART:rx_count_4\);

    \UART_STIM_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_4 * !main_5 * main_9) + (!main_1 * !main_2 * main_3 * main_4) + (!main_1 * !main_2 * main_3 * main_5) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:rx_state_2\,
            clock_0 => Net_6192,
            main_0 => Net_6207,
            main_1 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_STIM_1:BUART:rx_state_0\,
            main_3 => \UART_STIM_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_STIM_1:BUART:rx_state_3\,
            main_5 => \UART_STIM_1:BUART:rx_state_2\,
            main_6 => \UART_STIM_1:BUART:rx_count_6\,
            main_7 => \UART_STIM_1:BUART:rx_count_5\,
            main_8 => \UART_STIM_1:BUART:rx_count_4\,
            main_9 => \UART_STIM_1:BUART:rx_last\);

    \UART_STIM_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:rx_bitclk_enable\,
            clock_0 => Net_6192,
            main_0 => \UART_STIM_1:BUART:rx_count_2\,
            main_1 => \UART_STIM_1:BUART:rx_count_1\,
            main_2 => \UART_STIM_1:BUART:rx_count_0\);

    \UART_STIM_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:rx_state_stop1_reg\,
            clock_0 => Net_6192,
            main_0 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_STIM_1:BUART:rx_state_0\,
            main_2 => \UART_STIM_1:BUART:rx_state_3\,
            main_3 => \UART_STIM_1:BUART:rx_state_2\);

    \UART_STIM_1:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:pollcount_1\,
            clock_0 => Net_6192,
            main_0 => Net_6207,
            main_1 => \UART_STIM_1:BUART:rx_count_2\,
            main_2 => \UART_STIM_1:BUART:rx_count_1\,
            main_3 => \UART_STIM_1:BUART:pollcount_1\,
            main_4 => \UART_STIM_1:BUART:pollcount_0\);

    \UART_STIM_1:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:pollcount_0\,
            clock_0 => Net_6192,
            main_0 => Net_6207,
            main_1 => \UART_STIM_1:BUART:rx_count_2\,
            main_2 => \UART_STIM_1:BUART:rx_count_1\,
            main_3 => \UART_STIM_1:BUART:pollcount_0\);

    \UART_STIM_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:rx_status_3\,
            clock_0 => Net_6192,
            main_0 => Net_6207,
            main_1 => \UART_MODX_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_STIM_1:BUART:rx_state_0\,
            main_3 => \UART_STIM_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_STIM_1:BUART:rx_state_3\,
            main_5 => \UART_STIM_1:BUART:rx_state_2\,
            main_6 => \UART_STIM_1:BUART:pollcount_1\,
            main_7 => \UART_STIM_1:BUART:pollcount_0\);

    \UART_STIM_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_STIM_1:BUART:rx_last\,
            clock_0 => Net_6192,
            main_0 => Net_6207);

    \PWM_LED:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_LED:PWMUDB:runmode_enable\,
            clock_0 => Net_5287,
            main_0 => \PWM_LED:PWMUDB:control_7\);

    \PWM_LED:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_LED:PWMUDB:prevCompare1\,
            clock_0 => Net_5287,
            main_0 => \PWM_LED:PWMUDB:cmp1_less\);

    \PWM_LED:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_LED:PWMUDB:prevCompare2\,
            clock_0 => Net_5287,
            main_0 => \PWM_LED:PWMUDB:cmp2_less\);

    \PWM_LED:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_LED:PWMUDB:status_0\,
            clock_0 => Net_5287,
            main_0 => \PWM_LED:PWMUDB:prevCompare1\,
            main_1 => \PWM_LED:PWMUDB:cmp1_less\);

    \PWM_LED:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_LED:PWMUDB:status_1\,
            clock_0 => Net_5287,
            main_0 => \PWM_LED:PWMUDB:prevCompare2\,
            main_1 => \PWM_LED:PWMUDB:cmp2_less\);

    Net_5750:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_5750,
            clock_0 => Net_5287,
            main_0 => \PWM_LED:PWMUDB:runmode_enable\,
            main_1 => \PWM_LED:PWMUDB:cmp1_less\);

    Net_6263:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_6263,
            clock_0 => Net_5287,
            main_0 => \PWM_LED:PWMUDB:runmode_enable\,
            main_1 => \PWM_LED:PWMUDB:cmp2_less\);

END __DEFAULT__;
