Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 04 14:39:44 2016
| Host         : PC-20140711VUBL running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.276        0.000                      0                 3388        0.034        0.000                      0                 3388        4.020        0.000                       0                  1360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.276        0.000                      0                 3256        0.034        0.000                      0                 3256        4.020        0.000                       0                  1360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.600        0.000                      0                  132        0.825        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.497ns  (logic 1.245ns (19.164%)  route 5.252ns (80.836%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.694     2.988    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/Q
                         net (fo=91, routed)          4.086     7.530    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.654 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[5]_i_9/O
                         net (fo=1, routed)           0.000     7.654    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[5]_i_9_n_0
    SLICE_X52Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     7.899 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     7.899    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_6_n_0
    SLICE_X52Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     8.003 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_2/O
                         net (fo=1, routed)           1.166     9.169    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_2_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.316     9.485 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     9.485    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X40Y92         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.478    12.657    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y92         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.029    12.761    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 1.245ns (19.230%)  route 5.229ns (80.770%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.694     2.988    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/Q
                         net (fo=91, routed)          4.091     7.535    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[2]_i_9/O
                         net (fo=1, routed)           0.000     7.659    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[2]_i_9_n_0
    SLICE_X51Y90         MUXF7 (Prop_muxf7_I1_O)      0.245     7.904 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_6/O
                         net (fo=1, routed)           0.000     7.904    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_6_n_0
    SLICE_X51Y90         MUXF8 (Prop_muxf8_I0_O)      0.104     8.008 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_2/O
                         net (fo=1, routed)           1.139     9.146    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_2_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.316     9.462 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     9.462    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X40Y90         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.477    12.656    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.029    12.760    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 1.172ns (18.024%)  route 5.330ns (81.976%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.691     2.985    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y83         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=97, routed)          3.932     7.373    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X52Y96         MUXF7 (Prop_muxf7_S_O)       0.296     7.669 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_6/O
                         net (fo=1, routed)           0.000     7.669    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_6_n_0
    SLICE_X52Y96         MUXF8 (Prop_muxf8_I0_O)      0.104     7.773 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_2/O
                         net (fo=1, routed)           1.398     9.171    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_2_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I0_O)        0.316     9.487 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     9.487    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X34Y91         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.479    12.658    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y91         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y91         FDRE (Setup_fdre_C_D)        0.077    12.810    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 1.187ns (18.597%)  route 5.196ns (81.403%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.691     2.985    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y83         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=97, routed)          3.999     7.440    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X50Y98         MUXF7 (Prop_muxf7_S_O)       0.314     7.754 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_6/O
                         net (fo=1, routed)           0.000     7.754    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_6_n_0
    SLICE_X50Y98         MUXF8 (Prop_muxf8_I0_O)      0.098     7.852 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_2/O
                         net (fo=1, routed)           1.197     9.049    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_2_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.319     9.368 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     9.368    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X36Y97         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.480    12.659    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.077    12.811    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 1.245ns (19.712%)  route 5.071ns (80.288%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.694     2.988    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/Q
                         net (fo=91, routed)          3.940     7.384    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.508 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[8]_i_9/O
                         net (fo=1, routed)           0.000     7.508    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[8]_i_9_n_0
    SLICE_X48Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     7.753 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_6/O
                         net (fo=1, routed)           0.000     7.753    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_6_n_0
    SLICE_X48Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     7.857 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_2/O
                         net (fo=1, routed)           1.131     8.988    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_2_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.316     9.304 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     9.304    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X36Y91         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.478    12.657    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)        0.081    12.813    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.172ns (18.846%)  route 5.047ns (81.154%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.691     2.985    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y83         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=97, routed)          3.679     7.120    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X48Y97         MUXF7 (Prop_muxf7_S_O)       0.296     7.416 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_6/O
                         net (fo=1, routed)           0.000     7.416    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_6_n_0
    SLICE_X48Y97         MUXF8 (Prop_muxf8_I0_O)      0.104     7.520 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_2/O
                         net (fo=1, routed)           1.368     8.888    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_2_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.316     9.204 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     9.204    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X32Y95         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.479    12.658    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)        0.081    12.814    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_arready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 0.580ns (10.285%)  route 5.059ns (89.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.644     2.938    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.837     4.231    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.355 r  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         4.222     8.577    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y82         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_arready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.471    12.650    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y82         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_arready_reg/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.524    12.201    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_arready_reg
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 0.580ns (10.285%)  route 5.059ns (89.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.644     2.938    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.837     4.231    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.355 r  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         4.222     8.577    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X32Y82         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.471    12.650    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y82         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.524    12.201    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 1.172ns (19.239%)  route 4.920ns (80.761%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.691     2.985    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y83         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=97, routed)          3.850     7.291    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X52Y97         MUXF7 (Prop_muxf7_S_O)       0.296     7.587 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_6/O
                         net (fo=1, routed)           0.000     7.587    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_6_n_0
    SLICE_X52Y97         MUXF8 (Prop_muxf8_I0_O)      0.104     7.691 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_2/O
                         net (fo=1, routed)           1.070     8.761    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_2_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I0_O)        0.316     9.077 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     9.077    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X35Y96         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.480    12.659    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y96         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.029    12.763    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.238ns (21.076%)  route 4.636ns (78.924%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.694     2.988    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/Q
                         net (fo=91, routed)          3.539     6.983    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I4_O)        0.124     7.107 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[7]_i_8/O
                         net (fo=1, routed)           0.000     7.107    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[7]_i_8_n_0
    SLICE_X49Y91         MUXF7 (Prop_muxf7_I0_O)      0.238     7.345 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     7.345    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_6_n_0
    SLICE_X49Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     7.449 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_2/O
                         net (fo=1, routed)           1.097     8.546    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_2_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.316     8.862 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     8.862    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X41Y91         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.478    12.657    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y91         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.031    12.763    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  3.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.284%)  route 0.170ns (54.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.170     1.303    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.357%)  route 0.217ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.553     0.889    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y88         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[13]/Q
                         net (fo=1, routed)           0.217     1.247    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg_n_0_[13]
    SLICE_X50Y86         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.815     1.181    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y86         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[13]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y86         FDCE (Hold_fdce_C_D)         0.063     1.209    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.572     0.908    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y85         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.118     1.166    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y84         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.837     1.203    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y84         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.939    
    SLICE_X26Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.333%)  route 0.259ns (63.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.551     0.887    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y92         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[6]/Q
                         net (fo=1, routed)           0.259     1.294    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg_n_0_[6]
    SLICE_X50Y100        FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.907     1.273    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y100        FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[6]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.010     1.248    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.254%)  route 0.224ns (57.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.554     0.890    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y88         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[11]/Q
                         net (fo=1, routed)           0.224     1.278    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg_n_0_[11]
    SLICE_X50Y86         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.815     1.181    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y86         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[11]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y86         FDCE (Hold_fdce_C_D)         0.052     1.198    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.115%)  route 0.199ns (60.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.199     1.319    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.231    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.046%)  route 0.246ns (59.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.554     0.890    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y88         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=1, routed)           0.246     1.299    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg_n_0_[9]
    SLICE_X50Y84         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.814     1.180    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y84         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[9]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDCE (Hold_fdce_C_D)         0.063     1.208    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.287%)  route 0.198ns (60.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.198     1.318    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.011%)  route 0.200ns (60.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.200     1.320    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     1.224    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg19_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.231ns (58.123%)  route 0.166ns (41.877%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.641     0.977    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg19_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg19_reg[27]/Q
                         net (fo=1, routed)           0.113     1.231    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg19[27]
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.276 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[27]_i_5/O
                         net (fo=1, routed)           0.054     1.329    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[27]_i_5_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.374 r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X34Y99         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.826     1.192    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y99    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[29]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y92    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y99    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[30]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y99    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[31]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y92    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y93    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y93    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y93    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y93    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[7]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.580ns (11.954%)  route 4.272ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.644     2.938    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.837     4.231    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.355 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.435     7.790    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X51Y102        FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.641    12.820    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y102        FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[16]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y102        FDCE (Recov_fdce_C_CLR)     -0.405    12.390    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[16]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.580ns (11.954%)  route 4.272ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.644     2.938    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.837     4.231    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.355 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.435     7.790    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X51Y102        FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.641    12.820    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y102        FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[17]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y102        FDCE (Recov_fdce_C_CLR)     -0.405    12.390    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[17]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.580ns (11.954%)  route 4.272ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.644     2.938    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.837     4.231    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.355 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.435     7.790    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X51Y102        FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.641    12.820    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y102        FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[18]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y102        FDCE (Recov_fdce_C_CLR)     -0.405    12.390    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[18]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.580ns (11.954%)  route 4.272ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.644     2.938    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.837     4.231    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.355 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.435     7.790    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X51Y102        FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.641    12.820    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y102        FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[19]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y102        FDCE (Recov_fdce_C_CLR)     -0.405    12.390    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[19]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.580ns (11.954%)  route 4.272ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.644     2.938    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.837     4.231    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.355 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.435     7.790    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X50Y102        FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.641    12.820    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y102        FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[21]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X50Y102        FDCE (Recov_fdce_C_CLR)     -0.319    12.476    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[21]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.580ns (11.954%)  route 4.272ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.644     2.938    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.837     4.231    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.355 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.435     7.790    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X50Y102        FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.641    12.820    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y102        FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[23]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X50Y102        FDCE (Recov_fdce_C_CLR)     -0.319    12.476    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.580ns (11.954%)  route 4.272ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.644     2.938    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.837     4.231    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.355 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.435     7.790    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X50Y102        FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.641    12.820    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y102        FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[3]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X50Y102        FDCE (Recov_fdce_C_CLR)     -0.319    12.476    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.580ns (11.954%)  route 4.272ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.644     2.938    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.837     4.231    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.355 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.435     7.790    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X50Y102        FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.641    12.820    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y102        FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[4]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X50Y102        FDCE (Recov_fdce_C_CLR)     -0.319    12.476    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.580ns (12.705%)  route 3.985ns (87.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.644     2.938    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.837     4.231    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.355 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.148     7.503    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X51Y100        FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.641    12.820    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y100        FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[14]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y100        FDCE (Recov_fdce_C_CLR)     -0.405    12.390    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.580ns (12.705%)  route 3.985ns (87.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.644     2.938    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.837     4.231    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.355 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         3.148     7.503    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X51Y100        FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        1.641    12.820    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y100        FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y100        FDCE (Recov_fdce_C_CLR)     -0.405    12.390    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  4.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_rdn_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.220%)  route 0.582ns (75.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.551     0.887    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.343     1.371    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.416 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.239     1.655    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y87         FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_rdn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.820     1.186    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y87         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_rdn_reg/C
                         clock pessimism             -0.264     0.922    
    SLICE_X40Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_rdn_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/temp1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.038%)  route 0.588ns (75.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.551     0.887    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.343     1.371    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.416 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.245     1.660    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X45Y88         FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/temp1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.822     1.188    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/s00_axi_aclk
    SLICE_X45Y88         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/temp1_reg/C
                         clock pessimism             -0.264     0.924    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/temp1_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/temp2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.038%)  route 0.588ns (75.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.551     0.887    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.343     1.371    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.416 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.245     1.660    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X45Y88         FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/temp2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.822     1.188    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/s00_axi_aclk
    SLICE_X45Y88         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/temp2_reg/C
                         clock pessimism             -0.264     0.924    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/temp2_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/temp3_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.038%)  route 0.588ns (75.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.551     0.887    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.343     1.371    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.416 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.245     1.660    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X45Y88         FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/temp3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.822     1.188    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/s00_axi_aclk
    SLICE_X45Y88         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/temp3_reg/C
                         clock pessimism             -0.264     0.924    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop5__0/temp3_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_wrn_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.038%)  route 0.588ns (75.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.551     0.887    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.343     1.371    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.416 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.245     1.660    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X45Y88         FDPE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_wrn_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.822     1.188    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y88         FDPE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_wrn_reg/C
                         clock pessimism             -0.264     0.924    
    SLICE_X45Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     0.829    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_wrn_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/temp1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.904%)  route 0.592ns (76.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.551     0.887    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.343     1.371    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.416 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.249     1.665    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X44Y88         FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/temp1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.822     1.188    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/s00_axi_aclk
    SLICE_X44Y88         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/temp1_reg/C
                         clock pessimism             -0.264     0.924    
    SLICE_X44Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/temp1_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/temp2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.904%)  route 0.592ns (76.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.551     0.887    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.343     1.371    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.416 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.249     1.665    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X44Y88         FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/temp2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.822     1.188    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/s00_axi_aclk
    SLICE_X44Y88         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/temp2_reg/C
                         clock pessimism             -0.264     0.924    
    SLICE_X44Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart__0/temp2_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.166%)  route 0.653ns (77.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.551     0.887    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.343     1.371    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.416 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.310     1.726    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X41Y85         FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.819     1.185    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/s00_axi_aclk
    SLICE_X41Y85         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp1_reg/C
                         clock pessimism             -0.264     0.921    
    SLICE_X41Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp1_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.166%)  route 0.653ns (77.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.551     0.887    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.343     1.371    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.416 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.310     1.726    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X41Y85         FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.819     1.185    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/s00_axi_aclk
    SLICE_X41Y85         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp2_reg/C
                         clock pessimism             -0.264     0.921    
    SLICE_X41Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp2_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp3_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.186ns (22.051%)  route 0.657ns (77.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.551     0.887    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          0.343     1.371    design_1_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X40Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.416 f  design_1_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.314     1.730    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y85         FDCE                                         f  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1360, routed)        0.819     1.185    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/s00_axi_aclk
    SLICE_X40Y85         FDCE                                         r  design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp3_reg/C
                         clock pessimism             -0.264     0.921    
    SLICE_X40Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_1_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp3_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.901    





