{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635285215706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635285215711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 26 23:53:35 2021 " "Processing started: Tue Oct 26 23:53:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635285215711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285215711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285215711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635285216274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635285216274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gecko.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gecko.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/add_sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226786 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/buttons.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226789 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226791 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226793 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226795 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-synth " "Found design unit 1: extend-synth" {  } { { "../vhdl/extend.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/extend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226798 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../vhdl/extend.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-synth " "Found design unit 1: IR-synth" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226800 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226802 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/logic_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226804 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226806 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/mux2x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/mux2x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x5-synth " "Found design unit 1: mux2x5-synth" {  } { { "../vhdl/mux2x5.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/mux2x5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226808 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "../vhdl/mux2x5.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/mux2x5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x16-synth " "Found design unit 1: mux2x16-synth" {  } { { "../vhdl/mux2x16.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/mux2x16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226811 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "../vhdl/mux2x16.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/mux2x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/mux2x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/mux2x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x32-synth " "Found design unit 1: mux2x32-synth" {  } { { "../vhdl/mux2x32.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/mux2x32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226813 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "../vhdl/mux2x32.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/mux2x32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/PC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226815 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226817 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "../vhdl/register_file.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226820 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226825 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/anirudhh/documents/epfl/ba3/comparch/labs/lab4/template/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/shift_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226828 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/shift_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285226828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635285226934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/GECKO.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "GECKO.bdf" "decoder_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/GECKO.bdf" { { 96 408 544 232 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:inst\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"CPU:inst\|controller:controller_0\"" {  } { { "CPU.bdf" "controller_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/CPU.bdf" { { -208 240 400 112 "controller_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226943 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_alu controller.vhd(98) " "VHDL Process Statement warning at controller.vhd(98): inferring latch(es) for signal or variable \"op_alu\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/controller.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635285226946 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm_signed controller.vhd(98) " "VHDL Process Statement warning at controller.vhd(98): inferring latch(es) for signal or variable \"imm_signed\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/controller.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635285226946 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_signed controller.vhd(98) " "Inferred latch for \"imm_signed\" at controller.vhd(98)" {  } { { "../vhdl/controller.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/controller.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226946 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[0\] controller.vhd(98) " "Inferred latch for \"op_alu\[0\]\" at controller.vhd(98)" {  } { { "../vhdl/controller.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/controller.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226946 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[1\] controller.vhd(98) " "Inferred latch for \"op_alu\[1\]\" at controller.vhd(98)" {  } { { "../vhdl/controller.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/controller.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226946 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[2\] controller.vhd(98) " "Inferred latch for \"op_alu\[2\]\" at controller.vhd(98)" {  } { { "../vhdl/controller.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/controller.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226946 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[3\] controller.vhd(98) " "Inferred latch for \"op_alu\[3\]\" at controller.vhd(98)" {  } { { "../vhdl/controller.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/controller.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226946 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[4\] controller.vhd(98) " "Inferred latch for \"op_alu\[4\]\" at controller.vhd(98)" {  } { { "../vhdl/controller.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/controller.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226946 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[5\] controller.vhd(98) " "Inferred latch for \"op_alu\[5\]\" at controller.vhd(98)" {  } { { "../vhdl/controller.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/controller.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226946 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:inst\|IR:IR_0 " "Elaborating entity \"IR\" for hierarchy \"CPU:inst\|IR:IR_0\"" {  } { { "CPU.bdf" "IR_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x16 CPU:inst\|mux2x16:mux_addr " "Elaborating entity \"mux2x16\" for hierarchy \"CPU:inst\|mux2x16:mux_addr\"" {  } { { "CPU.bdf" "mux_addr" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/CPU.bdf" { { -40 1088 1144 56 "mux_addr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|PC:PC_0 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|PC:PC_0\"" {  } { { "CPU.bdf" "PC_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/CPU.bdf" { { -184 808 968 -8 "PC_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226951 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address PC.vhd(28) " "VHDL Process Statement warning at PC.vhd(28): inferring latch(es) for signal or variable \"address\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/PC.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/PC.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635285226952 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] PC.vhd(28) " "Inferred latch for \"address\[0\]\" at PC.vhd(28)" {  } { { "../vhdl/PC.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/PC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226952 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] PC.vhd(28) " "Inferred latch for \"address\[1\]\" at PC.vhd(28)" {  } { { "../vhdl/PC.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/PC.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285226952 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst\|ALU:alu_0\"" {  } { { "CPU.bdf" "alu_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/CPU.bdf" { { 120 904 992 232 "alu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0 " "Elaborating entity \"multiplexer\" for hierarchy \"CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0\"" {  } { { "ALU.bdf" "multiplexer_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/ALU.bdf" { { -168 544 648 -32 "multiplexer_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub CPU:inst\|ALU:alu_0\|add_sub:add_sub_0 " "Elaborating entity \"add_sub\" for hierarchy \"CPU:inst\|ALU:alu_0\|add_sub:add_sub_0\"" {  } { { "ALU.bdf" "add_sub_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/ALU.bdf" { { -168 160 416 -72 "add_sub_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator CPU:inst\|ALU:alu_0\|comparator:comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"CPU:inst\|ALU:alu_0\|comparator:comparator_0\"" {  } { { "ALU.bdf" "comparator_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/ALU.bdf" { { -40 160 416 64 "comparator_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0\"" {  } { { "ALU.bdf" "logic_unit_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/ALU.bdf" { { 80 160 416 176 "logic_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226959 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a logic_unit.vhd(18) " "VHDL Process Statement warning at logic_unit.vhd(18): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/logic_unit.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/logic_unit.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635285226960 "|GECKO|CPU:inst|ALU:alu_0|logic_unit:logic_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b logic_unit.vhd(18) " "VHDL Process Statement warning at logic_unit.vhd(18): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/logic_unit.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/logic_unit.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635285226960 "|GECKO|CPU:inst|ALU:alu_0|logic_unit:logic_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a logic_unit.vhd(19) " "VHDL Process Statement warning at logic_unit.vhd(19): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/logic_unit.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/logic_unit.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635285226961 "|GECKO|CPU:inst|ALU:alu_0|logic_unit:logic_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b logic_unit.vhd(19) " "VHDL Process Statement warning at logic_unit.vhd(19): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/logic_unit.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/logic_unit.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635285226961 "|GECKO|CPU:inst|ALU:alu_0|logic_unit:logic_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a logic_unit.vhd(20) " "VHDL Process Statement warning at logic_unit.vhd(20): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/logic_unit.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/logic_unit.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635285226961 "|GECKO|CPU:inst|ALU:alu_0|logic_unit:logic_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b logic_unit.vhd(20) " "VHDL Process Statement warning at logic_unit.vhd(20): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/logic_unit.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/logic_unit.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635285226961 "|GECKO|CPU:inst|ALU:alu_0|logic_unit:logic_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a logic_unit.vhd(21) " "VHDL Process Statement warning at logic_unit.vhd(21): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/logic_unit.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/logic_unit.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635285226961 "|GECKO|CPU:inst|ALU:alu_0|logic_unit:logic_unit_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b logic_unit.vhd(21) " "VHDL Process Statement warning at logic_unit.vhd(21): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/logic_unit.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/logic_unit.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635285226961 "|GECKO|CPU:inst|ALU:alu_0|logic_unit:logic_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0 " "Elaborating entity \"shift_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0\"" {  } { { "ALU.bdf" "shift_unit_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/ALU.bdf" { { 192 160 416 288 "shift_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226962 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r shift_unit.vhd(10) " "VHDL Signal Declaration warning at shift_unit.vhd(10): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/shift_unit.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/shift_unit.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635285226963 "|GECKO|CPU:inst|ALU:alu_0|shift_unit:shift_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:inst\|register_file:register_file_0 " "Elaborating entity \"register_file\" for hierarchy \"CPU:inst\|register_file:register_file_0\"" {  } { { "CPU.bdf" "register_file_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 CPU:inst\|mux2x5:mux_aw " "Elaborating entity \"mux2x5\" for hierarchy \"CPU:inst\|mux2x5:mux_aw\"" {  } { { "CPU.bdf" "mux_aw" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/CPU.bdf" { { 152 440 496 248 "mux_aw" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 CPU:inst\|mux2x32:mux_data " "Elaborating entity \"mux2x32\" for hierarchy \"CPU:inst\|mux2x32:mux_data\"" {  } { { "CPU.bdf" "mux_data" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/CPU.bdf" { { 144 1136 1192 240 "mux_data" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend CPU:inst\|extend:extend_0 " "Elaborating entity \"extend\" for hierarchy \"CPU:inst\|extend:extend_0\"" {  } { { "CPU.bdf" "extend_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/CPU.bdf" { { 24 568 752 104 "extend_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_0\"" {  } { { "GECKO.bdf" "ROM_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226975 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dff1_current ROM.vhd(18) " "Verilog HDL or VHDL warning at ROM.vhd(18): object \"s_dff1_current\" assigned a value but never read" {  } { { "../vhdl/ROM.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/ROM.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635285226976 "|GECKO|ROM:ROM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Block ROM:ROM_0\|ROM_Block:memory_Block " "Elaborating entity \"ROM_Block\" for hierarchy \"ROM:ROM_0\|ROM_Block:memory_Block\"" {  } { { "../vhdl/ROM.vhd" "memory_Block" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/ROM.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285226977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "altsyncram_component" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285227039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285227041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus/ROM.hex " "Parameter \"init_file\" = \"../quartus/ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285227041 ""}  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635285227041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rna1 " "Found entity 1: altsyncram_rna1" {  } { { "db/altsyncram_rna1.tdf" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/db/altsyncram_rna1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285227101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285227101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rna1 ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated " "Elaborating entity \"altsyncram_rna1\" for hierarchy \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285227101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_0\"" {  } { { "GECKO.bdf" "RAM_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285227115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_address RAM.vhd(21) " "Verilog HDL or VHDL warning at RAM.vhd(21): object \"s_address\" assigned a value but never read" {  } { { "../vhdl/RAM.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/RAM.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635285227122 "|GECKO|RAM:RAM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons buttons:buttons_0 " "Elaborating entity \"buttons\" for hierarchy \"buttons:buttons_0\"" {  } { { "GECKO.bdf" "buttons_0" { Schematic "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/GECKO.bdf" { { 160 1248 1384 336 "buttons_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285227147 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:inst\|register_file:register_file_0\|reg_rtl_0 " "Inferred RAM node \"CPU:inst\|register_file:register_file_0\|reg_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1635285227580 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:inst\|register_file:register_file_0\|reg_rtl_1 " "Inferred RAM node \"CPU:inst\|register_file:register_file_0\|reg_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1635285227581 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:RAM_0\|reg " "RAM logic \"RAM:RAM_0\|reg\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/RAM.vhd" "reg" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/RAM.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635285227581 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1635285227581 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:inst\|register_file:register_file_0\|reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:inst\|register_file:register_file_0\|reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:inst\|register_file:register_file_0\|reg_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"CPU:inst\|register_file:register_file_0\|reg_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635285241467 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1635285241467 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1635285241467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0 " "Elaborated megafunction instantiation \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635285241511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0 " "Instantiated megafunction \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635285241512 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635285241512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trd1 " "Found entity 1: altsyncram_trd1" {  } { { "db/altsyncram_trd1.tdf" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/quartus/db/altsyncram_trd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635285241573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285241573 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[0\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[0\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[22\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[22\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[23\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[23\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[24\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[24\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[25\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[25\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[26\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[26\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[9\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[9\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[3\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[3\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[2\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[2\]\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[4\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[4\]\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[6\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[6\]\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[8\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[8\]\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[10\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[10\]\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[8\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[8\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[2\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[2\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[7\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[7\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[1\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[1\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[6\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[6\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[10\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[10\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[4\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[4\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[11\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[11\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[5\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[5\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[12\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[12\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[13\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[13\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[14\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[14\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[15\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[15\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[16\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[16\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[17\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[17\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[18\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[18\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[19\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[19\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[20\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[20\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CPU:inst\|IR:IR_0\|Q\[21\] " "Inserted always-enabled tri-state buffer between \"CPU:inst\|IR:IR_0\|Q\[21\]\" and its non-tri-state driver." {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1635285250779 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1635285250779 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[0\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[0\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[0\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[0\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250856 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[22\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[22\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[22\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[22\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250856 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[23\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[23\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[23\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[23\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250856 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[24\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[24\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[24\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[24\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250856 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[25\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[25\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[25\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[25\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250856 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[26\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[26\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[26\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[26\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[9\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[9\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[9\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[9\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[3\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[3\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[3\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[3\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[2\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[27\]\" " "The node \"CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[2\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[27\]\"" {  } {  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[4\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[28\]\" " "The node \"CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[4\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[28\]\"" {  } {  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[6\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[29\]\" " "The node \"CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[6\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[29\]\"" {  } {  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[8\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[30\]\" " "The node \"CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[8\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[30\]\"" {  } {  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[10\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[31\]\" " "The node \"CPU:inst\|register_file:register_file_0\|reg_rtl_0_bypass\[10\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[31\]\"" {  } {  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[8\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[8\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[8\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[8\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[2\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[2\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[2\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[2\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[7\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[7\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[7\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[7\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[1\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[1\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[1\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[1\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[6\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[6\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[6\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[6\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[10\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[10\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[10\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[10\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[4\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[4\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[4\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[4\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250857 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[11\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[11\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[11\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[11\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250858 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[5\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[5\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[5\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[5\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250858 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[12\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[12\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[12\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[12\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250858 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[13\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[13\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[13\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[13\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250858 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[14\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[14\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[14\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[14\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250858 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[15\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[15\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[15\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[15\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250858 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[16\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[16\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[16\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[16\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250858 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[17\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[17\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[17\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[17\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250858 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[18\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[18\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[18\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[18\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250858 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[19\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[19\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[19\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[19\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250858 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[20\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[20\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[20\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[20\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250858 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node CPU:inst\|IR:IR_0\|Q\[21\] non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[21\]\" " "The node \"CPU:inst\|IR:IR_0\|Q\[21\]\" has multiple drivers due to the non-tri-state driver \"ROM:ROM_0\|ROM_Block:memory_Block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[21\]\"" {  } { { "../vhdl/IR.vhd" "" { Text "D:/Users/Anirudhh/Documents/EPFL/BA3/Comparch/Labs/Lab4/template/vhdl/IR.vhd" 17 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285250858 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 32 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 32 errors, 50 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635285251685 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 26 23:54:11 2021 " "Processing ended: Tue Oct 26 23:54:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635285251685 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635285251685 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635285251685 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635285251685 ""}
