// Seed: 1357012850
module module_0 (
    input wire id_0,
    input tri  id_1,
    input tri1 id_2
);
  tri1 id_4;
  assign id_4 = id_4;
  module_2 modCall_1 (
      id_4,
      id_2
  );
  wire id_5;
  wire id_6;
  assign id_4 = id_2;
  wire id_7;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1
);
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output supply1 id_0,
    input wire id_1
);
  wire id_3 = 1;
  module_3 modCall_1 (id_1);
endmodule
module module_3 (
    input tri1 id_0
);
  assign module_2.id_0 = 0;
endmodule
