{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576022374860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576022374879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 17:59:34 2019 " "Processing started: Tue Dec 10 17:59:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576022374879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022374879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bomberman -c Bomberman " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bomberman -c Bomberman" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022374879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576022377799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576022377799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Blitter_v2.sv(100) " "Verilog HDL warning at Blitter_v2.sv(100): extended using \"x\" or \"z\"" {  } { { "Blitter_v2.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Blitter_v2.sv" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576022399904 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Blitter_v2.sv(158) " "Verilog HDL information at Blitter_v2.sv(158): always construct contains both blocking and non-blocking assignments" {  } { { "Blitter_v2.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Blitter_v2.sv" 158 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576022399904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blitter_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file blitter_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Blitter_v2 " "Found entity 1: Blitter_v2" {  } { { "Blitter_v2.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Blitter_v2.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022399909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022399909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_global.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_global.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_global " "Found entity 1: pll_global" {  } { { "pll_global.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/pll_global.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022399918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022399918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/bomberman.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/bomberman.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman " "Found entity 1: Bomberman" {  } { { "Bomberman/synthesis/Bomberman.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022399930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022399930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Bomberman/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022399938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022399938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Bomberman/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022399944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022399944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_irq_mapper " "Found entity 1: Bomberman_irq_mapper" {  } { { "Bomberman/synthesis/submodules/Bomberman_irq_mapper.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022399950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022399950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0 " "Found entity 1: Bomberman_mm_interconnect_0" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Bomberman_mm_interconnect_0_avalon_st_adapter" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Bomberman_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Bomberman/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Bomberman/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Bomberman/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Bomberman/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Bomberman_mm_interconnect_0_rsp_mux_001" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file bomberman/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Bomberman/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400066 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Bomberman/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_rsp_mux " "Found entity 1: Bomberman_mm_interconnect_0_rsp_mux" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Bomberman_mm_interconnect_0_rsp_demux_001" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_rsp_demux " "Found entity 1: Bomberman_mm_interconnect_0_rsp_demux" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Bomberman_mm_interconnect_0_cmd_mux_001" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_cmd_mux " "Found entity 1: Bomberman_mm_interconnect_0_cmd_mux" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Bomberman_mm_interconnect_0_cmd_demux_001" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_cmd_demux " "Found entity 1: Bomberman_mm_interconnect_0_cmd_demux" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Bomberman_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Bomberman_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_003.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576022400122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Bomberman_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Bomberman_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_003.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576022400123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_router_003_default_decode " "Found entity 1: Bomberman_mm_interconnect_0_router_003_default_decode" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_003.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400125 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bomberman_mm_interconnect_0_router_003 " "Found entity 2: Bomberman_mm_interconnect_0_router_003" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_003.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Bomberman_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Bomberman_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_002.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576022400130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Bomberman_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Bomberman_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_002.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576022400130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_router_002_default_decode " "Found entity 1: Bomberman_mm_interconnect_0_router_002_default_decode" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_002.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400133 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bomberman_mm_interconnect_0_router_002 " "Found entity 2: Bomberman_mm_interconnect_0_router_002" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_002.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Bomberman_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Bomberman_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_001.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576022400138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Bomberman_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Bomberman_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_001.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576022400138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_router_001_default_decode " "Found entity 1: Bomberman_mm_interconnect_0_router_001_default_decode" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_001.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400141 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bomberman_mm_interconnect_0_router_001 " "Found entity 2: Bomberman_mm_interconnect_0_router_001" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_001.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Bomberman_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Bomberman_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576022400146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Bomberman_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Bomberman_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576022400146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file bomberman/synthesis/submodules/bomberman_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_mm_interconnect_0_router_default_decode " "Found entity 1: Bomberman_mm_interconnect_0_router_default_decode" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400150 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bomberman_mm_interconnect_0_router " "Found entity 2: Bomberman_mm_interconnect_0_router" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Bomberman/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Bomberman/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Bomberman/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Bomberman/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Bomberman/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Bomberman/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_timer_0 " "Found entity 1: Bomberman_timer_0" {  } { { "Bomberman/synthesis/submodules/Bomberman_timer_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_sysid_qsys_0 " "Found entity 1: Bomberman_sysid_qsys_0" {  } { { "Bomberman/synthesis/submodules/Bomberman_sysid_qsys_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_sdram_pll_audio_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file bomberman/synthesis/submodules/bomberman_sdram_pll_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_sdram_pll_audio_pll_dffpipe_l2c " "Found entity 1: Bomberman_sdram_pll_audio_pll_dffpipe_l2c" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400227 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bomberman_sdram_pll_audio_pll_stdsync_sv6 " "Found entity 2: Bomberman_sdram_pll_audio_pll_stdsync_sv6" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400227 ""} { "Info" "ISGN_ENTITY_NAME" "3 Bomberman_sdram_pll_audio_pll_altpll_k6o2 " "Found entity 3: Bomberman_sdram_pll_audio_pll_altpll_k6o2" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400227 ""} { "Info" "ISGN_ENTITY_NAME" "4 Bomberman_sdram_pll_audio_pll " "Found entity 4: Bomberman_sdram_pll_audio_pll" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file bomberman/synthesis/submodules/bomberman_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_sdram_input_efifo_module " "Found entity 1: Bomberman_sdram_input_efifo_module" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400238 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bomberman_sdram " "Found entity 2: Bomberman_sdram" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_player1score0.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_player1score0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_player1Score0 " "Found entity 1: Bomberman_player1Score0" {  } { { "Bomberman/synthesis/submodules/Bomberman_player1Score0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_player1Score0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_otg_hpi_data " "Found entity 1: Bomberman_otg_hpi_data" {  } { { "Bomberman/synthesis/submodules/Bomberman_otg_hpi_data.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_otg_hpi_address " "Found entity 1: Bomberman_otg_hpi_address" {  } { { "Bomberman/synthesis/submodules/Bomberman_otg_hpi_address.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_nios2_qsys_0 " "Found entity 1: Bomberman_nios2_qsys_0" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file bomberman/synthesis/submodules/bomberman_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: Bomberman_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bomberman_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: Bomberman_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "3 Bomberman_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: Bomberman_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "4 Bomberman_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: Bomberman_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "5 Bomberman_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: Bomberman_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "6 Bomberman_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: Bomberman_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "7 Bomberman_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: Bomberman_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "8 Bomberman_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: Bomberman_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "9 Bomberman_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: Bomberman_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "10 Bomberman_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Bomberman_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "11 Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "12 Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "13 Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "14 Bomberman_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: Bomberman_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "15 Bomberman_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: Bomberman_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "16 Bomberman_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: Bomberman_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "17 Bomberman_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: Bomberman_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "18 Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "19 Bomberman_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: Bomberman_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "20 Bomberman_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: Bomberman_nios2_qsys_0_cpu_nios2_oci" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""} { "Info" "ISGN_ENTITY_NAME" "21 Bomberman_nios2_qsys_0_cpu " "Found entity 21: Bomberman_nios2_qsys_0_cpu" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: Bomberman_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: Bomberman_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_nios2_qsys_0_cpu_test_bench " "Found entity 1: Bomberman_nios2_qsys_0_cpu_test_bench" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_test_bench.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file bomberman/synthesis/submodules/bomberman_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_jtag_uart_0_sim_scfifo_w " "Found entity 1: Bomberman_jtag_uart_0_sim_scfifo_w" {  } { { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400371 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bomberman_jtag_uart_0_scfifo_w " "Found entity 2: Bomberman_jtag_uart_0_scfifo_w" {  } { { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400371 ""} { "Info" "ISGN_ENTITY_NAME" "3 Bomberman_jtag_uart_0_sim_scfifo_r " "Found entity 3: Bomberman_jtag_uart_0_sim_scfifo_r" {  } { { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400371 ""} { "Info" "ISGN_ENTITY_NAME" "4 Bomberman_jtag_uart_0_scfifo_r " "Found entity 4: Bomberman_jtag_uart_0_scfifo_r" {  } { { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400371 ""} { "Info" "ISGN_ENTITY_NAME" "5 Bomberman_jtag_uart_0 " "Found entity 5: Bomberman_jtag_uart_0" {  } { { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "avalon_blitter_interface.sv(84) " "Verilog HDL warning at avalon_blitter_interface.sv(84): extended using \"x\" or \"z\"" {  } { { "Bomberman/synthesis/submodules/avalon_blitter_interface.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/avalon_blitter_interface.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576022400377 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "avalon_blitter_interface.sv(118) " "Verilog HDL warning at avalon_blitter_interface.sv(118): extended using \"x\" or \"z\"" {  } { { "Bomberman/synthesis/submodules/avalon_blitter_interface.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/avalon_blitter_interface.sv" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576022400377 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "avalon_blitter_interface.sv(132) " "Verilog HDL warning at avalon_blitter_interface.sv(132): extended using \"x\" or \"z\"" {  } { { "Bomberman/synthesis/submodules/avalon_blitter_interface.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/avalon_blitter_interface.sv" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576022400378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/avalon_blitter_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/avalon_blitter_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_blitter_interface " "Found entity 1: avalon_blitter_interface" {  } { { "Bomberman/synthesis/submodules/avalon_blitter_interface.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/avalon_blitter_interface.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_audio_bomb_vol.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_audio_bomb_vol.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_audio_bomb_vol " "Found entity 1: Bomberman_audio_bomb_vol" {  } { { "Bomberman/synthesis/submodules/Bomberman_audio_bomb_vol.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_audio_bomb_vol.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_audio_init.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_audio_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_audio_INIT " "Found entity 1: Bomberman_audio_INIT" {  } { { "Bomberman/synthesis/submodules/Bomberman_audio_INIT.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_audio_INIT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_LEDs " "Found entity 1: Bomberman_LEDs" {  } { { "Bomberman/synthesis/submodules/Bomberman_LEDs.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman/synthesis/submodules/bomberman_boot_up.v 1 1 " "Found 1 design units, including 1 entities, in source file bomberman/synthesis/submodules/bomberman_boot_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_Boot_Up " "Found entity 1: Bomberman_Boot_Up" {  } { { "Bomberman/synthesis/submodules/Bomberman_Boot_Up.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_Boot_Up.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022400413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022400413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401499 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pull_out_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_pull_out_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Pull_Out_v2 " "Found entity 1: VGA_Pull_Out_v2" {  } { { "VGA_Pull_Out_v2.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/VGA_Pull_Out_v2.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401518 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "avalon_blitter_interface.sv(84) " "Verilog HDL warning at avalon_blitter_interface.sv(84): extended using \"x\" or \"z\"" {  } { { "avalon_blitter_interface.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/avalon_blitter_interface.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576022401527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "avalon_blitter_interface.sv(118) " "Verilog HDL warning at avalon_blitter_interface.sv(118): extended using \"x\" or \"z\"" {  } { { "avalon_blitter_interface.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/avalon_blitter_interface.sv" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576022401529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "avalon_blitter_interface.sv(132) " "Verilog HDL warning at avalon_blitter_interface.sv(132): extended using \"x\" or \"z\"" {  } { { "avalon_blitter_interface.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/avalon_blitter_interface.sv" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576022401529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_blitter_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_blitter_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_blitter_interface " "Found entity 1: avalon_blitter_interface" {  } { { "avalon_blitter_interface.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/avalon_blitter_interface.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401539 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.sv(25) " "Verilog HDL warning at hexdriver.sv(25): extended using \"x\" or \"z\"" {  } { { "hexdriver.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/hexdriver.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576022401544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decdriver " "Found entity 1: decdriver" {  } { { "hexdriver.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/hexdriver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401547 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Bomberman_top.sv(247) " "Verilog HDL warning at Bomberman_top.sv(247): extended using \"x\" or \"z\"" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 247 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576022401555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bomberman_top " "Found entity 1: Bomberman_top" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_.sv 2 2 " "Found 2 design units, including 2 entities, in source file reg_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REG_ " "Found entity 1: REG_" {  } { { "REG_.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/REG_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401576 ""} { "Info" "ISGN_ENTITY_NAME" "2 Status_REG_ " "Found entity 2: Status_REG_" {  } { { "REG_.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/REG_.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Blitter.sv(100) " "Verilog HDL warning at Blitter.sv(100): extended using \"x\" or \"z\"" {  } { { "Blitter.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Blitter.sv" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576022401599 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Blitter.sv(160) " "Verilog HDL information at Blitter.sv(160): always construct contains both blocking and non-blocking assignments" {  } { { "Blitter.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Blitter.sv" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576022401600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file blitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Blitter " "Found entity 1: Blitter" {  } { { "Blitter.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Blitter.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palettes.sv 1 1 " "Found 1 design units, including 1 entities, in source file palettes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Palettes " "Found entity 1: Palettes" {  } { { "Palettes.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Palettes.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_chip_buffer_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file on_chip_buffer_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 On_chip_buffer_v3 " "Found entity 1: On_chip_buffer_v3" {  } { { "On_chip_buffer_v3.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/On_chip_buffer_v3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Audio_Controller.sv(327) " "Verilog HDL warning at Audio_Controller.sv(327): extended using \"x\" or \"z\"" {  } { { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576022401641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Audio_Controller.sv(411) " "Verilog HDL warning at Audio_Controller.sv(411): extended using \"x\" or \"z\"" {  } { { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 411 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576022401642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_clk " "Found entity 1: Audio_clk" {  } { { "Audio_clk.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/test.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022401674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022401674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RESET avalon_blitter_interface.sv(57) " "Verilog HDL Implicit Net warning at avalon_blitter_interface.sv(57): created implicit net for \"RESET\"" {  } { { "avalon_blitter_interface.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/avalon_blitter_interface.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022401678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RESET avalon_blitter_interface.sv(57) " "Verilog HDL Implicit Net warning at avalon_blitter_interface.sv(57): created implicit net for \"RESET\"" {  } { { "Bomberman/synthesis/submodules/avalon_blitter_interface.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/avalon_blitter_interface.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022401678 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Bomberman_sdram.v(318) " "Verilog HDL or VHDL warning at Bomberman_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1576022401740 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Bomberman_sdram.v(328) " "Verilog HDL or VHDL warning at Bomberman_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1576022401741 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Bomberman_sdram.v(338) " "Verilog HDL or VHDL warning at Bomberman_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1576022401741 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Bomberman_sdram.v(682) " "Verilog HDL or VHDL warning at Bomberman_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1576022401745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bomberman_top " "Elaborating entity \"Bomberman_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576022402205 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] Bomberman_top.sv(17) " "Output port \"LEDR\[1\]\" at Bomberman_top.sv(17) has no driver" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576022402215 "|Bomberman_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "Bomberman_top.sv" "hpi_io_inst" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022402279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman Bomberman:Bomberman_0 " "Elaborating entity \"Bomberman\" for hierarchy \"Bomberman:Bomberman_0\"" {  } { { "Bomberman_top.sv" "Bomberman_0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022402327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_Boot_Up Bomberman:Bomberman_0\|Bomberman_Boot_Up:boot_up " "Elaborating entity \"Bomberman_Boot_Up\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_Boot_Up:boot_up\"" {  } { { "Bomberman/synthesis/Bomberman.v" "boot_up" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022402519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_LEDs Bomberman:Bomberman_0\|Bomberman_LEDs:leds " "Elaborating entity \"Bomberman_LEDs\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_LEDs:leds\"" {  } { { "Bomberman/synthesis/Bomberman.v" "leds" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022402591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_audio_INIT Bomberman:Bomberman_0\|Bomberman_audio_INIT:audio_init " "Elaborating entity \"Bomberman_audio_INIT\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_audio_INIT:audio_init\"" {  } { { "Bomberman/synthesis/Bomberman.v" "audio_init" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022402663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_audio_bomb_vol Bomberman:Bomberman_0\|Bomberman_audio_bomb_vol:audio_bomb_vol " "Elaborating entity \"Bomberman_audio_bomb_vol\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_audio_bomb_vol:audio_bomb_vol\"" {  } { { "Bomberman/synthesis/Bomberman.v" "audio_bomb_vol" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022402737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_blitter_interface Bomberman:Bomberman_0\|avalon_blitter_interface:avalon_blitter_0 " "Elaborating entity \"avalon_blitter_interface\" for hierarchy \"Bomberman:Bomberman_0\|avalon_blitter_interface:avalon_blitter_0\"" {  } { { "Bomberman/synthesis/Bomberman.v" "avalon_blitter_0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022402789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ Bomberman:Bomberman_0\|avalon_blitter_interface:avalon_blitter_0\|REG_:BI0_0 " "Elaborating entity \"REG_\" for hierarchy \"Bomberman:Bomberman_0\|avalon_blitter_interface:avalon_blitter_0\|REG_:BI0_0\"" {  } { { "Bomberman/synthesis/submodules/avalon_blitter_interface.sv" "BI0_0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/avalon_blitter_interface.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022402921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_REG_ Bomberman:Bomberman_0\|avalon_blitter_interface:avalon_blitter_0\|Status_REG_:BI0_S " "Elaborating entity \"Status_REG_\" for hierarchy \"Bomberman:Bomberman_0\|avalon_blitter_interface:avalon_blitter_0\|Status_REG_:BI0_S\"" {  } { { "Bomberman/synthesis/submodules/avalon_blitter_interface.sv" "BI0_S" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/avalon_blitter_interface.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022403026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_jtag_uart_0 Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Bomberman_jtag_uart_0\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\"" {  } { { "Bomberman/synthesis/Bomberman.v" "jtag_uart_0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022403087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_jtag_uart_0_scfifo_w Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w " "Elaborating entity \"Bomberman_jtag_uart_0_scfifo_w\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "the_Bomberman_jtag_uart_0_scfifo_w" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022403132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "wfifo" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022403724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022403763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022403764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022403764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022403764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022403764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022403764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022403764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022403764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022403764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022403764 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576022403764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022403895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022403895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022403898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022404020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022404020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022404025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022404098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022404098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022404104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022404248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022404248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022404257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022404463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022404463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022404470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022404633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022404633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_w:the_Bomberman_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022404639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_jtag_uart_0_scfifo_r Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_r:the_Bomberman_jtag_uart_0_scfifo_r " "Elaborating entity \"Bomberman_jtag_uart_0_scfifo_r\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|Bomberman_jtag_uart_0_scfifo_r:the_Bomberman_jtag_uart_0_scfifo_r\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "the_Bomberman_jtag_uart_0_scfifo_r" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022404712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bomberman_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bomberman_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "Bomberman_jtag_uart_0_alt_jtag_atlantic" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022405505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bomberman_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bomberman_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022405578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bomberman_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bomberman_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022405578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022405578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022405578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022405578 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576022405578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bomberman_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bomberman_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022405892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bomberman_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bomberman_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022406243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0 Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"Bomberman_nios2_qsys_0\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\"" {  } { { "Bomberman/synthesis/Bomberman.v" "nios2_qsys_0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022406554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0.v" "cpu" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022406610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_test_bench Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_test_bench:the_Bomberman_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_test_bench\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_test_bench:the_Bomberman_nios2_qsys_0_cpu_test_bench\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_test_bench" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022406886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_register_bank_a_module Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_register_bank_a_module:Bomberman_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_register_bank_a_module:Bomberman_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "Bomberman_nios2_qsys_0_cpu_register_bank_a" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022406975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_register_bank_a_module:Bomberman_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_register_bank_a_module:Bomberman_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022407172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_register_bank_a_module:Bomberman_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_register_bank_a_module:Bomberman_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022407234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_register_bank_a_module:Bomberman_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_register_bank_a_module:Bomberman_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407235 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576022407235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022407416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022407416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_register_bank_a_module:Bomberman_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_register_bank_a_module:Bomberman_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022407419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_register_bank_b_module Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_register_bank_b_module:Bomberman_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_register_bank_b_module:Bomberman_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "Bomberman_nios2_qsys_0_cpu_register_bank_b" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022407516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_oci" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022407615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci_debug Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022407719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022407819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022407849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022407849 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576022407849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci_break Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_break:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_break:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_oci_break" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022407861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci_xbrk Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_xbrk:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_xbrk:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022407992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci_dbrk Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_dbrk:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_dbrk:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022408052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci_itrace Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_itrace:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_itrace:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022408126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci_dtrace Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_dtrace:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_dtrace:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022408163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci_td_mode Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_dtrace:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_dtrace\|Bomberman_nios2_qsys_0_cpu_nios2_oci_td_mode:Bomberman_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_dtrace:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_dtrace\|Bomberman_nios2_qsys_0_cpu_nios2_oci_td_mode:Bomberman_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "Bomberman_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022408341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022408373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo\|Bomberman_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo\|Bomberman_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022408478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo\|Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo\|Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022408525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo\|Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo\|Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022408571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci_pib Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_pib:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_pib:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_oci_pib" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022408634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_oci_im Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_im:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_im:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_oci_im" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022408681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_avalon_reg Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_avalon_reg:the_Bomberman_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_avalon_reg:the_Bomberman_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022408767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_nios2_ocimem Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_ocimem:the_Bomberman_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_ocimem:the_Bomberman_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_nios2_ocimem" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022408851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_ocimem:the_Bomberman_nios2_qsys_0_cpu_nios2_ocimem\|Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module:Bomberman_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_ocimem:the_Bomberman_nios2_qsys_0_cpu_nios2_ocimem\|Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module:Bomberman_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "Bomberman_nios2_qsys_0_cpu_ociram_sp_ram" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022408976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_ocimem:the_Bomberman_nios2_qsys_0_cpu_nios2_ocimem\|Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module:Bomberman_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_ocimem:the_Bomberman_nios2_qsys_0_cpu_nios2_ocimem\|Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module:Bomberman_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_ocimem:the_Bomberman_nios2_qsys_0_cpu_nios2_ocimem\|Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module:Bomberman_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_ocimem:the_Bomberman_nios2_qsys_0_cpu_nios2_ocimem\|Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module:Bomberman_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_ocimem:the_Bomberman_nios2_qsys_0_cpu_nios2_ocimem\|Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module:Bomberman_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_ocimem:the_Bomberman_nios2_qsys_0_cpu_nios2_ocimem\|Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module:Bomberman_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409064 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576022409064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022409208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022409208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_ocimem:the_Bomberman_nios2_qsys_0_cpu_nios2_ocimem\|Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module:Bomberman_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_ocimem:the_Bomberman_nios2_qsys_0_cpu_nios2_ocimem\|Bomberman_nios2_qsys_0_cpu_ociram_sp_ram_module:Bomberman_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_debug_slave_tck Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|Bomberman_nios2_qsys_0_cpu_debug_slave_tck:the_Bomberman_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|Bomberman_nios2_qsys_0_cpu_debug_slave_tck:the_Bomberman_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_Bomberman_nios2_qsys_0_cpu_debug_slave_tck" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_nios2_qsys_0_cpu_debug_slave_sysclk Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|Bomberman_nios2_qsys_0_cpu_debug_slave_sysclk:the_Bomberman_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"Bomberman_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|Bomberman_nios2_qsys_0_cpu_debug_slave_sysclk:the_Bomberman_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_Bomberman_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" "Bomberman_nios2_qsys_0_cpu_debug_slave_phy" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022409709 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576022409709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409718 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper:the_Bomberman_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bomberman_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_otg_hpi_address Bomberman:Bomberman_0\|Bomberman_otg_hpi_address:otg_hpi_address " "Elaborating entity \"Bomberman_otg_hpi_address\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_otg_hpi_address:otg_hpi_address\"" {  } { { "Bomberman/synthesis/Bomberman.v" "otg_hpi_address" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_otg_hpi_data Bomberman:Bomberman_0\|Bomberman_otg_hpi_data:otg_hpi_data " "Elaborating entity \"Bomberman_otg_hpi_data\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_otg_hpi_data:otg_hpi_data\"" {  } { { "Bomberman/synthesis/Bomberman.v" "otg_hpi_data" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022409947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_player1Score0 Bomberman:Bomberman_0\|Bomberman_player1Score0:player1score0 " "Elaborating entity \"Bomberman_player1Score0\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_player1Score0:player1score0\"" {  } { { "Bomberman/synthesis/Bomberman.v" "player1score0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022410011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_sdram Bomberman:Bomberman_0\|Bomberman_sdram:sdram " "Elaborating entity \"Bomberman_sdram\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_sdram:sdram\"" {  } { { "Bomberman/synthesis/Bomberman.v" "sdram" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022410073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_sdram_input_efifo_module Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|Bomberman_sdram_input_efifo_module:the_Bomberman_sdram_input_efifo_module " "Elaborating entity \"Bomberman_sdram_input_efifo_module\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|Bomberman_sdram_input_efifo_module:the_Bomberman_sdram_input_efifo_module\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "the_Bomberman_sdram_input_efifo_module" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022410369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_sdram_pll_audio_pll Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll " "Elaborating entity \"Bomberman_sdram_pll_audio_pll\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\"" {  } { { "Bomberman/synthesis/Bomberman.v" "sdram_pll_audio_pll" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022410478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_sdram_pll_audio_pll_stdsync_sv6 Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"Bomberman_sdram_pll_audio_pll_stdsync_sv6\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_stdsync_sv6:stdsync2\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "stdsync2" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022410553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_sdram_pll_audio_pll_dffpipe_l2c Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_stdsync_sv6:stdsync2\|Bomberman_sdram_pll_audio_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Bomberman_sdram_pll_audio_pll_dffpipe_l2c\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_stdsync_sv6:stdsync2\|Bomberman_sdram_pll_audio_pll_dffpipe_l2c:dffpipe3\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "dffpipe3" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022410594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_sdram_pll_audio_pll_altpll_k6o2 Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1 " "Elaborating entity \"Bomberman_sdram_pll_audio_pll_altpll_k6o2\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "sd1" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022410634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_sysid_qsys_0 Bomberman:Bomberman_0\|Bomberman_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"Bomberman_sysid_qsys_0\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Bomberman/synthesis/Bomberman.v" "sysid_qsys_0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022410674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_timer_0 Bomberman:Bomberman_0\|Bomberman_timer_0:timer_0 " "Elaborating entity \"Bomberman_timer_0\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_timer_0:timer_0\"" {  } { { "Bomberman/synthesis/Bomberman.v" "timer_0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022410751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0 Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Bomberman_mm_interconnect_0\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Bomberman/synthesis/Bomberman.v" "mm_interconnect_0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022410825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022413080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 2125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022413133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 2189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022413201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022413260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022413333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_audio_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_audio_pll_pll_slave_translator\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "sdram_pll_audio_pll_pll_slave_translator" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022413408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "sdram_s1_translator" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022413472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "timer_0_s1_translator" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 2509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022413531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_blitter_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_blitter_0_s1_translator\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "avalon_blitter_0_s1_translator" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022413589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_address_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_address_s1_translator\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "otg_hpi_address_s1_translator" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022413652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 3998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022413828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022413891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 4163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022413938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Bomberman/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022414009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 4204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022414078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 4704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022414283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 4745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022414502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_router Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router:router " "Elaborating entity \"Bomberman_mm_interconnect_0_router\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router:router\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "router" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 7636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022415013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_router_default_decode Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router:router\|Bomberman_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Bomberman_mm_interconnect_0_router_default_decode\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router:router\|Bomberman_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022415164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_router_001 Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Bomberman_mm_interconnect_0_router_001\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router_001:router_001\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "router_001" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 7652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022415225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_router_001_default_decode Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router_001:router_001\|Bomberman_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Bomberman_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router_001:router_001\|Bomberman_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_001.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022415342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_router_002 Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Bomberman_mm_interconnect_0_router_002\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router_002:router_002\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "router_002" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 7668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022415397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_router_002_default_decode Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router_002:router_002\|Bomberman_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Bomberman_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router_002:router_002\|Bomberman_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022415471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_router_003 Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Bomberman_mm_interconnect_0_router_003\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router_003:router_003\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "router_003" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 7684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022415532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_router_003_default_decode Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router_003:router_003\|Bomberman_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Bomberman_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_router_003:router_003\|Bomberman_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022415587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_cmd_demux Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Bomberman_mm_interconnect_0_cmd_demux\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "cmd_demux" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 8279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022415881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_cmd_demux_001 Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Bomberman_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 8368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022416027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_cmd_mux Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Bomberman_mm_interconnect_0_cmd_mux\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "cmd_mux" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 8385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022416121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_cmd_mux_001 Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Bomberman_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "cmd_mux_001" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 8408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022416151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022416223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Bomberman/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022416257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_rsp_demux Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Bomberman_mm_interconnect_0_rsp_demux\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "rsp_demux" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 8939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022416532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_rsp_demux_001 Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Bomberman_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "rsp_demux_001" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 8962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022416582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_rsp_mux Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Bomberman_mm_interconnect_0_rsp_mux\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "rsp_mux" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 9655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022416762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_rsp_mux.sv" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022417230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Bomberman/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022417300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_rsp_mux_001 Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Bomberman_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 9744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022417394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_rsp_mux_001.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022417576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Bomberman/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022417610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "crosser" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 9778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022417644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Bomberman/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022417693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Bomberman/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022417875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_avalon_st_adapter Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Bomberman_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0.v" 9909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022417999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Bomberman_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Bomberman_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|Bomberman_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Bomberman_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022418040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bomberman_irq_mapper Bomberman:Bomberman_0\|Bomberman_irq_mapper:irq_mapper " "Elaborating entity \"Bomberman_irq_mapper\" for hierarchy \"Bomberman:Bomberman_0\|Bomberman_irq_mapper:irq_mapper\"" {  } { { "Bomberman/synthesis/Bomberman.v" "irq_mapper" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022418375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Bomberman:Bomberman_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Bomberman:Bomberman_0\|altera_reset_controller:rst_controller\"" {  } { { "Bomberman/synthesis/Bomberman.v" "rst_controller" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022418420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Bomberman:Bomberman_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Bomberman:Bomberman_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Bomberman/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022418487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Bomberman:Bomberman_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Bomberman:Bomberman_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Bomberman/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022418572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_001\"" {  } { { "Bomberman/synthesis/Bomberman.v" "rst_controller_001" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022418606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_002\"" {  } { { "Bomberman/synthesis/Bomberman.v" "rst_controller_002" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022418653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blitter_v2 Blitter_v2:Blitter_0 " "Elaborating entity \"Blitter_v2\" for hierarchy \"Blitter_v2:Blitter_0\"" {  } { { "Bomberman_top.sv" "Blitter_0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022418713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate Blitter_v2:Blitter_0\|tristate:tristate_SRAM " "Elaborating entity \"tristate\" for hierarchy \"Blitter_v2:Blitter_0\|tristate:tristate_SRAM\"" {  } { { "Blitter_v2.sv" "tristate_SRAM" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Blitter_v2.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022418785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "On_chip_buffer_v3 Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0 " "Elaborating entity \"On_chip_buffer_v3\" for hierarchy \"Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\"" {  } { { "Blitter_v2.sv" "Buffer0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Blitter_v2.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022418834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component\"" {  } { { "On_chip_buffer_v3.v" "altsyncram_component" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/On_chip_buffer_v3.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022418883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component\"" {  } { { "On_chip_buffer_v3.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/On_chip_buffer_v3.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022418923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component " "Instantiated megafunction \"Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./db/Bomberman.ram0_ram_153601x16_b57232c3.hdl.mif " "Parameter \"init_file\" = \"./db/Bomberman.ram0_ram_153601x16_b57232c3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 153600 " "Parameter \"numwords_a\" = \"153600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 153600 " "Parameter \"numwords_b\" = \"153600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022418924 ""}  } { { "On_chip_buffer_v3.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/On_chip_buffer_v3.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576022418924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c1r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c1r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c1r1 " "Found entity 1: altsyncram_c1r1" {  } { { "db/altsyncram_c1r1.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/altsyncram_c1r1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022419207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022419207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c1r1 Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component\|altsyncram_c1r1:auto_generated " "Elaborating entity \"altsyncram_c1r1\" for hierarchy \"Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component\|altsyncram_c1r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022419212 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "./db/Bomberman.ram0_ram_153601x16_b57232c3.hdl.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./db/Bomberman.ram0_ram_153601x16_b57232c3.hdl.mif -- setting all initial values to 0" {  } { { "On_chip_buffer_v3.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/On_chip_buffer_v3.v" 93 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1576022419268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_fua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_fua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_fua " "Found entity 1: decode_fua" {  } { { "db/decode_fua.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/decode_fua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022421373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022421373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_fua Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component\|altsyncram_c1r1:auto_generated\|decode_fua:decode2 " "Elaborating entity \"decode_fua\" for hierarchy \"Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component\|altsyncram_c1r1:auto_generated\|decode_fua:decode2\"" {  } { { "db/altsyncram_c1r1.tdf" "decode2" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/altsyncram_c1r1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022421382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8aa " "Found entity 1: decode_8aa" {  } { { "db/decode_8aa.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/decode_8aa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022421578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022421578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8aa Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component\|altsyncram_c1r1:auto_generated\|decode_8aa:rden_decode_b " "Elaborating entity \"decode_8aa\" for hierarchy \"Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component\|altsyncram_c1r1:auto_generated\|decode_8aa:rden_decode_b\"" {  } { { "db/altsyncram_c1r1.tdf" "rden_decode_b" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/altsyncram_c1r1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022421589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eqb " "Found entity 1: mux_eqb" {  } { { "db/mux_eqb.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/mux_eqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022421796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022421796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_eqb Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component\|altsyncram_c1r1:auto_generated\|mux_eqb:mux3 " "Elaborating entity \"mux_eqb\" for hierarchy \"Blitter_v2:Blitter_0\|On_chip_buffer_v3:Buffer0\|altsyncram:altsyncram_component\|altsyncram_c1r1:auto_generated\|mux_eqb:mux3\"" {  } { { "db/altsyncram_c1r1.tdf" "mux3" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/altsyncram_c1r1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022421802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Pull_Out_v2 VGA_Pull_Out_v2:VGA_Pull_Out0 " "Elaborating entity \"VGA_Pull_Out_v2\" for hierarchy \"VGA_Pull_Out_v2:VGA_Pull_Out0\"" {  } { { "Bomberman_top.sv" "VGA_Pull_Out0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022423393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ VGA_Pull_Out_v2:VGA_Pull_Out0\|REG_:P1 " "Elaborating entity \"REG_\" for hierarchy \"VGA_Pull_Out_v2:VGA_Pull_Out0\|REG_:P1\"" {  } { { "VGA_Pull_Out_v2.sv" "P1" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/VGA_Pull_Out_v2.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022423446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Palettes VGA_Pull_Out_v2:VGA_Pull_Out0\|Palettes:Palettes0 " "Elaborating entity \"Palettes\" for hierarchy \"VGA_Pull_Out_v2:VGA_Pull_Out0\|Palettes:Palettes0\"" {  } { { "VGA_Pull_Out_v2.sv" "Palettes0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/VGA_Pull_Out_v2.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022423527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGA_controller0 " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGA_controller0\"" {  } { { "Bomberman_top.sv" "VGA_controller0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022423619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_global pll_global:pll0 " "Elaborating entity \"pll_global\" for hierarchy \"pll_global:pll0\"" {  } { { "Bomberman_top.sv" "pll0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022423674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_global:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_global:pll0\|altpll:altpll_component\"" {  } { { "pll_global.v" "altpll_component" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/pll_global.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022423858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_global:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_global:pll0\|altpll:altpll_component\"" {  } { { "pll_global.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/pll_global.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022423910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_global:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll_global:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3125 " "Parameter \"clk2_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 768 " "Parameter \"clk2_multiply_by\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_global " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_global\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022423911 ""}  } { { "pll_global.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/pll_global.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576022423911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_global_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_global_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_global_altpll " "Found entity 1: pll_global_altpll" {  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022424056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022424056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_global_altpll pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated " "Elaborating entity \"pll_global_altpll\" for hierarchy \"pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022424060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test test:pll1 " "Elaborating entity \"test\" for hierarchy \"test:pll1\"" {  } { { "Bomberman_top.sv" "pll1" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022424134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll test:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"test:pll1\|altpll:altpll_component\"" {  } { { "test.v" "altpll_component" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/test.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022424191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"test:pll1\|altpll:altpll_component\"" {  } { { "test.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/test.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022424232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test:pll1\|altpll:altpll_component " "Instantiated megafunction \"test:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022424233 ""}  } { { "test.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/test.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576022424233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_altpll " "Found entity 1: test_altpll" {  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022424397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022424397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_altpll test:pll1\|altpll:altpll_component\|test_altpll:auto_generated " "Elaborating entity \"test_altpll\" for hierarchy \"test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022424406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:audio_interface0 " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:audio_interface0\"" {  } { { "Bomberman_top.sv" "audio_interface0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022424468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:AU0 " "Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:AU0\"" {  } { { "Bomberman_top.sv" "AU0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022424594 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Audio_Controller.sv(236) " "Verilog HDL Case Statement information at Audio_Controller.sv(236): all case item expressions in this case statement are onehot" {  } { { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 236 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1576022424599 "|Bomberman_top|Audio_Controller:AU0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 Audio_Controller.sv(528) " "Verilog HDL assignment warning at Audio_Controller.sv(528): truncated value with size 19 to match size of target (16)" {  } { { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576022424610 "|Bomberman_top|Audio_Controller:AU0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 Audio_Controller.sv(530) " "Verilog HDL assignment warning at Audio_Controller.sv(530): truncated value with size 19 to match size of target (16)" {  } { { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576022424610 "|Bomberman_top|Audio_Controller:AU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate Audio_Controller:AU0\|tristate:tristate_FL " "Elaborating entity \"tristate\" for hierarchy \"Audio_Controller:AU0\|tristate:tristate_FL\"" {  } { { "Audio_Controller.sv" "tristate_FL" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022424697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ Audio_Controller:AU0\|REG_:L_Buffer " "Elaborating entity \"REG_\" for hierarchy \"Audio_Controller:AU0\|REG_:L_Buffer\"" {  } { { "Audio_Controller.sv" "L_Buffer" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022424764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decdriver decdriver:decdrv0 " "Elaborating entity \"decdriver\" for hierarchy \"decdriver:decdrv0\"" {  } { { "Bomberman_top.sv" "decdrv0" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022424803 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[31\] " "Net \"VGA_R_DQ\[31\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[31\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[30\] " "Net \"VGA_R_DQ\[30\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[30\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[29\] " "Net \"VGA_R_DQ\[29\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[29\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[28\] " "Net \"VGA_R_DQ\[28\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[28\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[27\] " "Net \"VGA_R_DQ\[27\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[27\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[26\] " "Net \"VGA_R_DQ\[26\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[26\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[25\] " "Net \"VGA_R_DQ\[25\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[25\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[24\] " "Net \"VGA_R_DQ\[24\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[24\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[23\] " "Net \"VGA_R_DQ\[23\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[23\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[22\] " "Net \"VGA_R_DQ\[22\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[22\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[21\] " "Net \"VGA_R_DQ\[21\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[21\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[20\] " "Net \"VGA_R_DQ\[20\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[20\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[19\] " "Net \"VGA_R_DQ\[19\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[19\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[18\] " "Net \"VGA_R_DQ\[18\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[18\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[17\] " "Net \"VGA_R_DQ\[17\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[17\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[16\] " "Net \"VGA_R_DQ\[16\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[16\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022430828 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1576022430828 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[31\] " "Net \"VGA_R_DQ\[31\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[31\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[30\] " "Net \"VGA_R_DQ\[30\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[30\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[29\] " "Net \"VGA_R_DQ\[29\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[29\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[28\] " "Net \"VGA_R_DQ\[28\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[28\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[27\] " "Net \"VGA_R_DQ\[27\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[27\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[26\] " "Net \"VGA_R_DQ\[26\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[26\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[25\] " "Net \"VGA_R_DQ\[25\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[25\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[24\] " "Net \"VGA_R_DQ\[24\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[24\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[23\] " "Net \"VGA_R_DQ\[23\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[23\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[22\] " "Net \"VGA_R_DQ\[22\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[22\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[21\] " "Net \"VGA_R_DQ\[21\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[21\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[20\] " "Net \"VGA_R_DQ\[20\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[20\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[19\] " "Net \"VGA_R_DQ\[19\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[19\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[18\] " "Net \"VGA_R_DQ\[18\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[18\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[17\] " "Net \"VGA_R_DQ\[17\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[17\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[16\] " "Net \"VGA_R_DQ\[16\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[16\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "player1Score1\[4\] " "Net \"player1Score1\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "player1Score1\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "player1Score0\[4\] " "Net \"player1Score0\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "player1Score0\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "player2Score1\[4\] " "Net \"player2Score1\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "player2Score1\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "player2Score0\[4\] " "Net \"player2Score0\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "player2Score0\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timeScreen2\[4\] " "Net \"timeScreen2\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "timeScreen2\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timeScreen1\[4\] " "Net \"timeScreen1\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "timeScreen1\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timeScreen0\[4\] " "Net \"timeScreen0\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "timeScreen0\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433226 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1576022433226 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[31\] " "Net \"VGA_R_DQ\[31\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[31\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[30\] " "Net \"VGA_R_DQ\[30\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[30\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[29\] " "Net \"VGA_R_DQ\[29\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[29\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[28\] " "Net \"VGA_R_DQ\[28\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[28\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[27\] " "Net \"VGA_R_DQ\[27\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[27\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[26\] " "Net \"VGA_R_DQ\[26\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[26\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[25\] " "Net \"VGA_R_DQ\[25\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[25\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[24\] " "Net \"VGA_R_DQ\[24\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[24\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[23\] " "Net \"VGA_R_DQ\[23\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[23\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[22\] " "Net \"VGA_R_DQ\[22\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[22\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[21\] " "Net \"VGA_R_DQ\[21\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[21\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[20\] " "Net \"VGA_R_DQ\[20\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[20\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[19\] " "Net \"VGA_R_DQ\[19\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[19\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[18\] " "Net \"VGA_R_DQ\[18\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[18\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[17\] " "Net \"VGA_R_DQ\[17\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[17\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_R_DQ\[16\] " "Net \"VGA_R_DQ\[16\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "VGA_R_DQ\[16\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "player1Score1\[4\] " "Net \"player1Score1\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "player1Score1\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "player1Score0\[4\] " "Net \"player1Score0\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "player1Score0\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "player2Score1\[4\] " "Net \"player2Score1\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "player2Score1\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "player2Score0\[4\] " "Net \"player2Score0\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "player2Score0\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timeScreen2\[4\] " "Net \"timeScreen2\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "timeScreen2\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timeScreen1\[4\] " "Net \"timeScreen1\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "timeScreen1\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timeScreen0\[4\] " "Net \"timeScreen0\[4\]\" is missing source, defaulting to GND" {  } { { "Bomberman_top.sv" "timeScreen0\[4\]" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 265 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576022433250 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1576022433250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ud24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ud24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ud24 " "Found entity 1: altsyncram_ud24" {  } { { "db/altsyncram_ud24.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/altsyncram_ud24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022441205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022441205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022442028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022442028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022442532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022442532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ii " "Found entity 1: cntr_2ii" {  } { { "db/cntr_2ii.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/cntr_2ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022443166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022443166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022443361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022443361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022443686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022443686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022444155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022444155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022444351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022444351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022444653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022444653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022444849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022444849 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022445866 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1576022446567 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.12.10.18:00:56 Progress: Loading sld8a1f376d/alt_sld_fab_wrapper_hw.tcl " "2019.12.10.18:00:56 Progress: Loading sld8a1f376d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022456498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022463634 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022464079 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022473414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022473758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022474104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022474512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022474532 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022474560 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1576022475402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a1f376d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a1f376d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8a1f376d/alt_sld_fab.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/ip/sld8a1f376d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022475957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022475957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022476194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022476194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022476206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022476206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022476357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022476357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022476569 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022476569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022476569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/ip/sld8a1f376d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022476736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022476736 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Bomberman:Bomberman_0\|Bomberman_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Bomberman/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576022488678 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1576022488678 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA_Pull_Out_v2:VGA_Pull_Out0\|Palettes:Palettes0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA_Pull_Out_v2:VGA_Pull_Out0\|Palettes:Palettes0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576022497363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576022497363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576022497363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576022497363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576022497363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576022497363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576022497363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576022497363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576022497363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Bomberman.rom0_Palettes_4575477f.hdl.mif " "Parameter INIT_FILE set to db/Bomberman.rom0_Palettes_4575477f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576022497363 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576022497363 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576022497363 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Audio_Controller:AU0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Audio_Controller:AU0\|Mult1\"" {  } { { "Audio_Controller.sv" "Mult1" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 446 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576022497367 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Audio_Controller:AU0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Audio_Controller:AU0\|Mult3\"" {  } { { "Audio_Controller.sv" "Mult3" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 502 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576022497367 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576022497367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Pull_Out_v2:VGA_Pull_Out0\|Palettes:Palettes0\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"VGA_Pull_Out_v2:VGA_Pull_Out0\|Palettes:Palettes0\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022497460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Pull_Out_v2:VGA_Pull_Out0\|Palettes:Palettes0\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"VGA_Pull_Out_v2:VGA_Pull_Out0\|Palettes:Palettes0\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Bomberman.rom0_Palettes_4575477f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Bomberman.rom0_Palettes_4575477f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497460 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576022497460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k771 " "Found entity 1: altsyncram_k771" {  } { { "db/altsyncram_k771.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/altsyncram_k771.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022497608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022497608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:AU0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Audio_Controller:AU0\|lpm_mult:Mult1\"" {  } { { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 446 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022497965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:AU0\|lpm_mult:Mult1 " "Instantiated megafunction \"Audio_Controller:AU0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576022497965 ""}  } { { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 446 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576022497965 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core Audio_Controller:AU0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Audio_Controller:AU0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 446 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022498228 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Audio_Controller:AU0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Audio_Controller:AU0\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 446 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022498386 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Audio_Controller:AU0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Audio_Controller:AU0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 446 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022498609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0dh " "Found entity 1: add_sub_0dh" {  } { { "db/add_sub_0dh.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/add_sub_0dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022498769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022498769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Audio_Controller:AU0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Audio_Controller:AU0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 446 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022499034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Audio_Controller:AU0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Audio_Controller:AU0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 446 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022499103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1dh " "Found entity 1: add_sub_1dh" {  } { { "db/add_sub_1dh.tdf" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/add_sub_1dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576022499247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022499247 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Audio_Controller:AU0\|lpm_mult:Mult1\|altshift:external_latency_ffs Audio_Controller:AU0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Audio_Controller:AU0\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Audio_Controller:AU0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 446 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022499385 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AU0\|lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[18\] " "Synthesized away node \"Audio_Controller:AU0\|lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[18\]\"" {  } { { "multcore.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 502 -1 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576022499859 "|Bomberman_top|Audio_Controller:AU0|lpm_mult:Mult3|multcore:mult_core|decoder_node[2][18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AU0\|lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[17\] " "Synthesized away node \"Audio_Controller:AU0\|lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[17\]\"" {  } { { "multcore.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 502 -1 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576022499859 "|Bomberman_top|Audio_Controller:AU0|lpm_mult:Mult3|multcore:mult_core|decoder_node[2][17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AU0\|lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[18\] " "Synthesized away node \"Audio_Controller:AU0\|lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[18\]\"" {  } { { "multcore.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 502 -1 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576022499859 "|Bomberman_top|Audio_Controller:AU0|lpm_mult:Mult3|multcore:mult_core|decoder_node[1][18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[18\] " "Synthesized away node \"Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[18\]\"" {  } { { "multcore.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 446 -1 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576022499859 "|Bomberman_top|Audio_Controller:AU0|lpm_mult:Mult1|multcore:mult_core|decoder_node[2][18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[17\] " "Synthesized away node \"Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[17\]\"" {  } { { "multcore.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 446 -1 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576022499859 "|Bomberman_top|Audio_Controller:AU0|lpm_mult:Mult1|multcore:mult_core|decoder_node[2][17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[1\]\[18\] " "Synthesized away node \"Audio_Controller:AU0\|lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[1\]\[18\]\"" {  } { { "multcore.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "Audio_Controller.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Audio_Controller.sv" 446 -1 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576022499859 "|Bomberman_top|Audio_Controller:AU0|lpm_mult:Mult1|multcore:mult_core|decoder_node[1][18]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1576022499859 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1576022499859 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576022504975 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 442 -1 0 } } { "Bomberman/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2878 -1 0 } } { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 356 -1 0 } } { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 352 -1 0 } } { "Bomberman/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "Bomberman/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_jtag_uart_0.v" 398 -1 0 } } { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 2099 -1 0 } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 278 -1 0 } } { "Bomberman/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "Bomberman/synthesis/submodules/Bomberman_timer_0.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_timer_0.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1576022505497 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1576022505498 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576022511603 "|Bomberman_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576022511603 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022512742 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_0_ SRAM_DQ\[0\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_0_\" driven by bidirectional pin \"SRAM_DQ\[0\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513303 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_1_ SRAM_DQ\[1\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_1_\" driven by bidirectional pin \"SRAM_DQ\[1\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513303 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_2_ SRAM_DQ\[2\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_2_\" driven by bidirectional pin \"SRAM_DQ\[2\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513303 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_3_ SRAM_DQ\[3\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_3_\" driven by bidirectional pin \"SRAM_DQ\[3\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513303 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_4_ SRAM_DQ\[4\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_4_\" driven by bidirectional pin \"SRAM_DQ\[4\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513303 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_5_ SRAM_DQ\[5\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_5_\" driven by bidirectional pin \"SRAM_DQ\[5\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513303 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_6_ SRAM_DQ\[6\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_6_\" driven by bidirectional pin \"SRAM_DQ\[6\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513303 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_7_ SRAM_DQ\[7\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_7_\" driven by bidirectional pin \"SRAM_DQ\[7\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513303 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_8_ SRAM_DQ\[8\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_8_\" driven by bidirectional pin \"SRAM_DQ\[8\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513304 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_9_ SRAM_DQ\[9\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_9_\" driven by bidirectional pin \"SRAM_DQ\[9\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513304 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_10_ SRAM_DQ\[10\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_10_\" driven by bidirectional pin \"SRAM_DQ\[10\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513304 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_11_ SRAM_DQ\[11\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_11_\" driven by bidirectional pin \"SRAM_DQ\[11\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513304 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_12_ SRAM_DQ\[12\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_12_\" driven by bidirectional pin \"SRAM_DQ\[12\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513304 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_13_ SRAM_DQ\[13\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_13_\" driven by bidirectional pin \"SRAM_DQ\[13\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513304 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_14_ SRAM_DQ\[14\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_14_\" driven by bidirectional pin \"SRAM_DQ\[14\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513304 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Blitter_0_SRAM_DQ_15_ SRAM_DQ\[15\] " "Output pin \"pre_syn.bp.Blitter_0_SRAM_DQ_15_\" driven by bidirectional pin \"SRAM_DQ\[15\]\" cannot be tri-stated" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1576022513304 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio_interface0\|Bcount\[1\] High " "Register audio_interface:audio_interface0\|Bcount\[1\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1576022513308 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio_interface0\|Bcount\[0\] High " "Register audio_interface:audio_interface0\|Bcount\[0\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1576022513308 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio_interface0\|Bcount\[3\] High " "Register audio_interface:audio_interface0\|Bcount\[3\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1576022513308 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio_interface0\|Bcount\[2\] High " "Register audio_interface:audio_interface0\|Bcount\[2\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1576022513308 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1576022513308 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "261 " "261 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576022523104 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1576022523958 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1576022523959 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022525454 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1576022529185 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1576022529185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022529828 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531313 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1576022531313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab8 24 " "Ignored 24 assignments for entity \"lab8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1576022531316 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1576022531316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/output_files/Bomberman.map.smsg " "Generated suppressed messages file E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/output_files/Bomberman.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022533184 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 279 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 279 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1576022541905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576022542390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576022542390 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 150 -1 0 } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 300 0 0 } } { "Bomberman/synthesis/Bomberman.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 511 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 180 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1576022543531 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576022544860 "|Bomberman_top|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576022544860 "|Bomberman_top|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576022544860 "|Bomberman_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576022544860 "|Bomberman_top|AUD_ADCLRCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576022544860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10196 " "Implemented 10196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576022544862 ""} { "Info" "ICUT_CUT_TM_OPINS" "184 " "Implemented 184 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576022544862 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1576022544862 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9361 " "Implemented 9361 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576022544862 ""} { "Info" "ICUT_CUT_TM_RAMS" "563 " "Implemented 563 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576022544862 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1576022544862 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576022544862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 186 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5115 " "Peak virtual memory: 5115 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576022545272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 18:02:25 2019 " "Processing ended: Tue Dec 10 18:02:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576022545272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:51 " "Elapsed time: 00:02:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576022545272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:38 " "Total CPU time (on all processors): 00:03:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576022545272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022545272 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 186 s " "Quartus Prime Flow was successful. 0 errors, 186 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576022546541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1576022548440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576022548465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 18:02:27 2019 " "Processing started: Tue Dec 10 18:02:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576022548465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576022548465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Bomberman -c Bomberman " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Bomberman -c Bomberman" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576022548465 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576022548853 ""}
{ "Info" "0" "" "Project  = Bomberman" {  } {  } 0 0 "Project  = Bomberman" 0 0 "Fitter" 0 0 1576022548855 ""}
{ "Info" "0" "" "Revision = Bomberman" {  } {  } 0 0 "Revision = Bomberman" 0 0 "Fitter" 0 0 1576022548855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1576022549574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576022549575 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Bomberman EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Bomberman\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576022549827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576022549960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576022549960 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[0\] port" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 150 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576022550106 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[1\] port" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 150 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576022550106 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 150 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1576022550106 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576022550109 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576022550109 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[2\] 14 57 0 0 " "Implementing clock multiplication of 14, clock division of 57, and phase shift of 0 degrees (0 ps) for pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576022550109 ""}  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1576022550109 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576022550111 ""}  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1576022550111 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576022551248 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576022551282 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576022552756 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576022552756 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576022552859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576022552859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576022552859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576022552859 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576022552859 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576022552859 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576022552885 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576022556231 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 264 " "No exact pin location assignment(s) for 1 pins of 264 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1576022559051 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 " "The input ports of the PLL pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and the PLL Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 ARESET " "PLL pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1576022559271 ""}  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1576022559271 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 " "The input ports of the PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 and the PLL Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 ARESET " "PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 and PLL Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1576022559272 ""}  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1576022559272 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 " "The parameters of the PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 and the PLL pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 14 " "The value of the parameter \"M\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 14" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 10766 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 10766" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 and PLL test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 23324 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 is 23324" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1576022559294 ""}  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1576022559294 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 0 Pin_Y2 " "PLL \"Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 180 0 0 } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1576022559430 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1576022562296 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1576022562296 ""}
{ "Info" "ISTA_SDC_FOUND" "Bomberman/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Bomberman/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1576022562566 ""}
{ "Info" "ISTA_SDC_FOUND" "Bomberman/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Bomberman/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1576022562612 ""}
{ "Info" "ISTA_SDC_FOUND" "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1576022562647 ""}
{ "Info" "ISTA_SDC_FOUND" "Bomberman.sdc " "Reading SDC File: 'Bomberman.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1576022562728 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1576022562731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 50 Bomberman_0\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at Bomberman.sdc(50): Bomberman_0\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 50 Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at Bomberman.sdc(50): Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562736 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562737 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(50): Argument -source is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 51 Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at Bomberman.sdc(51): Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562739 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562739 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(51): Argument -source is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 54 Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at Bomberman.sdc(54): Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562741 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 54 Argument <targets> is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}     -source \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{main_clk_50\} \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}     -source \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{main_clk_50\} \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562742 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 54 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 54 Argument -source is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(54): Argument -source is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562742 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 55 Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at Bomberman.sdc(55): Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562743 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 55 Argument <targets> is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(55): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[1\]\}    -source \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{main_clk_50\} \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[1\]\}    -source \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{main_clk_50\} \[get_pins \{Blitter_Clk\|altpll_component\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562744 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 55 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Bomberman.sdc 55 Argument -source is an empty collection " "Ignored create_generated_clock at Bomberman.sdc(55): Argument -source is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 74 Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at Bomberman.sdc(74): Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562745 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562746 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562746 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562747 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562747 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562748 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562749 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562749 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562750 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562750 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562751 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562751 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562752 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562753 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562753 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562754 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562754 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562755 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562756 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562756 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562757 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562757 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562758 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562758 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562759 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562759 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562760 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562761 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562761 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562762 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562762 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562763 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562763 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562764 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562765 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562766 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562766 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562766 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562767 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562767 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562768 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562769 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562769 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562770 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562770 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562771 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562772 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562772 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562773 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562773 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562774 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562774 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562775 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562776 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562776 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562777 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562778 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562778 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562779 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562779 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 134 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(134): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562780 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 135 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(135): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562781 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 136 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(136): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562781 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Bomberman.sdc 137 Argument -clock is an empty collection " "Ignored set_input_delay at Bomberman.sdc(137): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562782 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(158): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562783 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(159): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562784 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(160): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562785 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(161): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562785 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(162): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562786 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(163): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562786 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(164): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562787 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(165): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562788 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(166): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562788 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(167): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562789 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(168): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562790 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(169): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562790 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(170): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562791 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(171): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562791 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562792 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562792 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562793 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562794 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562794 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(177): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562795 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(178): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562796 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(179): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562796 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(180): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562797 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(181): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562797 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(182): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562798 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(183): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562799 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(184): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562799 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(185): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562800 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(186): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562800 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(187): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562801 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(188): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562801 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(189): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562802 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(190): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562802 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(191): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562804 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(192): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562804 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(193): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562804 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(194): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562805 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(195): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562805 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(196): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562806 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(197): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562807 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(198): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562807 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(199): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562808 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(200): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562809 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(201): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562809 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(202): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562810 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(203): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562810 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(204): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562811 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(205): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562811 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(206): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562812 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(207): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562812 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(208): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562813 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(209): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562814 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(210): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562814 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 211 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(211): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562815 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 212 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(212): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562815 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 213 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(213): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562816 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Bomberman.sdc 214 Argument -clock is an empty collection " "Ignored set_output_delay at Bomberman.sdc(214): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Bomberman_0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562816 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 241 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_break:the_Bomberman_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at Bomberman.sdc(241): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_break:the_Bomberman_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 241 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 241 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at Bomberman.sdc(241): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 241 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 241 Argument <from> is an empty collection " "Ignored set_false_path at Bomberman.sdc(241): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_break:the_Bomberman_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_break:the_Bomberman_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 241 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562833 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 241 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(241): Argument <to> is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562834 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 242 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at Bomberman.sdc(242): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 242 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562841 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 242 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at Bomberman.sdc(242): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 242 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 242 Argument <from> is an empty collection " "Ignored set_false_path at Bomberman.sdc(242): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 242 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562847 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 242 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(242): Argument <to> is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 243 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at Bomberman.sdc(243): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 243 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 243 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at Bomberman.sdc(243): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 243 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 243 Argument <from> is an empty collection " "Ignored set_false_path at Bomberman.sdc(243): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 243 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562861 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 243 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(243): Argument <to> is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 244 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at Bomberman.sdc(244): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 244 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 244 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at Bomberman.sdc(244): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 244 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 244 Argument <from> is an empty collection " "Ignored set_false_path at Bomberman.sdc(244): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 244 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562876 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 244 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(244): Argument <to> is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 245 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_ocimem:the_Bomberman_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at Bomberman.sdc(245): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_ocimem:the_Bomberman_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 245 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 245 Argument <from> is an empty collection " "Ignored set_false_path at Bomberman.sdc(245): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_ocimem:the_Bomberman_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_ocimem:the_Bomberman_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 245 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562884 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 245 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(245): Argument <to> is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 246 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at Bomberman.sdc(246): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 246 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 246 Argument <from> is an empty collection " "Ignored set_false_path at Bomberman.sdc(246): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_tck:the_Bomberman_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 246 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562890 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 246 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(246): Argument <to> is an empty collection" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562891 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 247 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at Bomberman.sdc(247): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 247 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 247 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(247): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_jtag_debug_module_wrapper:the_Bomberman_nios2_qsys_0_jtag_debug_module_wrapper\|Bomberman_nios2_qsys_0_jtag_debug_module_sysclk:the_Bomberman_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 247 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562897 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 247 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Bomberman.sdc 248 *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at Bomberman.sdc(248): *Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 248 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576022562904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Bomberman.sdc 248 Argument <to> is an empty collection " "Ignored set_false_path at Bomberman.sdc(248): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*Bomberman_nios2_qsys_0:*\|Bomberman_nios2_qsys_0_nios2_oci:the_Bomberman_nios2_qsys_0_nios2_oci\|Bomberman_nios2_qsys_0_nios2_oci_debug:the_Bomberman_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 248 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576022562905 ""}  } { { "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman.sdc" 248 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576022562905 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio_interface0\|i2c_counter\[9\] " "Node: audio_interface:audio_interface0\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:audio_interface0\|word_count\[1\] audio_interface:audio_interface0\|i2c_counter\[9\] " "Register audio_interface:audio_interface0\|word_count\[1\] is being clocked by audio_interface:audio_interface0\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576022562988 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1576022562988 "|Bomberman_top|audio_interface:audio_interface0|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Bomberman_0\|sdram_pll_audio_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Bomberman_0\|sdram_pll_audio_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576022563391 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Bomberman_0\|sdram_pll_audio_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Bomberman_0\|sdram_pll_audio_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576022563391 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576022563391 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576022563391 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576022563391 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576022563391 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1576022563391 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Fall) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Fall) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Fall) main_clk_50 (Fall) setup and hold " "From main_clk_50 (Fall) to main_clk_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576022563393 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1576022563393 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1576022563394 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576022563395 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576022563395 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576022563395 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  main_clk_50 " "  20.000  main_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576022563395 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1576022563395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565581 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565581 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|i2c_counter\[9\] " "Destination node audio_interface:audio_interface0\|i2c_counter\[9\]" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 127 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|state.b_stop1 " "Destination node audio_interface:audio_interface0\|state.b_stop1" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|state.b_end " "Destination node audio_interface:audio_interface0\|state.b_end" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565581 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576022565581 ""}  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565582 ""}  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565582 ""}  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565582 ""}  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565582 ""}  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565583 ""}  } { { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 24925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_interface:audio_interface0\|I2C_SCLK  " "Automatically promoted node audio_interface:audio_interface0\|I2C_SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|sck0 " "Destination node audio_interface:audio_interface0\|sck0" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|Selector0~1 " "Destination node audio_interface:audio_interface0\|Selector0~1" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 211 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 10999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|next_state.b_stop1~0 " "Destination node audio_interface:audio_interface0\|next_state.b_stop1~0" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 11002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|Selector29~0 " "Destination node audio_interface:audio_interface0\|Selector29~0" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 211 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 11670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface0\|Selector1~0 " "Destination node audio_interface:audio_interface0\|Selector1~0" {  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 211 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 12506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_SCLK~output " "Destination node I2C_SCLK~output" {  } { { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 32779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565583 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576022565583 ""}  } { { "audio_interface.vhd" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/audio_interface.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 1682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|avalon_blitter_interface:avalon_blitter_0\|RESET " "Destination node Bomberman:Bomberman_0\|avalon_blitter_interface:avalon_blitter_0\|RESET" {  } { { "Bomberman/synthesis/submodules/avalon_blitter_interface.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/avalon_blitter_interface.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 5302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "Bomberman/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 11021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|W_rf_wren " "Destination node Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|W_rf_wren" {  } { { "Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_nios2_qsys_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 5008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Bomberman:Bomberman_0\|Bomberman_nios2_qsys_0:nios2_qsys_0\|Bomberman_nios2_qsys_0_cpu:cpu\|Bomberman_nios2_qsys_0_cpu_nios2_oci:the_Bomberman_nios2_qsys_0_cpu_nios2_oci\|Bomberman_nios2_qsys_0_cpu_nios2_oci_debug:the_Bomberman_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 4226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565584 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576022565584 ""}  } { { "Bomberman/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 2610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 28885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 28909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 25837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565585 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576022565585 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 27257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|active_rnw~1 " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|active_rnw~1" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 10437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|active_cs_n~0 " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|active_cs_n~0" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 10452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|active_cs_n~1 " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|active_cs_n~1" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 10453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|i_refs\[0\] " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|i_refs\[0\]" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|i_refs\[2\] " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|i_refs\[2\]" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|i_refs\[1\] " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram:sdram\|i_refs\[1\]" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565586 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576022565586 ""}  } { { "Bomberman/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 5585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Bomberman:Bomberman_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565587 ""}  } { { "Bomberman/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 2617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node Bomberman:Bomberman_0\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565587 ""}  } { { "Bomberman/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 10464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_interface:audio_interface0\|word_counter~0  " "Automatically promoted node audio_interface:audio_interface0\|word_counter~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565588 ""}  } { { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 10996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|prev_reset  " "Automatically promoted node Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576022565588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|readdata\[0\]~1 " "Destination node Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|readdata\[0\]~1" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 12285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576022565588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576022565588 ""}  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 280 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 3302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576022565588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576022569462 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576022569509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576022569511 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576022569558 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1576022569690 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1576022569691 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1576022569691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576022569694 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576022569762 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576022569762 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576022569796 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576022573903 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1576022573950 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1576022573950 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1576022573950 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1576022573950 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576022573950 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1576022574342 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1576022574342 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1576022574342 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 42 18 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 42 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 63 0 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 63 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 62 11 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 62 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 15 50 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 13 59 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 37 34 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 37 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576022574344 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1576022574344 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1576022574344 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"Bomberman:Bomberman_0\|Bomberman_sdram_pll_audio_pll:sdram_pll_audio_pll\|Bomberman_sdram_pll_audio_pll_altpll_k6o2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 150 -1 0 } } { "Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/submodules/Bomberman_sdram_pll_audio_pll.v" 300 0 0 } } { "Bomberman/synthesis/Bomberman.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman/synthesis/Bomberman.v" 511 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 180 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 29 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1576022574856 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_global.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/pll_global.v" 98 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 217 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 61 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1576022574869 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1 clk\[2\] AUD_XCK~output " "PLL \"pll_global:pll0\|altpll:altpll_component\|pll_global_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_global_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/pll_global_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_global.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/pll_global.v" 98 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 217 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 86 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1576022574871 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 0 " "PLL \"test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1 driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl " "Input port INCLK\[0\] of node \"test:pll1\|altpll:altpll_component\|test_altpll:auto_generated\|pll1\" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl" {  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "test.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/test.v" 90 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 218 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 13 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1576022574884 ""}  } { { "db/test_altpll.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/db/test_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus_fpga_design/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "test.v" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/test.v" 90 0 0 } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 218 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1576022574884 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576022578452 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1576022578452 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:26 " "Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576022578475 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1576022578543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576022586948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576022592869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576022593174 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576022647067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:54 " "Fitter placement operations ending: elapsed time is 00:00:54" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576022647067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576022651922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X11_Y37 X22_Y48 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48" {  } { { "loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48"} { { 12 { 0 ""} 11 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576022682870 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576022682870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1576022705125 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576022705125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:46 " "Fitter routing operations ending: elapsed time is 00:00:46" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576022705138 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 24.74 " "Total time spent on timing analysis during the Fitter is 24.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576022706109 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576022706433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576022709088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576022709102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576022711603 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576022719566 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1576022725025 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_fpga_design/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus_fpga_design/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "Bomberman_top.sv" "" { Text "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576022725481 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1576022725481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/output_files/Bomberman.fit.smsg " "Generated suppressed messages file E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/output_files/Bomberman.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576022727246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 452 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 452 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5853 " "Peak virtual memory: 5853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576022733829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 18:05:33 2019 " "Processing ended: Tue Dec 10 18:05:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576022733829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:06 " "Elapsed time: 00:03:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576022733829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:11 " "Total CPU time (on all processors): 00:05:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576022733829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576022733829 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 638 s " "Quartus Prime Flow was successful. 0 errors, 638 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576022735122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576022736379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576022736396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 18:05:36 2019 " "Processing started: Tue Dec 10 18:05:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576022736396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576022736396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Bomberman -c Bomberman " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Bomberman -c Bomberman" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576022736397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1576022738237 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576022746491 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576022746764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576022748060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 18:05:48 2019 " "Processing ended: Tue Dec 10 18:05:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576022748060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576022748060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576022748060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576022748060 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 639 s " "Quartus Prime Flow was successful. 0 errors, 639 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576022749130 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576030739310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576030739342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 20:18:58 2019 " "Processing started: Tue Dec 10 20:18:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576030739342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1576030739342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Bomberman -c Bomberman --netlist_type=sgate " "Command: quartus_npp Bomberman -c Bomberman --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1576030739342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1576030742712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576030752826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 20:19:12 2019 " "Processing ended: Tue Dec 10 20:19:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576030752826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576030752826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576030752826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1576030752826 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv " "Source file: E:/Hello_Desktop/ECE385/Final_Project/Bomberman_Project/Bomberman_Project_3_0/Bomberman_Project/Bomberman_top.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576030796226 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Netlist Viewers Preprocess" 0 -1 1576030796226 ""}
