xmverilog(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xmverilog	22.03-s003: Started on May 29, 2023 at 17:23:26 CST
ncverilog
	vector_mul_vector_genED_M_5_400_V_5.sv
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
file: vector_mul_vector_genED_M_5_400_V_5.sv
	module worklib.vector_mul_vector_genED_M_5_400_V_5:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.vector_mul_vector_genED_M_5_400_V_5:sv <0x1e5559e6>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		            Instances  Unique
		Modules:            1       1
		Registers:          3       3
		Vectored wires:     5       -
		Cont. assignments:  0       5
	Writing initial simulation snapshot: worklib.vector_mul_vector_genED_M_5_400_V_5:sv
Loading snapshot worklib.vector_mul_vector_genED_M_5_400_V_5:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_xcelium171.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:	xmverilog	22.03-s003: Exiting on May 29, 2023 at 17:23:27 CST  (total: 00:00:01)
