#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 26 16:42:35 2024
# Process ID: 8244
# Current directory: C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21320 C:\Users\Bamboo\Desktop\vivado1\MyCpu1\MultiCycleCPU - 副本\MultiCycleCPU.xpr
# Log file: C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/vivado.log
# Journal file: C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 896.535 ; gain = 161.754
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiCycleCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/StateChange.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChangeState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sim_1/new/MultiCycleCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xelab -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'PC4' [C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ChangeState
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.multiCycleCPU
Compiling module xil_defaultlib.multiCycleCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiCycleCPU_sim_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 929.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiCycleCPU_sim_behav -key {Behavioral:sim_1:Functional:multiCycleCPU_sim} -tclbatch {multiCycleCPU_sim.tcl} -view {{C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/multiCycleCPU_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/multiCycleCPU_sim_behav.wcfg}
source multiCycleCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiCycleCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 983.375 ; gain = 53.566
run 10 us
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/CU/state}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiCycleCPU_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xelab -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'PC4' [C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 987.180 ; gain = 2.562
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiCycleCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/StateChange.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChangeState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sim_1/new/MultiCycleCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xelab -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'PC4' [C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ChangeState
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.multiCycleCPU
Compiling module xil_defaultlib.multiCycleCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiCycleCPU_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 988.121 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiCycleCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/StateChange.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChangeState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sim_1/new/MultiCycleCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xelab -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'PC4' [C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ChangeState
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.multiCycleCPU
Compiling module xil_defaultlib.multiCycleCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiCycleCPU_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 990.719 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiCycleCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/StateChange.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChangeState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sim_1/new/MultiCycleCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xelab -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'PC4' [C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ChangeState
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.multiCycleCPU
Compiling module xil_defaultlib.multiCycleCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiCycleCPU_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 994.562 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiCycleCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/StateChange.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChangeState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sim_1/new/MultiCycleCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xelab -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'PC4' [C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ChangeState
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.multiCycleCPU
Compiling module xil_defaultlib.multiCycleCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiCycleCPU_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 997.973 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiCycleCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/StateChange.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChangeState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sim_1/new/MultiCycleCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xelab -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'PC4' [C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ChangeState
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.multiCycleCPU
Compiling module xil_defaultlib.multiCycleCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiCycleCPU_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 997.973 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiCycleCPU_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xelab -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'PC4' [C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 997.973 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiCycleCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/StateChange.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChangeState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sim_1/new/MultiCycleCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiCycleCPU_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.sim/sim_1/behav/xsim'
"xelab -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'PC4' [C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ChangeState
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.multiCycleCPU
Compiling module xil_defaultlib.multiCycleCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiCycleCPU_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1218.859 ; gain = 220.887
save_wave_config {C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU - 副本/multiCycleCPU_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 26 17:14:53 2024...
