// Seed: 2829660467
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd58
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  input wire _id_1;
  assign id_2[1] = id_1;
  initial id_2[id_1] = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
