m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/simulation/modelsim
Evga_controller
Z1 w1497540159
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/vga_controller.vhd
Z5 FC:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/vga_controller.vhd
l0
L26
Ve6T3bWHIcnSMVkk93kWcd0
!s100 N@5BR<1Q6BdG[ZEzGiNN30
Z6 OV;C;10.5b;63
33
Z7 !s110 1497541284
!i10b 1
Z8 !s108 1497541284.000000
Z9 !s90 -reportprogress|300|-2008|-work|work|C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/vga_controller.vhd|
Z10 !s107 C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/vga_controller.vhd|
!i113 1
Z11 o-2008 -work work
Z12 tExplicit 1 CvgOpt 0
Abehavior
R2
R3
DEx4 work 14 vga_controller 0 22 e6T3bWHIcnSMVkk93kWcd0
l53
L50
V2eVCgXI>zI1Ne:m4jmBK01
!s100 Y[RVU0dj7mP_4DgXjdbTY2
R6
33
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
