(edif ichip_2
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 4 7 23 7 23)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure ichip_2.ngc ichip_2.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM32X1S
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port A4
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library ichip_2_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell ichip_2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port sck
              (direction INPUT)
            )
            (port rawclk
              (direction INPUT)
            )
            (port mosi
              (direction INPUT)
            )
            (port enable
              (direction INPUT)
            )
            (port miso
              (direction OUTPUT)
            )
            (port done
              (direction OUTPUT)
            )
            (designator "xc7a100t-3-csg324")
            (property TYPE (string "ichip_2") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "ichip_2_ichip_2") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rohit_0
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rohit_1
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename command_renamed_0 "command")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename d4_q_renamed_1 "d4/q")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename d3_q_renamed_2 "d3/q")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename d2_q_renamed_3 "d2/q")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename d1_q_renamed_4 "d1/q")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename for_mosi_q_renamed_5 "for_mosi/q")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename cd1_ff_1_renamed_6 "cd1/ff_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename cd1_ff_0_renamed_7 "cd1/ff_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename cd1_clk_renamed_8 "cd1/clk")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename shift_count_count_0 "shift_count/count_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename shift_count_count_1 "shift_count/count_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename shift_count_count_2 "shift_count/count_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename shift_count_count_3 "shift_count/count_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adderess_b_4 "adderess/b_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adderess_b_3 "adderess/b_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adderess_b_2 "adderess/b_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adderess_b_1 "adderess/b_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adderess_b_0 "adderess/b_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename looping_reg_dataout_7 "looping_reg/dataout_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename looping_reg_dataout_6 "looping_reg/dataout_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename looping_reg_dataout_5 "looping_reg/dataout_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename looping_reg_dataout_4 "looping_reg/dataout_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename looping_reg_dataout_3 "looping_reg/dataout_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename looping_reg_dataout_2 "looping_reg/dataout_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename looping_reg_dataout_1 "looping_reg/dataout_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename looping_reg_dataout_0 "looping_reg/dataout_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename memory_Mram_memory8 "memory/Mram_memory8")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename memory_Mram_memory7 "memory/Mram_memory7")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename memory_Mram_memory6 "memory/Mram_memory6")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename memory_Mram_memory5 "memory/Mram_memory5")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename memory_Mram_memory4 "memory/Mram_memory4")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename memory_Mram_memory3 "memory/Mram_memory3")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename memory_Mram_memory1 "memory/Mram_memory1")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename memory_Mram_memory2 "memory/Mram_memory2")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename memory_data_out_7 "memory/data_out_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename memory_data_out_6 "memory/data_out_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename memory_data_out_5 "memory/data_out_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename memory_data_out_4 "memory/data_out_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename memory_data_out_3 "memory/data_out_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename memory_data_out_2 "memory/data_out_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename memory_data_out_1 "memory/data_out_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename memory_data_out_0 "memory/data_out_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rohit_1__rohit_0__AND_1_o1 "rohit[1]_rohit[0]_AND_1_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename shift_count_Mcount_count_xor_1_11 "shift_count/Mcount_count_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename shift_count_Mcount_count_xor_2_11 "shift_count/Mcount_count_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___shift_count/Mcount_count_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename Mxor_count_3__command_XOR_5_o_xo_0_1 "Mxor_count[3]_command_XOR_5_o_xo<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___Mxor_count[3]_command_XOR_5_o_xo<0>1") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename cd1_Madd_n0006_cy_1_11 "cd1/Madd_n0006_cy<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___cd1/Madd_n0006_cy<1>11") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename cd1_Madd_n0006_xor_1_11 "cd1/Madd_n0006_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___cd1/Madd_n0006_cy<1>11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename shift_count_Mcount_count_xor_3_11 "shift_count/Mcount_count_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___shift_count/Mcount_count_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6AA8") (owner "Xilinx"))
            )
            (instance (rename uut1_Mmux_c51 "uut1/Mmux_c51")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAA2AAA") (owner "Xilinx"))
            )
            (instance (rename uut1_Mmux_c41 "uut1/Mmux_c41")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAA2AAA") (owner "Xilinx"))
            )
            (instance (rename uut1_Mmux_c311 "uut1/Mmux_c311")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAA2AAA") (owner "Xilinx"))
            )
            (instance (rename uut1_Mmux_c211 "uut1/Mmux_c211")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAA2AAA") (owner "Xilinx"))
            )
            (instance (rename uut1_Mmux_c111 "uut1/Mmux_c111")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAA2AAA") (owner "Xilinx"))
            )
            (instance (rename memory_data_out_0_LogicTrst1 "memory/data_out<0>LogicTrst1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B") (owner "Xilinx"))
            )
            (instance (rename memory_data_out_1_LogicTrst1 "memory/data_out<1>LogicTrst1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B") (owner "Xilinx"))
            )
            (instance (rename memory_data_out_2_LogicTrst1 "memory/data_out<2>LogicTrst1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B") (owner "Xilinx"))
            )
            (instance (rename memory_data_out_3_LogicTrst1 "memory/data_out<3>LogicTrst1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B") (owner "Xilinx"))
            )
            (instance (rename memory_data_out_4_LogicTrst1 "memory/data_out<4>LogicTrst1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B") (owner "Xilinx"))
            )
            (instance (rename memory_data_out_5_LogicTrst1 "memory/data_out<5>LogicTrst1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B") (owner "Xilinx"))
            )
            (instance (rename memory_data_out_6_LogicTrst1 "memory/data_out<6>LogicTrst1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B") (owner "Xilinx"))
            )
            (instance (rename memory_data_out_7_LogicTrst1 "memory/data_out<7>LogicTrst1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B") (owner "Xilinx"))
            )
            (instance (rename looping_reg_mux71_SW0 "looping_reg/mux71_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___Mxor_count[3]_command_XOR_5_o_xo<0>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename looping_reg_mux71 "looping_reg/mux71")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAFCCCAAAA0CCC") (owner "Xilinx"))
            )
            (instance (rename looping_reg_mux61 "looping_reg/mux61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAFCCCAAAA0CCC") (owner "Xilinx"))
            )
            (instance (rename looping_reg_mux51 "looping_reg/mux51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAFCCCAAAA0CCC") (owner "Xilinx"))
            )
            (instance (rename looping_reg_mux41 "looping_reg/mux41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAFCCCAAAA0CCC") (owner "Xilinx"))
            )
            (instance (rename looping_reg_mux31 "looping_reg/mux31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAFCCCAAAA0CCC") (owner "Xilinx"))
            )
            (instance (rename looping_reg_mux21 "looping_reg/mux21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAFCCCAAAA0CCC") (owner "Xilinx"))
            )
            (instance (rename looping_reg_mux111 "looping_reg/mux111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAFCCCAAAA0CCC") (owner "Xilinx"))
            )
            (instance (rename looping_reg_mux11 "looping_reg/mux11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAFCCCAAAA0CCC") (owner "Xilinx"))
            )
            (instance (rename sck_IBUF_renamed_9 "sck_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mosi_IBUF_renamed_10 "mosi_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename enable_IBUF_renamed_11 "enable_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance miso_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance done_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename memory_enable_clk_DFF_16_renamed_12 "memory/enable_clk_DFF_16")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename memory_enable_clk_DFF_16_rstpot_renamed_13 "memory/enable_clk_DFF_16_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___memory/enable_clk_DFF_16_rstpot") (owner "Xilinx"))
              (property INIT (string "80088000") (owner "Xilinx"))
            )
            (instance (rename memory_write_ctrl_renamed_14 "memory/write_ctrl")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0040") (owner "Xilinx"))
            )
            (instance (rename memory_Mmux_n004311_SW0 "memory/Mmux_n004311_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___memory/enable_clk_DFF_16_rstpot") (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance (rename memory_Mmux_n004311 "memory/Mmux_n004311")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFEFFF00004050") (owner "Xilinx"))
            )
            (instance (rename memory_Mmux_n004321 "memory/Mmux_n004321")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFEFFF00004050") (owner "Xilinx"))
            )
            (instance (rename memory_Mmux_n004331 "memory/Mmux_n004331")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFEFFF00004050") (owner "Xilinx"))
            )
            (instance (rename memory_Mmux_n004341 "memory/Mmux_n004341")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFEFFF00004050") (owner "Xilinx"))
            )
            (instance (rename memory_Mmux_n004351 "memory/Mmux_n004351")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFEFFF00004050") (owner "Xilinx"))
            )
            (instance (rename memory_Mmux_n004361 "memory/Mmux_n004361")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFEFFF00004050") (owner "Xilinx"))
            )
            (instance (rename memory_Mmux_n004371 "memory/Mmux_n004371")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFEFFF00004050") (owner "Xilinx"))
            )
            (instance (rename memory_Mmux_n004381 "memory/Mmux_n004381")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFEFFF00004050") (owner "Xilinx"))
            )
            (instance (rename cd1_ff_1_BUFG_renamed_15 "cd1/ff_1_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sck_IBUF_BUFG_renamed_16 "sck_IBUF_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rawclk_BUFGP_renamed_17 "rawclk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cd1_Madd_n0006_xor_0_11_INV_0 "cd1/Madd_n0006_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adderess_reset_inv1_INV_0 "adderess/reset_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename shift_count_Mcount_count_xor_0_11_INV_0 "shift_count/Mcount_count_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net sck_IBUF_BUFG
              (joined
                (portRef C (instanceRef command_renamed_0))
                (portRef C (instanceRef for_mosi_q_renamed_5))
                (portRef C (instanceRef shift_count_count_0))
                (portRef C (instanceRef shift_count_count_1))
                (portRef C (instanceRef shift_count_count_2))
                (portRef C (instanceRef shift_count_count_3))
                (portRef O (instanceRef sck_IBUF_BUFG_renamed_16))
              )
            )
            (net rawclk_BUFGP
              (joined
                (portRef C (instanceRef cd1_clk_renamed_8))
                (portRef C (instanceRef cd1_ff_0_renamed_7))
                (portRef C (instanceRef cd1_ff_1_renamed_6))
                (portRef O (instanceRef rawclk_BUFGP_renamed_17))
              )
            )
            (net mosi_IBUF
              (joined
                (portRef D (instanceRef for_mosi_q_renamed_5))
                (portRef O (instanceRef mosi_IBUF_renamed_10))
              )
            )
            (net enable_IBUF
              (joined
                (portRef O (instanceRef enable_IBUF_renamed_11))
                (portRef I (instanceRef adderess_reset_inv1_INV_0))
              )
            )
            (net (rename shift_count_count_3__ "shift_count/count<3>")
              (joined
                (portRef Q (instanceRef shift_count_count_3))
                (portRef I1 (instanceRef Mxor_count_3__command_XOR_5_o_xo_0_1))
                (portRef I0 (instanceRef shift_count_Mcount_count_xor_3_11))
                (portRef I2 (instanceRef uut1_Mmux_c51))
                (portRef I2 (instanceRef uut1_Mmux_c41))
                (portRef I2 (instanceRef uut1_Mmux_c311))
                (portRef I2 (instanceRef uut1_Mmux_c211))
                (portRef I2 (instanceRef uut1_Mmux_c111))
                (portRef I0 (instanceRef memory_enable_clk_DFF_16_rstpot_renamed_13))
                (portRef I1 (instanceRef memory_write_ctrl_renamed_14))
                (portRef I0 (instanceRef memory_Mmux_n004311_SW0))
              )
            )
            (net (rename for_mosi_q "for_mosi/q")
              (joined
                (portRef Q (instanceRef for_mosi_q_renamed_5))
                (portRef I0 (instanceRef looping_reg_mux71))
              )
            )
            (net command
              (joined
                (portRef Q (instanceRef command_renamed_0))
                (portRef I0 (instanceRef Mxor_count_3__command_XOR_5_o_xo_0_1))
                (portRef I1 (instanceRef uut1_Mmux_c51))
                (portRef I1 (instanceRef uut1_Mmux_c41))
                (portRef I1 (instanceRef uut1_Mmux_c311))
                (portRef I1 (instanceRef uut1_Mmux_c211))
                (portRef I1 (instanceRef uut1_Mmux_c111))
                (portRef I3 (instanceRef memory_enable_clk_DFF_16_rstpot_renamed_13))
                (portRef I1 (instanceRef memory_Mmux_n004311_SW0))
                (portRef I0 (instanceRef looping_reg_mux71_SW0))
                (portRef I0 (instanceRef memory_write_ctrl_renamed_14))
              )
            )
            (net (rename cd1_ff_1_BUFG "cd1/ff_1_BUFG")
              (joined
                (portRef C (instanceRef rohit_0))
                (portRef C (instanceRef rohit_1))
                (portRef C (instanceRef d4_q_renamed_1))
                (portRef C (instanceRef d3_q_renamed_2))
                (portRef C (instanceRef d2_q_renamed_3))
                (portRef C (instanceRef d1_q_renamed_4))
                (portRef C (instanceRef adderess_b_0))
                (portRef C (instanceRef adderess_b_1))
                (portRef C (instanceRef adderess_b_2))
                (portRef C (instanceRef adderess_b_3))
                (portRef C (instanceRef adderess_b_4))
                (portRef C (instanceRef looping_reg_dataout_0))
                (portRef C (instanceRef looping_reg_dataout_1))
                (portRef C (instanceRef looping_reg_dataout_2))
                (portRef C (instanceRef looping_reg_dataout_3))
                (portRef C (instanceRef looping_reg_dataout_4))
                (portRef C (instanceRef looping_reg_dataout_5))
                (portRef C (instanceRef looping_reg_dataout_6))
                (portRef C (instanceRef looping_reg_dataout_7))
                (portRef C (instanceRef memory_data_out_0))
                (portRef C (instanceRef memory_data_out_1))
                (portRef C (instanceRef memory_data_out_2))
                (portRef C (instanceRef memory_data_out_3))
                (portRef C (instanceRef memory_data_out_4))
                (portRef C (instanceRef memory_data_out_5))
                (portRef C (instanceRef memory_data_out_6))
                (portRef C (instanceRef memory_data_out_7))
                (portRef WCLK (instanceRef memory_Mram_memory2))
                (portRef WCLK (instanceRef memory_Mram_memory1))
                (portRef WCLK (instanceRef memory_Mram_memory3))
                (portRef WCLK (instanceRef memory_Mram_memory4))
                (portRef WCLK (instanceRef memory_Mram_memory5))
                (portRef WCLK (instanceRef memory_Mram_memory6))
                (portRef WCLK (instanceRef memory_Mram_memory7))
                (portRef WCLK (instanceRef memory_Mram_memory8))
                (portRef C (instanceRef memory_enable_clk_DFF_16_renamed_12))
                (portRef O (instanceRef cd1_ff_1_BUFG_renamed_15))
              )
            )
            (net (rename looping_reg_dataout_7__ "looping_reg/dataout<7>")
              (joined
                (portRef Q (instanceRef looping_reg_dataout_7))
                (portRef D (instanceRef memory_Mram_memory8))
                (portRef I1 (instanceRef looping_reg_mux71))
                (portRef I0 (instanceRef looping_reg_mux61))
              )
            )
            (net (rename looping_reg_dataout_6__ "looping_reg/dataout<6>")
              (joined
                (portRef Q (instanceRef looping_reg_dataout_6))
                (portRef D (instanceRef memory_Mram_memory7))
                (portRef I1 (instanceRef looping_reg_mux61))
                (portRef I0 (instanceRef looping_reg_mux51))
              )
            )
            (net (rename looping_reg_dataout_5__ "looping_reg/dataout<5>")
              (joined
                (portRef Q (instanceRef looping_reg_dataout_5))
                (portRef D (instanceRef memory_Mram_memory6))
                (portRef I1 (instanceRef looping_reg_mux51))
                (portRef I0 (instanceRef looping_reg_mux41))
              )
            )
            (net (rename looping_reg_dataout_4__ "looping_reg/dataout<4>")
              (joined
                (portRef Q (instanceRef looping_reg_dataout_4))
                (portRef D (instanceRef memory_Mram_memory5))
                (portRef I4 (instanceRef uut1_Mmux_c51))
                (portRef I1 (instanceRef looping_reg_mux41))
                (portRef I0 (instanceRef looping_reg_mux31))
              )
            )
            (net (rename looping_reg_dataout_3__ "looping_reg/dataout<3>")
              (joined
                (portRef Q (instanceRef looping_reg_dataout_3))
                (portRef D (instanceRef memory_Mram_memory4))
                (portRef I4 (instanceRef uut1_Mmux_c41))
                (portRef I1 (instanceRef looping_reg_mux31))
                (portRef I0 (instanceRef looping_reg_mux21))
              )
            )
            (net (rename looping_reg_dataout_2__ "looping_reg/dataout<2>")
              (joined
                (portRef Q (instanceRef looping_reg_dataout_2))
                (portRef D (instanceRef memory_Mram_memory3))
                (portRef I4 (instanceRef uut1_Mmux_c311))
                (portRef I1 (instanceRef looping_reg_mux21))
                (portRef I0 (instanceRef looping_reg_mux111))
              )
            )
            (net (rename looping_reg_dataout_1__ "looping_reg/dataout<1>")
              (joined
                (portRef Q (instanceRef looping_reg_dataout_1))
                (portRef D (instanceRef memory_Mram_memory2))
                (portRef I4 (instanceRef uut1_Mmux_c211))
                (portRef I1 (instanceRef looping_reg_mux111))
                (portRef I0 (instanceRef looping_reg_mux11))
              )
            )
            (net (rename looping_reg_dataout_0__ "looping_reg/dataout<0>")
              (joined
                (portRef Q (instanceRef looping_reg_dataout_0))
                (portRef D (instanceRef memory_Mram_memory1))
                (portRef I4 (instanceRef uut1_Mmux_c111))
                (portRef I1 (instanceRef looping_reg_mux11))
                (portRef I (instanceRef miso_OBUF))
              )
            )
            (net (rename adderess_b_3__ "adderess/b<3>")
              (joined
                (portRef Q (instanceRef adderess_b_3))
                (portRef A3 (instanceRef memory_Mram_memory2))
                (portRef A3 (instanceRef memory_Mram_memory1))
                (portRef A3 (instanceRef memory_Mram_memory3))
                (portRef A3 (instanceRef memory_Mram_memory4))
                (portRef A3 (instanceRef memory_Mram_memory5))
                (portRef A3 (instanceRef memory_Mram_memory6))
                (portRef A3 (instanceRef memory_Mram_memory7))
                (portRef A3 (instanceRef memory_Mram_memory8))
                (portRef I0 (instanceRef uut1_Mmux_c41))
              )
            )
            (net (rename adderess_b_2__ "adderess/b<2>")
              (joined
                (portRef Q (instanceRef adderess_b_2))
                (portRef A2 (instanceRef memory_Mram_memory2))
                (portRef A2 (instanceRef memory_Mram_memory1))
                (portRef A2 (instanceRef memory_Mram_memory3))
                (portRef A2 (instanceRef memory_Mram_memory4))
                (portRef A2 (instanceRef memory_Mram_memory5))
                (portRef A2 (instanceRef memory_Mram_memory6))
                (portRef A2 (instanceRef memory_Mram_memory7))
                (portRef A2 (instanceRef memory_Mram_memory8))
                (portRef I0 (instanceRef uut1_Mmux_c311))
              )
            )
            (net (rename adderess_b_1__ "adderess/b<1>")
              (joined
                (portRef Q (instanceRef adderess_b_1))
                (portRef A1 (instanceRef memory_Mram_memory2))
                (portRef A1 (instanceRef memory_Mram_memory1))
                (portRef A1 (instanceRef memory_Mram_memory3))
                (portRef A1 (instanceRef memory_Mram_memory4))
                (portRef A1 (instanceRef memory_Mram_memory5))
                (portRef A1 (instanceRef memory_Mram_memory6))
                (portRef A1 (instanceRef memory_Mram_memory7))
                (portRef A1 (instanceRef memory_Mram_memory8))
                (portRef I0 (instanceRef uut1_Mmux_c211))
              )
            )
            (net (rename adderess_b_0__ "adderess/b<0>")
              (joined
                (portRef Q (instanceRef adderess_b_0))
                (portRef A0 (instanceRef memory_Mram_memory2))
                (portRef A0 (instanceRef memory_Mram_memory1))
                (portRef A0 (instanceRef memory_Mram_memory3))
                (portRef A0 (instanceRef memory_Mram_memory4))
                (portRef A0 (instanceRef memory_Mram_memory5))
                (portRef A0 (instanceRef memory_Mram_memory6))
                (portRef A0 (instanceRef memory_Mram_memory7))
                (portRef A0 (instanceRef memory_Mram_memory8))
                (portRef I0 (instanceRef uut1_Mmux_c111))
              )
            )
            (net (rename adderess_b_4__ "adderess/b<4>")
              (joined
                (portRef Q (instanceRef adderess_b_4))
                (portRef I0 (instanceRef uut1_Mmux_c51))
                (portRef I2 (instanceRef looping_reg_mux71))
                (portRef I2 (instanceRef looping_reg_mux61))
                (portRef I2 (instanceRef looping_reg_mux51))
                (portRef I2 (instanceRef looping_reg_mux41))
                (portRef I2 (instanceRef looping_reg_mux31))
                (portRef I2 (instanceRef looping_reg_mux21))
                (portRef I2 (instanceRef looping_reg_mux111))
                (portRef I2 (instanceRef looping_reg_mux11))
                (portRef I2 (instanceRef memory_enable_clk_DFF_16_rstpot_renamed_13))
                (portRef I3 (instanceRef memory_write_ctrl_renamed_14))
                (portRef I4 (instanceRef memory_Mmux_n004311))
                (portRef I4 (instanceRef memory_Mmux_n004321))
                (portRef I4 (instanceRef memory_Mmux_n004331))
                (portRef I4 (instanceRef memory_Mmux_n004341))
                (portRef I4 (instanceRef memory_Mmux_n004351))
                (portRef I4 (instanceRef memory_Mmux_n004361))
                (portRef I4 (instanceRef memory_Mmux_n004371))
                (portRef I4 (instanceRef memory_Mmux_n004381))
              )
            )
            (net (rename d1_q "d1/q")
              (joined
                (portRef D (instanceRef d2_q_renamed_3))
                (portRef Q (instanceRef d1_q_renamed_4))
                (portRef I3 (instanceRef uut1_Mmux_c51))
                (portRef I3 (instanceRef uut1_Mmux_c41))
                (portRef I3 (instanceRef uut1_Mmux_c311))
                (portRef I3 (instanceRef uut1_Mmux_c211))
                (portRef I3 (instanceRef uut1_Mmux_c111))
              )
            )
            (net (rename d2_q "d2/q")
              (joined
                (portRef D (instanceRef d3_q_renamed_2))
                (portRef Q (instanceRef d2_q_renamed_3))
                (portRef I1 (instanceRef memory_enable_clk_DFF_16_rstpot_renamed_13))
                (portRef I2 (instanceRef memory_write_ctrl_renamed_14))
                (portRef I2 (instanceRef memory_Mmux_n004311))
                (portRef I2 (instanceRef memory_Mmux_n004321))
                (portRef I2 (instanceRef memory_Mmux_n004331))
                (portRef I2 (instanceRef memory_Mmux_n004341))
                (portRef I2 (instanceRef memory_Mmux_n004351))
                (portRef I2 (instanceRef memory_Mmux_n004361))
                (portRef I2 (instanceRef memory_Mmux_n004371))
                (portRef I2 (instanceRef memory_Mmux_n004381))
              )
            )
            (net (rename d3_q "d3/q")
              (joined
                (portRef D (instanceRef d4_q_renamed_1))
                (portRef Q (instanceRef d3_q_renamed_2))
                (portRef I1 (instanceRef looping_reg_mux71_SW0))
              )
            )
            (net (rename d4_q "d4/q")
              (joined
                (portRef Q (instanceRef d4_q_renamed_1))
                (portRef I (instanceRef done_OBUF))
              )
            )
            (net (rename rohit_1__ "rohit<1>")
              (joined
                (portRef Q (instanceRef rohit_1))
                (portRef I0 (instanceRef rohit_1__rohit_0__AND_1_o1))
              )
            )
            (net (rename rohit_0__ "rohit<0>")
              (joined
                (portRef Q (instanceRef rohit_0))
                (portRef D (instanceRef rohit_1))
                (portRef I1 (instanceRef rohit_1__rohit_0__AND_1_o1))
              )
            )
            (net (rename ramout_7__ "ramout<7>")
              (joined
                (portRef O (instanceRef memory_data_out_7_LogicTrst1))
                (portRef I5 (instanceRef looping_reg_mux71))
              )
            )
            (net (rename ramout_6__ "ramout<6>")
              (joined
                (portRef O (instanceRef memory_data_out_6_LogicTrst1))
                (portRef I5 (instanceRef looping_reg_mux61))
              )
            )
            (net (rename ramout_5__ "ramout<5>")
              (joined
                (portRef O (instanceRef memory_data_out_5_LogicTrst1))
                (portRef I5 (instanceRef looping_reg_mux51))
              )
            )
            (net (rename ramout_4__ "ramout<4>")
              (joined
                (portRef O (instanceRef memory_data_out_4_LogicTrst1))
                (portRef I5 (instanceRef looping_reg_mux41))
              )
            )
            (net (rename ramout_3__ "ramout<3>")
              (joined
                (portRef O (instanceRef memory_data_out_3_LogicTrst1))
                (portRef I5 (instanceRef looping_reg_mux31))
              )
            )
            (net (rename ramout_2__ "ramout<2>")
              (joined
                (portRef O (instanceRef memory_data_out_2_LogicTrst1))
                (portRef I5 (instanceRef looping_reg_mux21))
              )
            )
            (net (rename ramout_1__ "ramout<1>")
              (joined
                (portRef O (instanceRef memory_data_out_1_LogicTrst1))
                (portRef I5 (instanceRef looping_reg_mux111))
              )
            )
            (net (rename ramout_0__ "ramout<0>")
              (joined
                (portRef O (instanceRef memory_data_out_0_LogicTrst1))
                (portRef I5 (instanceRef looping_reg_mux11))
              )
            )
            (net (rename n0021_4__ "n0021<4>")
              (joined
                (portRef D (instanceRef adderess_b_4))
                (portRef O (instanceRef uut1_Mmux_c51))
              )
            )
            (net (rename n0021_3__ "n0021<3>")
              (joined
                (portRef D (instanceRef adderess_b_3))
                (portRef O (instanceRef uut1_Mmux_c41))
              )
            )
            (net (rename n0021_2__ "n0021<2>")
              (joined
                (portRef D (instanceRef adderess_b_2))
                (portRef O (instanceRef uut1_Mmux_c311))
              )
            )
            (net (rename n0021_1__ "n0021<1>")
              (joined
                (portRef D (instanceRef adderess_b_1))
                (portRef O (instanceRef uut1_Mmux_c211))
              )
            )
            (net (rename n0021_0__ "n0021<0>")
              (joined
                (portRef D (instanceRef adderess_b_0))
                (portRef O (instanceRef uut1_Mmux_c111))
              )
            )
            (net (rename count_3__command_XOR_5_o "count[3]_command_XOR_5_o")
              (joined
                (portRef D (instanceRef command_renamed_0))
                (portRef O (instanceRef Mxor_count_3__command_XOR_5_o_xo_0_1))
              )
            )
            (net (rename rohit_1__rohit_0__AND_1_o "rohit[1]_rohit[0]_AND_1_o")
              (joined
                (portRef D (instanceRef d1_q_renamed_4))
                (portRef O (instanceRef rohit_1__rohit_0__AND_1_o1))
                (portRef I4 (instanceRef looping_reg_mux71))
                (portRef I4 (instanceRef looping_reg_mux61))
                (portRef I4 (instanceRef looping_reg_mux51))
                (portRef I4 (instanceRef looping_reg_mux41))
                (portRef I4 (instanceRef looping_reg_mux31))
                (portRef I4 (instanceRef looping_reg_mux21))
                (portRef I4 (instanceRef looping_reg_mux111))
                (portRef I4 (instanceRef looping_reg_mux11))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef A4 (instanceRef memory_Mram_memory2))
                (portRef A4 (instanceRef memory_Mram_memory1))
                (portRef A4 (instanceRef memory_Mram_memory3))
                (portRef A4 (instanceRef memory_Mram_memory4))
                (portRef A4 (instanceRef memory_Mram_memory5))
                (portRef A4 (instanceRef memory_Mram_memory6))
                (portRef A4 (instanceRef memory_Mram_memory7))
                (portRef A4 (instanceRef memory_Mram_memory8))
              )
            )
            (net (rename cd1_n0006_0__ "cd1/n0006<0>")
              (joined
                (portRef D (instanceRef cd1_clk_renamed_8))
                (portRef O (instanceRef cd1_Madd_n0006_xor_0_11_INV_0))
              )
            )
            (net (rename cd1_n0006_1__ "cd1/n0006<1>")
              (joined
                (portRef D (instanceRef cd1_ff_0_renamed_7))
                (portRef O (instanceRef cd1_Madd_n0006_xor_1_11))
              )
            )
            (net (rename shift_count_Mcount_count "shift_count/Mcount_count")
              (joined
                (portRef D (instanceRef shift_count_count_0))
                (portRef O (instanceRef shift_count_Mcount_count_xor_0_11_INV_0))
              )
            )
            (net (rename shift_count_count_0__ "shift_count/count<0>")
              (joined
                (portRef Q (instanceRef shift_count_count_0))
                (portRef I1 (instanceRef shift_count_Mcount_count_xor_1_11))
                (portRef I2 (instanceRef shift_count_Mcount_count_xor_2_11))
                (portRef I1 (instanceRef shift_count_Mcount_count_xor_3_11))
                (portRef I (instanceRef shift_count_Mcount_count_xor_0_11_INV_0))
              )
            )
            (net (rename shift_count_Mcount_count1 "shift_count/Mcount_count1")
              (joined
                (portRef D (instanceRef shift_count_count_1))
                (portRef O (instanceRef shift_count_Mcount_count_xor_1_11))
              )
            )
            (net (rename shift_count_count_1__ "shift_count/count<1>")
              (joined
                (portRef Q (instanceRef shift_count_count_1))
                (portRef I0 (instanceRef shift_count_Mcount_count_xor_1_11))
                (portRef I1 (instanceRef shift_count_Mcount_count_xor_2_11))
                (portRef I2 (instanceRef shift_count_Mcount_count_xor_3_11))
              )
            )
            (net (rename shift_count_Mcount_count2 "shift_count/Mcount_count2")
              (joined
                (portRef D (instanceRef shift_count_count_2))
                (portRef O (instanceRef shift_count_Mcount_count_xor_2_11))
              )
            )
            (net (rename shift_count_count_2__ "shift_count/count<2>")
              (joined
                (portRef Q (instanceRef shift_count_count_2))
                (portRef I0 (instanceRef shift_count_Mcount_count_xor_2_11))
                (portRef I3 (instanceRef shift_count_Mcount_count_xor_3_11))
              )
            )
            (net (rename shift_count_Mcount_count3 "shift_count/Mcount_count3")
              (joined
                (portRef D (instanceRef shift_count_count_3))
                (portRef O (instanceRef shift_count_Mcount_count_xor_3_11))
              )
            )
            (net (rename cd1_clk "cd1/clk")
              (joined
                (portRef Q (instanceRef cd1_clk_renamed_8))
                (portRef I1 (instanceRef cd1_Madd_n0006_cy_1_11))
                (portRef I1 (instanceRef cd1_Madd_n0006_xor_1_11))
                (portRef I (instanceRef cd1_Madd_n0006_xor_0_11_INV_0))
              )
            )
            (net (rename cd1_ff_0 "cd1/ff_0")
              (joined
                (portRef Q (instanceRef cd1_ff_0_renamed_7))
                (portRef I0 (instanceRef cd1_Madd_n0006_cy_1_11))
                (portRef I0 (instanceRef cd1_Madd_n0006_xor_1_11))
              )
            )
            (net (rename cd1_Madd_n0006_cy_1__ "cd1/Madd_n0006_cy<1>")
              (joined
                (portRef D (instanceRef cd1_ff_1_renamed_6))
                (portRef O (instanceRef cd1_Madd_n0006_cy_1_11))
              )
            )
            (net (rename adderess_reset_inv "adderess/reset_inv")
              (joined
                (portRef CLR (instanceRef adderess_b_0))
                (portRef CLR (instanceRef adderess_b_1))
                (portRef CLR (instanceRef adderess_b_2))
                (portRef CLR (instanceRef adderess_b_3))
                (portRef CLR (instanceRef adderess_b_4))
                (portRef CLR (instanceRef d1_q_renamed_4))
                (portRef CLR (instanceRef for_mosi_q_renamed_5))
                (portRef PRE (instanceRef command_renamed_0))
                (portRef CLR (instanceRef d4_q_renamed_1))
                (portRef CLR (instanceRef d3_q_renamed_2))
                (portRef CLR (instanceRef d2_q_renamed_3))
                (portRef CLR (instanceRef shift_count_count_0))
                (portRef CLR (instanceRef shift_count_count_1))
                (portRef CLR (instanceRef shift_count_count_2))
                (portRef CLR (instanceRef shift_count_count_3))
                (portRef CLR (instanceRef looping_reg_dataout_0))
                (portRef CLR (instanceRef looping_reg_dataout_1))
                (portRef CLR (instanceRef looping_reg_dataout_2))
                (portRef CLR (instanceRef looping_reg_dataout_3))
                (portRef CLR (instanceRef looping_reg_dataout_4))
                (portRef CLR (instanceRef looping_reg_dataout_5))
                (portRef CLR (instanceRef looping_reg_dataout_6))
                (portRef CLR (instanceRef looping_reg_dataout_7))
                (portRef O (instanceRef adderess_reset_inv1_INV_0))
              )
            )
            (net (rename looping_reg_datain_7__ser_mux_0_OUT_0__ "looping_reg/datain[7]_ser_mux_0_OUT<0>")
              (joined
                (portRef D (instanceRef looping_reg_dataout_0))
                (portRef O (instanceRef looping_reg_mux11))
              )
            )
            (net (rename looping_reg_datain_7__ser_mux_0_OUT_1__ "looping_reg/datain[7]_ser_mux_0_OUT<1>")
              (joined
                (portRef D (instanceRef looping_reg_dataout_1))
                (portRef O (instanceRef looping_reg_mux111))
              )
            )
            (net (rename looping_reg_datain_7__ser_mux_0_OUT_2__ "looping_reg/datain[7]_ser_mux_0_OUT<2>")
              (joined
                (portRef D (instanceRef looping_reg_dataout_2))
                (portRef O (instanceRef looping_reg_mux21))
              )
            )
            (net (rename looping_reg_datain_7__ser_mux_0_OUT_3__ "looping_reg/datain[7]_ser_mux_0_OUT<3>")
              (joined
                (portRef D (instanceRef looping_reg_dataout_3))
                (portRef O (instanceRef looping_reg_mux31))
              )
            )
            (net (rename looping_reg_datain_7__ser_mux_0_OUT_4__ "looping_reg/datain[7]_ser_mux_0_OUT<4>")
              (joined
                (portRef D (instanceRef looping_reg_dataout_4))
                (portRef O (instanceRef looping_reg_mux41))
              )
            )
            (net (rename looping_reg_datain_7__ser_mux_0_OUT_5__ "looping_reg/datain[7]_ser_mux_0_OUT<5>")
              (joined
                (portRef D (instanceRef looping_reg_dataout_5))
                (portRef O (instanceRef looping_reg_mux51))
              )
            )
            (net (rename looping_reg_datain_7__ser_mux_0_OUT_6__ "looping_reg/datain[7]_ser_mux_0_OUT<6>")
              (joined
                (portRef D (instanceRef looping_reg_dataout_6))
                (portRef O (instanceRef looping_reg_mux61))
              )
            )
            (net (rename looping_reg_datain_7__ser_mux_0_OUT_7__ "looping_reg/datain[7]_ser_mux_0_OUT<7>")
              (joined
                (portRef D (instanceRef looping_reg_dataout_7))
                (portRef O (instanceRef looping_reg_mux71))
              )
            )
            (net (rename memory_write_ctrl "memory/write_ctrl")
              (joined
                (portRef WE (instanceRef memory_Mram_memory2))
                (portRef WE (instanceRef memory_Mram_memory1))
                (portRef WE (instanceRef memory_Mram_memory3))
                (portRef WE (instanceRef memory_Mram_memory4))
                (portRef WE (instanceRef memory_Mram_memory5))
                (portRef WE (instanceRef memory_Mram_memory6))
                (portRef WE (instanceRef memory_Mram_memory7))
                (portRef WE (instanceRef memory_Mram_memory8))
                (portRef O (instanceRef memory_write_ctrl_renamed_14))
              )
            )
            (net (rename memory_n0043_0__ "memory/n0043<0>")
              (joined
                (portRef D (instanceRef memory_data_out_0))
                (portRef O (instanceRef memory_Mmux_n004311))
              )
            )
            (net (rename memory_n0043_1__ "memory/n0043<1>")
              (joined
                (portRef D (instanceRef memory_data_out_1))
                (portRef O (instanceRef memory_Mmux_n004321))
              )
            )
            (net (rename memory_n0043_2__ "memory/n0043<2>")
              (joined
                (portRef D (instanceRef memory_data_out_2))
                (portRef O (instanceRef memory_Mmux_n004331))
              )
            )
            (net (rename memory_n0043_3__ "memory/n0043<3>")
              (joined
                (portRef D (instanceRef memory_data_out_3))
                (portRef O (instanceRef memory_Mmux_n004341))
              )
            )
            (net (rename memory_n0043_4__ "memory/n0043<4>")
              (joined
                (portRef D (instanceRef memory_data_out_4))
                (portRef O (instanceRef memory_Mmux_n004351))
              )
            )
            (net (rename memory_n0043_5__ "memory/n0043<5>")
              (joined
                (portRef D (instanceRef memory_data_out_5))
                (portRef O (instanceRef memory_Mmux_n004361))
              )
            )
            (net (rename memory_n0043_6__ "memory/n0043<6>")
              (joined
                (portRef D (instanceRef memory_data_out_6))
                (portRef O (instanceRef memory_Mmux_n004371))
              )
            )
            (net (rename memory_n0043_7__ "memory/n0043<7>")
              (joined
                (portRef D (instanceRef memory_data_out_7))
                (portRef O (instanceRef memory_Mmux_n004381))
              )
            )
            (net (rename memory_enable_clk_DFF_16 "memory/enable_clk_DFF_16")
              (joined
                (portRef Q (instanceRef memory_enable_clk_DFF_16_renamed_12))
                (portRef I4 (instanceRef memory_enable_clk_DFF_16_rstpot_renamed_13))
                (portRef I1 (instanceRef memory_data_out_0_LogicTrst1))
                (portRef I1 (instanceRef memory_data_out_1_LogicTrst1))
                (portRef I1 (instanceRef memory_data_out_2_LogicTrst1))
                (portRef I1 (instanceRef memory_data_out_3_LogicTrst1))
                (portRef I1 (instanceRef memory_data_out_4_LogicTrst1))
                (portRef I1 (instanceRef memory_data_out_5_LogicTrst1))
                (portRef I1 (instanceRef memory_data_out_6_LogicTrst1))
                (portRef I1 (instanceRef memory_data_out_7_LogicTrst1))
                (portRef I3 (instanceRef memory_Mmux_n004311))
                (portRef I3 (instanceRef memory_Mmux_n004321))
                (portRef I3 (instanceRef memory_Mmux_n004331))
                (portRef I3 (instanceRef memory_Mmux_n004341))
                (portRef I3 (instanceRef memory_Mmux_n004351))
                (portRef I3 (instanceRef memory_Mmux_n004361))
                (portRef I3 (instanceRef memory_Mmux_n004371))
                (portRef I3 (instanceRef memory_Mmux_n004381))
              )
            )
            (net (rename memory_data_out_0__ "memory/data_out<0>")
              (joined
                (portRef Q (instanceRef memory_data_out_0))
                (portRef I0 (instanceRef memory_data_out_0_LogicTrst1))
                (portRef I1 (instanceRef memory_Mmux_n004311))
              )
            )
            (net (rename memory_data_out_1__ "memory/data_out<1>")
              (joined
                (portRef Q (instanceRef memory_data_out_1))
                (portRef I0 (instanceRef memory_data_out_1_LogicTrst1))
                (portRef I1 (instanceRef memory_Mmux_n004321))
              )
            )
            (net (rename memory_data_out_2__ "memory/data_out<2>")
              (joined
                (portRef Q (instanceRef memory_data_out_2))
                (portRef I0 (instanceRef memory_data_out_2_LogicTrst1))
                (portRef I1 (instanceRef memory_Mmux_n004331))
              )
            )
            (net (rename memory_data_out_3__ "memory/data_out<3>")
              (joined
                (portRef Q (instanceRef memory_data_out_3))
                (portRef I0 (instanceRef memory_data_out_3_LogicTrst1))
                (portRef I1 (instanceRef memory_Mmux_n004341))
              )
            )
            (net (rename memory_data_out_4__ "memory/data_out<4>")
              (joined
                (portRef Q (instanceRef memory_data_out_4))
                (portRef I0 (instanceRef memory_data_out_4_LogicTrst1))
                (portRef I1 (instanceRef memory_Mmux_n004351))
              )
            )
            (net (rename memory_data_out_5__ "memory/data_out<5>")
              (joined
                (portRef Q (instanceRef memory_data_out_5))
                (portRef I0 (instanceRef memory_data_out_5_LogicTrst1))
                (portRef I1 (instanceRef memory_Mmux_n004361))
              )
            )
            (net (rename memory_data_out_6__ "memory/data_out<6>")
              (joined
                (portRef Q (instanceRef memory_data_out_6))
                (portRef I0 (instanceRef memory_data_out_6_LogicTrst1))
                (portRef I1 (instanceRef memory_Mmux_n004371))
              )
            )
            (net (rename memory_data_out_7__ "memory/data_out<7>")
              (joined
                (portRef Q (instanceRef memory_data_out_7))
                (portRef I0 (instanceRef memory_data_out_7_LogicTrst1))
                (portRef I1 (instanceRef memory_Mmux_n004381))
              )
            )
            (net (rename memory__n0045_7_0__0__ "memory/_n0045[7:0]<0>")
              (joined
                (portRef O (instanceRef memory_Mram_memory1))
                (portRef I5 (instanceRef memory_Mmux_n004311))
              )
            )
            (net (rename memory__n0045_7_0__1__ "memory/_n0045[7:0]<1>")
              (joined
                (portRef O (instanceRef memory_Mram_memory2))
                (portRef I5 (instanceRef memory_Mmux_n004321))
              )
            )
            (net (rename memory__n0045_7_0__2__ "memory/_n0045[7:0]<2>")
              (joined
                (portRef O (instanceRef memory_Mram_memory3))
                (portRef I5 (instanceRef memory_Mmux_n004331))
              )
            )
            (net (rename memory__n0045_7_0__3__ "memory/_n0045[7:0]<3>")
              (joined
                (portRef O (instanceRef memory_Mram_memory4))
                (portRef I5 (instanceRef memory_Mmux_n004341))
              )
            )
            (net (rename memory__n0045_7_0__4__ "memory/_n0045[7:0]<4>")
              (joined
                (portRef O (instanceRef memory_Mram_memory5))
                (portRef I5 (instanceRef memory_Mmux_n004351))
              )
            )
            (net (rename memory__n0045_7_0__5__ "memory/_n0045[7:0]<5>")
              (joined
                (portRef O (instanceRef memory_Mram_memory6))
                (portRef I5 (instanceRef memory_Mmux_n004361))
              )
            )
            (net (rename memory__n0045_7_0__6__ "memory/_n0045[7:0]<6>")
              (joined
                (portRef O (instanceRef memory_Mram_memory7))
                (portRef I5 (instanceRef memory_Mmux_n004371))
              )
            )
            (net (rename memory__n0045_7_0__7__ "memory/_n0045[7:0]<7>")
              (joined
                (portRef O (instanceRef memory_Mram_memory8))
                (portRef I5 (instanceRef memory_Mmux_n004381))
              )
            )
            (net N3
              (joined
                (portRef O (instanceRef looping_reg_mux71_SW0))
                (portRef I3 (instanceRef looping_reg_mux71))
                (portRef I3 (instanceRef looping_reg_mux61))
                (portRef I3 (instanceRef looping_reg_mux51))
                (portRef I3 (instanceRef looping_reg_mux41))
                (portRef I3 (instanceRef looping_reg_mux31))
                (portRef I3 (instanceRef looping_reg_mux21))
                (portRef I3 (instanceRef looping_reg_mux111))
                (portRef I3 (instanceRef looping_reg_mux11))
              )
            )
            (net sck
              (joined
                (portRef sck)
                (portRef I (instanceRef sck_IBUF_renamed_9))
              )
            )
            (net rawclk
              (joined
                (portRef rawclk)
                (portRef I (instanceRef rawclk_BUFGP_renamed_17))
              )
            )
            (net mosi
              (joined
                (portRef mosi)
                (portRef I (instanceRef mosi_IBUF_renamed_10))
              )
            )
            (net enable
              (joined
                (portRef enable)
                (portRef I (instanceRef enable_IBUF_renamed_11))
              )
            )
            (net miso
              (joined
                (portRef miso)
                (portRef O (instanceRef miso_OBUF))
              )
            )
            (net done
              (joined
                (portRef done)
                (portRef O (instanceRef done_OBUF))
              )
            )
            (net (rename memory_enable_clk_DFF_16_rstpot "memory/enable_clk_DFF_16_rstpot")
              (joined
                (portRef D (instanceRef memory_enable_clk_DFF_16_renamed_12))
                (portRef O (instanceRef memory_enable_clk_DFF_16_rstpot_renamed_13))
              )
            )
            (net N19
              (joined
                (portRef O (instanceRef memory_Mmux_n004311_SW0))
                (portRef I0 (instanceRef memory_Mmux_n004311))
                (portRef I0 (instanceRef memory_Mmux_n004321))
                (portRef I0 (instanceRef memory_Mmux_n004331))
                (portRef I0 (instanceRef memory_Mmux_n004341))
                (portRef I0 (instanceRef memory_Mmux_n004351))
                (portRef I0 (instanceRef memory_Mmux_n004361))
                (portRef I0 (instanceRef memory_Mmux_n004371))
                (portRef I0 (instanceRef memory_Mmux_n004381))
              )
            )
            (net (rename cd1_ff_1 "cd1/ff_1")
              (joined
                (portRef Q (instanceRef cd1_ff_1_renamed_6))
                (portRef I (instanceRef cd1_ff_1_BUFG_renamed_15))
              )
            )
            (net sck_IBUF
              (joined
                (portRef O (instanceRef sck_IBUF_renamed_9))
                (portRef I (instanceRef sck_IBUF_BUFG_renamed_16))
                (portRef D (instanceRef rohit_0))
              )
            )
          )
      )
    )
  )

  (design ichip_2
    (cellRef ichip_2
      (libraryRef ichip_2_lib)
    )
    (property PART (string "xc7a100t-3-csg324") (owner "Xilinx"))
  )
)

