

================================================================
== Vivado HLS Report for 'deload_img'
================================================================
* Date:           Tue Jun 16 15:37:19 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        final
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     2509|    41451| 25.090 us | 0.415 ms |  2509|  41451|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_aesl_mux_load_6_6560_fu_640  |aesl_mux_load_6_6560  |        9|        9| 90.000 ns | 90.000 ns |    1|    1| function |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- Loop 1     |     2508|    41450| 209 ~ 829 |          -|          -| 12 ~ 50 |    no    |
        | + Loop 1.1  |      206|      826|         17|         10|          1| 20 ~ 82 |    yes   |
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      1|       0|   1947|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    1997|    568|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    223|    -|
|Register         |        -|      -|    1013|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|    3010|   2738|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       2|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +---------------------------------+----------------------+---------+-------+------+-----+-----+
    |grp_aesl_mux_load_6_6560_fu_640  |aesl_mux_load_6_6560  |        0|      0|  1997|  568|    0|
    +---------------------------------+----------------------+---------+-------+------+-----+-----+
    |Total                            |                      |        0|      0|  1997|  568|    0|
    +---------------------------------+----------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |tmp168_fu_721_p2                     |     *    |      1|  0|  20|          32|          10|
    |add_ln1192_573_fu_991_p2             |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_574_fu_1101_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_575_fu_1211_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_576_fu_1321_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_577_fu_1431_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_578_fu_1541_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_579_fu_1651_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_580_fu_1761_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_581_fu_1871_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_582_fu_1981_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_583_fu_2091_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_584_fu_2201_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_585_fu_2311_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_586_fu_2421_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_587_fu_2531_p2            |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_fu_881_p2                 |     +    |      0|  0|  21|          14|          14|
    |add_ln1265_fu_750_p2                 |     +    |      0|  0|  20|          13|          13|
    |add_ln647_10_fu_798_p2               |     +    |      0|  0|  40|          33|          33|
    |add_ln647_11_fu_802_p2               |     +    |      0|  0|  40|          33|          33|
    |add_ln647_12_fu_806_p2               |     +    |      0|  0|  40|          33|          33|
    |add_ln647_8_fu_790_p2                |     +    |      0|  0|  40|          33|          33|
    |add_ln647_9_fu_794_p2                |     +    |      0|  0|  40|          33|          33|
    |add_ln647_fu_786_p2                  |     +    |      0|  0|  40|          33|          33|
    |add_ln703_61_fu_1005_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_62_fu_1115_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_63_fu_1225_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_64_fu_1335_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_65_fu_1445_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_66_fu_1555_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_67_fu_1665_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_68_fu_1775_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_69_fu_1885_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_70_fu_1995_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_71_fu_2105_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_72_fu_2215_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_73_fu_2325_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_74_fu_2435_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_75_fu_2545_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln703_fu_895_p2                  |     +    |      0|  0|  20|          13|          13|
    |add_ln83_fu_691_p2                   |     +    |      0|  0|  20|          13|           7|
    |i_fu_740_p2                          |     +    |      0|  0|  15|           7|           1|
    |j_fu_706_p2                          |     +    |      0|  0|  15|           6|           1|
    |pointer_1_fu_780_p2                  |     +    |      0|  0|  39|          32|           1|
    |pointer_fu_726_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_716_p2                        |     +    |      0|  0|  39|          32|          32|
    |and_ln786_1213_fu_1024_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1214_fu_1134_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1215_fu_1244_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1216_fu_1354_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1217_fu_1464_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1218_fu_1574_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1219_fu_1684_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1220_fu_1794_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1221_fu_1904_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1222_fu_2014_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1223_fu_2124_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1224_fu_2234_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1225_fu_2344_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1226_fu_2454_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1227_fu_2564_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_914_p2                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_subdone          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage9_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_721                     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln83_fu_701_p2                  |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln86_fu_735_p2                  |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_state13_io                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14_io                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage6_iter1    |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op412_writereq_state13  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1725_fu_1042_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1726_fu_1152_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1727_fu_1262_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1728_fu_1372_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1729_fu_1482_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1730_fu_1592_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1731_fu_1702_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1732_fu_1812_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1733_fu_1922_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1734_fu_2032_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1735_fu_2142_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1736_fu_2252_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1737_fu_2362_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1738_fu_2472_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1739_fu_2582_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_932_p2                   |    or    |      0|  0|   2|           1|           1|
    |select_ln340_10_fu_2038_p3           |  select  |      0|  0|  13|           1|          12|
    |select_ln340_11_fu_2148_p3           |  select  |      0|  0|  13|           1|          12|
    |select_ln340_12_fu_2258_p3           |  select  |      0|  0|  13|           1|          12|
    |select_ln340_13_fu_2368_p3           |  select  |      0|  0|  13|           1|          12|
    |select_ln340_14_fu_2478_p3           |  select  |      0|  0|  13|           1|          12|
    |select_ln340_15_fu_2588_p3           |  select  |      0|  0|  13|           1|          12|
    |select_ln340_1_fu_1048_p3            |  select  |      0|  0|  13|           1|          12|
    |select_ln340_2_fu_1158_p3            |  select  |      0|  0|  13|           1|          12|
    |select_ln340_3_fu_1268_p3            |  select  |      0|  0|  13|           1|          12|
    |select_ln340_4_fu_1378_p3            |  select  |      0|  0|  13|           1|          12|
    |select_ln340_5_fu_1488_p3            |  select  |      0|  0|  13|           1|          12|
    |select_ln340_6_fu_1598_p3            |  select  |      0|  0|  13|           1|          12|
    |select_ln340_720_fu_954_p3           |  select  |      0|  0|  13|           1|          13|
    |select_ln340_721_fu_1064_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_722_fu_1174_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_723_fu_1284_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_724_fu_1394_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_725_fu_1504_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_726_fu_1614_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_727_fu_1724_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_728_fu_1834_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_729_fu_1944_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_730_fu_2054_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_731_fu_2164_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_732_fu_2274_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_733_fu_2384_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_734_fu_2494_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_735_fu_2604_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln340_7_fu_1708_p3            |  select  |      0|  0|  13|           1|          12|
    |select_ln340_8_fu_1818_p3            |  select  |      0|  0|  13|           1|          12|
    |select_ln340_9_fu_1928_p3            |  select  |      0|  0|  13|           1|          12|
    |select_ln340_fu_938_p3               |  select  |      0|  0|  13|           1|          12|
    |select_ln388_10_fu_2046_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln388_11_fu_2156_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln388_12_fu_2266_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln388_13_fu_2376_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln388_14_fu_2486_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln388_15_fu_2596_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln388_1_fu_1056_p3            |  select  |      0|  0|  14|           1|          14|
    |select_ln388_2_fu_1166_p3            |  select  |      0|  0|  14|           1|          14|
    |select_ln388_3_fu_1276_p3            |  select  |      0|  0|  14|           1|          14|
    |select_ln388_4_fu_1386_p3            |  select  |      0|  0|  14|           1|          14|
    |select_ln388_5_fu_1496_p3            |  select  |      0|  0|  14|           1|          14|
    |select_ln388_6_fu_1606_p3            |  select  |      0|  0|  14|           1|          14|
    |select_ln388_7_fu_1716_p3            |  select  |      0|  0|  14|           1|          14|
    |select_ln388_8_fu_1826_p3            |  select  |      0|  0|  14|           1|          14|
    |select_ln388_9_fu_1936_p3            |  select  |      0|  0|  14|           1|          14|
    |select_ln388_fu_946_p3               |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_2026_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_11_fu_2136_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_12_fu_2246_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_13_fu_2356_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_14_fu_2466_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_15_fu_2576_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_1036_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_1146_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_1256_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_1366_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_1476_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_61_fu_920_p2               |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_62_fu_1030_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_63_fu_1140_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_64_fu_1250_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_65_fu_1360_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_66_fu_1470_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_67_fu_1580_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_68_fu_1690_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_69_fu_1800_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_1586_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_70_fu_1910_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_71_fu_2020_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_72_fu_2130_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_73_fu_2240_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_74_fu_2350_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_75_fu_2460_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_76_fu_2570_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_1696_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_8_fu_1806_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_1916_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_926_p2                  |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_2008_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_11_fu_2118_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_12_fu_2228_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_13_fu_2338_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_14_fu_2448_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_15_fu_2558_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_1018_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_1128_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_1238_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_1348_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_1458_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1568_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_1678_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_1788_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_1898_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_908_p2                  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      1|  0|1947|         951|        1490|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_633_p4        |   9|          2|    7|         14|
    |ap_phi_mux_pointer_0_phi_fu_622_p4  |   9|          2|   32|         64|
    |i_0_reg_629                         |   9|          2|    7|         14|
    |image_port_0_V_blk_n_AR             |   9|          2|    1|          2|
    |image_port_0_V_blk_n_AW             |   9|          2|    1|          2|
    |image_port_0_V_blk_n_B              |   9|          2|    1|          2|
    |image_port_0_V_blk_n_R              |   9|          2|    1|          2|
    |image_port_0_V_blk_n_W              |   9|          2|    1|          2|
    |j_0_reg_596                         |   9|          2|    6|         12|
    |m_axi_image_port_0_V_ARVALID        |   9|          2|    1|          2|
    |m_axi_image_port_0_V_AWADDR         |  38|          7|   32|        224|
    |m_axi_image_port_0_V_RREADY         |   9|          2|    1|          2|
    |phi_mul_reg_607                     |   9|          2|   13|         26|
    |pointer_0_reg_619                   |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 223|         49|  138|        448|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |add_ln647_10_reg_2948                         |   33|   0|   33|          0|
    |add_ln647_11_reg_2953                         |   33|   0|   33|          0|
    |add_ln647_12_reg_2958                         |   33|   0|   33|          0|
    |add_ln647_8_reg_2938                          |   33|   0|   33|          0|
    |add_ln647_9_reg_2943                          |   33|   0|   33|          0|
    |add_ln647_reg_2933                            |   33|   0|   33|          0|
    |add_ln83_reg_2714                             |   13|   0|   13|          0|
    |allw_cast_reg_2669                            |   10|   0|   32|         22|
    |ap_CS_fsm                                     |   13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |grp_aesl_mux_load_6_6560_fu_640_ap_start_reg  |    1|   0|    1|          0|
    |i_0_reg_629                                   |    7|   0|    7|          0|
    |i_reg_2737                                    |    7|   0|    7|          0|
    |icmp_ln86_reg_2733                            |    1|   0|    1|          0|
    |icmp_ln86_reg_2733_pp0_iter1_reg              |    1|   0|    1|          0|
    |img_buf_0_V_load_reg_2832                     |   13|   0|   13|          0|
    |img_buf_10_V_load_reg_2892                    |   13|   0|   13|          0|
    |img_buf_11_V_load_reg_2898                    |   13|   0|   13|          0|
    |img_buf_12_V_load_reg_2904                    |   13|   0|   13|          0|
    |img_buf_13_V_load_reg_2910                    |   13|   0|   13|          0|
    |img_buf_14_V_load_reg_2916                    |   13|   0|   13|          0|
    |img_buf_15_V_load_reg_2922                    |   13|   0|   13|          0|
    |img_buf_1_V_load_reg_2838                     |   13|   0|   13|          0|
    |img_buf_2_V_load_reg_2844                     |   13|   0|   13|          0|
    |img_buf_3_V_load_reg_2850                     |   13|   0|   13|          0|
    |img_buf_4_V_load_reg_2856                     |   13|   0|   13|          0|
    |img_buf_5_V_load_reg_2862                     |   13|   0|   13|          0|
    |img_buf_6_V_load_reg_2868                     |   13|   0|   13|          0|
    |img_buf_7_V_load_reg_2874                     |   13|   0|   13|          0|
    |img_buf_8_V_load_reg_2880                     |   13|   0|   13|          0|
    |img_buf_9_V_load_reg_2886                     |   13|   0|   13|          0|
    |j_0_reg_596                                   |    6|   0|    6|          0|
    |j_reg_2723                                    |    6|   0|    6|          0|
    |offsetw_cast_reg_2674                         |    9|   0|   32|         23|
    |p_Result_14_reg_2999                          |  256|   0|  256|          0|
    |phi_mul_reg_607                               |   13|   0|   13|          0|
    |pointer_0_reg_619                             |   32|   0|   32|          0|
    |pointer_1_reg_2928                            |   32|   0|   32|          0|
    |sext_ln647_reg_2822                           |   33|   0|   33|          0|
    |trunc_ln647_reg_2679                          |    3|   0|    3|          0|
    |zext_ln647_10_reg_2694                        |   27|   0|   33|          6|
    |zext_ln647_11_reg_2699                        |   27|   0|   33|          6|
    |zext_ln647_12_reg_2704                        |   27|   0|   33|          6|
    |zext_ln647_9_reg_2689                         |   27|   0|   33|          6|
    |zext_ln647_reg_2684                           |   27|   0|   33|          6|
    |zext_ln83_2_reg_2709                          |   27|   0|   33|          6|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 1013|   0| 1094|         81|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |       deload_img      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |       deload_img      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |       deload_img      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |       deload_img      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |       deload_img      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |       deload_img      | return value |
|img_buf_0_V_address0           | out |   13|  ap_memory |      img_buf_0_V      |     array    |
|img_buf_0_V_ce0                | out |    1|  ap_memory |      img_buf_0_V      |     array    |
|img_buf_0_V_q0                 |  in |   13|  ap_memory |      img_buf_0_V      |     array    |
|img_buf_1_V_address0           | out |   13|  ap_memory |      img_buf_1_V      |     array    |
|img_buf_1_V_ce0                | out |    1|  ap_memory |      img_buf_1_V      |     array    |
|img_buf_1_V_q0                 |  in |   13|  ap_memory |      img_buf_1_V      |     array    |
|img_buf_2_V_address0           | out |   13|  ap_memory |      img_buf_2_V      |     array    |
|img_buf_2_V_ce0                | out |    1|  ap_memory |      img_buf_2_V      |     array    |
|img_buf_2_V_q0                 |  in |   13|  ap_memory |      img_buf_2_V      |     array    |
|img_buf_3_V_address0           | out |   13|  ap_memory |      img_buf_3_V      |     array    |
|img_buf_3_V_ce0                | out |    1|  ap_memory |      img_buf_3_V      |     array    |
|img_buf_3_V_q0                 |  in |   13|  ap_memory |      img_buf_3_V      |     array    |
|img_buf_4_V_address0           | out |   13|  ap_memory |      img_buf_4_V      |     array    |
|img_buf_4_V_ce0                | out |    1|  ap_memory |      img_buf_4_V      |     array    |
|img_buf_4_V_q0                 |  in |   13|  ap_memory |      img_buf_4_V      |     array    |
|img_buf_5_V_address0           | out |   13|  ap_memory |      img_buf_5_V      |     array    |
|img_buf_5_V_ce0                | out |    1|  ap_memory |      img_buf_5_V      |     array    |
|img_buf_5_V_q0                 |  in |   13|  ap_memory |      img_buf_5_V      |     array    |
|img_buf_6_V_address0           | out |   13|  ap_memory |      img_buf_6_V      |     array    |
|img_buf_6_V_ce0                | out |    1|  ap_memory |      img_buf_6_V      |     array    |
|img_buf_6_V_q0                 |  in |   13|  ap_memory |      img_buf_6_V      |     array    |
|img_buf_7_V_address0           | out |   13|  ap_memory |      img_buf_7_V      |     array    |
|img_buf_7_V_ce0                | out |    1|  ap_memory |      img_buf_7_V      |     array    |
|img_buf_7_V_q0                 |  in |   13|  ap_memory |      img_buf_7_V      |     array    |
|img_buf_8_V_address0           | out |   13|  ap_memory |      img_buf_8_V      |     array    |
|img_buf_8_V_ce0                | out |    1|  ap_memory |      img_buf_8_V      |     array    |
|img_buf_8_V_q0                 |  in |   13|  ap_memory |      img_buf_8_V      |     array    |
|img_buf_9_V_address0           | out |   13|  ap_memory |      img_buf_9_V      |     array    |
|img_buf_9_V_ce0                | out |    1|  ap_memory |      img_buf_9_V      |     array    |
|img_buf_9_V_q0                 |  in |   13|  ap_memory |      img_buf_9_V      |     array    |
|img_buf_10_V_address0          | out |   13|  ap_memory |      img_buf_10_V     |     array    |
|img_buf_10_V_ce0               | out |    1|  ap_memory |      img_buf_10_V     |     array    |
|img_buf_10_V_q0                |  in |   13|  ap_memory |      img_buf_10_V     |     array    |
|img_buf_11_V_address0          | out |   13|  ap_memory |      img_buf_11_V     |     array    |
|img_buf_11_V_ce0               | out |    1|  ap_memory |      img_buf_11_V     |     array    |
|img_buf_11_V_q0                |  in |   13|  ap_memory |      img_buf_11_V     |     array    |
|img_buf_12_V_address0          | out |   13|  ap_memory |      img_buf_12_V     |     array    |
|img_buf_12_V_ce0               | out |    1|  ap_memory |      img_buf_12_V     |     array    |
|img_buf_12_V_q0                |  in |   13|  ap_memory |      img_buf_12_V     |     array    |
|img_buf_13_V_address0          | out |   13|  ap_memory |      img_buf_13_V     |     array    |
|img_buf_13_V_ce0               | out |    1|  ap_memory |      img_buf_13_V     |     array    |
|img_buf_13_V_q0                |  in |   13|  ap_memory |      img_buf_13_V     |     array    |
|img_buf_14_V_address0          | out |   13|  ap_memory |      img_buf_14_V     |     array    |
|img_buf_14_V_ce0               | out |    1|  ap_memory |      img_buf_14_V     |     array    |
|img_buf_14_V_q0                |  in |   13|  ap_memory |      img_buf_14_V     |     array    |
|img_buf_15_V_address0          | out |   13|  ap_memory |      img_buf_15_V     |     array    |
|img_buf_15_V_ce0               | out |    1|  ap_memory |      img_buf_15_V     |     array    |
|img_buf_15_V_q0                |  in |   13|  ap_memory |      img_buf_15_V     |     array    |
|m_axi_image_port_0_V_AWVALID   | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWREADY   |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWADDR    | out |   32|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWID      | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWLEN     | out |   32|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWSIZE    | out |    3|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWBURST   | out |    2|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWLOCK    | out |    2|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWCACHE   | out |    4|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWPROT    | out |    3|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWQOS     | out |    4|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWREGION  | out |    4|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWUSER    | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WVALID    | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WREADY    |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WDATA     | out |  256|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WSTRB     | out |   32|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WLAST     | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WID       | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WUSER     | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARVALID   | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARREADY   |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARADDR    | out |   32|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARID      | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARLEN     | out |   32|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARSIZE    | out |    3|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARBURST   | out |    2|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARLOCK    | out |    2|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARCACHE   | out |    4|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARPROT    | out |    3|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARQOS     | out |    4|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARREGION  | out |    4|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARUSER    | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RVALID    |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RREADY    | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RDATA     |  in |  256|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RLAST     |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RID       |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RUSER     |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RRESP     |  in |    2|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_BVALID    |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_BREADY    | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_BRESP     |  in |    2|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_BID       |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_BUSER     |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|image_port_0_V_offset          |  in |   27|   ap_none  | image_port_0_V_offset |    scalar    |
|image_port_1_V_offset          |  in |   27|   ap_none  | image_port_1_V_offset |    scalar    |
|image_port_2_V_offset          |  in |   27|   ap_none  | image_port_2_V_offset |    scalar    |
|image_port_3_V_offset          |  in |   27|   ap_none  | image_port_3_V_offset |    scalar    |
|image_port_4_V_offset          |  in |   27|   ap_none  | image_port_4_V_offset |    scalar    |
|image_port_5_V_offset          |  in |   27|   ap_none  | image_port_5_V_offset |    scalar    |
|ddr_channelX16_index           |  in |    4|   ap_none  |  ddr_channelX16_index |    scalar    |
|offsetw                        |  in |    9|   ap_none  |        offsetw        |    scalar    |
|offseth                        |  in |   32|   ap_none  |        offseth        |    scalar    |
|w                              |  in |    8|   ap_none  |           w           |    scalar    |
|h                              |  in |    7|   ap_none  |           h           |    scalar    |
|allw                           |  in |   10|   ap_none  |          allw         |    scalar    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

