{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511792671931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511792671931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 22:24:31 2017 " "Processing started: Mon Nov 27 22:24:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511792671931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511792671931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_test -c lcd_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_test -c lcd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511792671931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511792672182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511792672224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511792672224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_module.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_module " "Found entity 1: sync_module" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511792672228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511792672228 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "Â lcd_control_module.v(44) " "Verilog HDL syntax error at lcd_control_module.v(44) near text Â" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1511792672231 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"Â\";  expecting \"endmodule\" lcd_control_module.v(44) " "Verilog HDL syntax error at lcd_control_module.v(44) near text \"Â\";  expecting \"endmodule\"" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1511792672232 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "· lcd_control_module.v(44) " "Verilog HDL syntax error at lcd_control_module.v(44) near text ·" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1511792672232 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lcd_control_module lcd_control_module.v(1) " "Ignored design unit \"lcd_control_module\" at lcd_control_module.v(1) due to previous errors" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1511792672232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_control_module.v 0 0 " "Found 0 design units, including 0 entities, in source file lcd_control_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511792672232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_module " "Found entity 1: rom_module" {  } { { "rom_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511792672235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511792672235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511792672238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511792672238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511792672242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511792672242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1 " "Found entity 1: rom_1" {  } { { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511792672245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511792672245 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511792672343 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 27 22:24:32 2017 " "Processing ended: Mon Nov 27 22:24:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511792672343 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511792672343 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511792672343 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511792672343 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511792672928 ""}
